17:11
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 17:11:58 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(79): identifier send is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(82): identifier send is used before its declaration. VERI-1875
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(74): instantiating unknown module pll96MHz. VERI-1063
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: Net blink_pattern[0] has following drivers :
	 instance i2



ERROR - synthesis: verilog/TinyFPGA_B.v(74): net blink_pattern[0] is constantly driven from multiple places at instance pll32MHz_inst, on port RESET. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 17:13:06 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz_inst.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(79): identifier send is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(82): identifier send is used before its declaration. VERI-1875
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz_inst.v. VERI-1482
ERROR - synthesis: verilog/pll96MHz_inst.v(1): syntax error near TinyFPGA_B_pll. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 17:13:52 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(79): identifier send is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(82): identifier send is used before its declaration. VERI-1875
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/pll96MHz.v(1): compiling module TinyFPGA_B_pll. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVF=7'b0101111,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll96MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll96MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 155 of 7680 (2 % )
SB_CARRY => 326
SB_DFF => 78
SB_DFFE => 1
SB_DFFESR => 34
SB_DFFSR => 42
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 623
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : pll32MHz_inst/PIN_1_c, loads : 82
  Net : CLK_c, loads : 77
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n2, loads : 50
  Net : counter_31__N_139, loads : 48
  Net : clk_divider_31, loads : 34
  Net : uart/n1, loads : 33
  Net : uart/n5806, loads : 32
  Net : n4065, loads : 24
  Net : n3966, loads : 22
  Net : n3867, loads : 20
  Net : n3768, loads : 18
  Net : n8794, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets PIN_1_c]               |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.382 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 221.031  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.012  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
template_Implmnt: newer file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	623
    Number of DFFs      	:	155
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	326
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_623", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	625
    Number of DFFs      	:	153
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	326

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	28
        LUT, DFF and CARRY	:	125
    Combinational LogicCells
        Only LUT         	:	271
        CARRY Only       	:	0
        LUT with CARRY   	:	201
    LogicCells                  :	625/7680
    PLBs                        :	86/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 31.8 (sec)

Final Design Statistics
    Number of LUTs      	:	625
    Number of DFFs      	:	153
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	326
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	625/7680
    PLBs                        :	95/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK | Frequency: 109.47 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTCORE | Frequency: 10.92 MHz | Target: 96.00 MHz
Clock: pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 96.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1911
used logic cells: 625
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1911
used logic cells: 625
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1004 
I1212: Iteration  1 :   286 unrouted : 1 seconds
I1212: Iteration  2 :   172 unrouted : 0 seconds
I1212: Iteration  3 :   138 unrouted : 0 seconds
I1212: Iteration  4 :    96 unrouted : 1 seconds
I1212: Iteration  5 :    70 unrouted : 0 seconds
I1212: Iteration  6 :    50 unrouted : 0 seconds
I1212: Iteration  7 :    28 unrouted : 0 seconds
I1212: Iteration  8 :    19 unrouted : 0 seconds
I1212: Iteration  9 :    14 unrouted : 0 seconds
I1212: Iteration 10 :    12 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 1 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
 total           331484K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PIN_1_pad_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 17:20:38 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(79): identifier send is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(82): identifier send is used before its declaration. VERI-1875
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/pll96MHz.v(1): compiling module TinyFPGA_B_pll. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVF=7'b0101111,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll96MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll96MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 155 of 7680 (2 % )
SB_CARRY => 326
SB_DFF => 78
SB_DFFE => 1
SB_DFFESR => 34
SB_DFFSR => 42
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 623
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : pll32MHz_inst/PIN_1_c, loads : 82
  Net : CLK_c, loads : 77
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n2, loads : 50
  Net : counter_31__N_139, loads : 48
  Net : clk_divider_31, loads : 34
  Net : uart/n1, loads : 33
  Net : uart/n5806, loads : 32
  Net : n4065, loads : 24
  Net : n3966, loads : 22
  Net : n3867, loads : 20
  Net : n3768, loads : 18
  Net : n8794, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets PIN_1_c]               |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.382 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 221.180  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.003  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	623
    Number of DFFs      	:	155
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	326
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_623", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	625
    Number of DFFs      	:	153
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	326

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	28
        LUT, DFF and CARRY	:	125
    Combinational LogicCells
        Only LUT         	:	271
        CARRY Only       	:	0
        LUT with CARRY   	:	201
    LogicCells                  :	625/7680
    PLBs                        :	86/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.7 (sec)

Final Design Statistics
    Number of LUTs      	:	625
    Number of DFFs      	:	153
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	326
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	625/7680
    PLBs                        :	95/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK | Frequency: 109.47 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTCORE | Frequency: 10.92 MHz | Target: 96.00 MHz
Clock: pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 96.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1911
used logic cells: 625
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1911
used logic cells: 625
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1004 
I1212: Iteration  1 :   286 unrouted : 0 seconds
I1212: Iteration  2 :   172 unrouted : 1 seconds
I1212: Iteration  3 :   138 unrouted : 0 seconds
I1212: Iteration  4 :    96 unrouted : 1 seconds
I1212: Iteration  5 :    70 unrouted : 0 seconds
I1212: Iteration  6 :    50 unrouted : 0 seconds
I1212: Iteration  7 :    28 unrouted : 0 seconds
I1212: Iteration  8 :    19 unrouted : 0 seconds
I1212: Iteration  9 :    14 unrouted : 0 seconds
I1212: Iteration 10 :    12 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 1 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           331484K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PIN_1_pad_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.TinyFPGA_B_pll_inst/PLLOUTCORE
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 17:22:55 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(79): identifier send is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(83): identifier send is used before its declaration. VERI-1875
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/pll96MHz.v(1): compiling module TinyFPGA_B_pll. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVF=7'b0101111,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll96MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll96MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 155 of 7680 (2 % )
SB_CARRY => 125
SB_DFF => 46
SB_DFFE => 1
SB_DFFESR => 34
SB_DFFSR => 74
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 200
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : pll/PIN_1_c, loads : 82
  Net : CLK_c, loads : 77
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : counter_31__N_172, loads : 48
  Net : clk_divider_31__N_139, loads : 33
  Net : uart/n1, loads : 33
  Net : uart/n1978, loads : 32
  Net : uart/r_SM_Main_1, loads : 7
  Net : uart/r_Bit_Index_0, loads : 7
  Net : uart/n1934, loads : 7
  Net : uart/r_SM_Main_2, loads : 6
  Net : uart/r_SM_Main_0, loads : 6
  Net : uart/r_SM_Main_2_N_233_1, loads : 5
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets PIN_1_c]               |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.382 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.719  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.101  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	200
    Number of DFFs      	:	155
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_201", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll.TinyFPGA_B_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.TinyFPGA_B_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	203
    Number of DFFs      	:	153
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	125

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	28
        LUT, DFF and CARRY	:	125
    Combinational LogicCells
        Only LUT         	:	50
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	203/7680
    PLBs                        :	29/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.4 (sec)

Final Design Statistics
    Number of LUTs      	:	203
    Number of DFFs      	:	153
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	125
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	203/7680
    PLBs                        :	36/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK | Frequency: 109.47 MHz | Target: 16.00 MHz
Clock: pll.TinyFPGA_B_pll_inst/PLLOUTCORE | Frequency: 108.15 MHz | Target: 96.00 MHz
Clock: pll.TinyFPGA_B_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 96.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 434
used logic cells: 203
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 434
used logic cells: 203
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll.TinyFPGA_B_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.TinyFPGA_B_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 342 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           326120K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PIN_1_pad_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll.TinyFPGA_B_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll.TinyFPGA_B_pll_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 17:24:44 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(79): identifier send is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(83): identifier send is used before its declaration. VERI-1875
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/pll96MHz.v(1): compiling module TinyFPGA_B_pll. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVF=7'b0101111,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll96MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll96MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/uart_tx.v(144): Register \uart/r_Tx_Data_i6 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 104 of 7680 (1 % )
SB_CARRY => 87
SB_DFF => 35
SB_DFFE => 1
SB_DFFESR => 34
SB_DFFSR => 34
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 138
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : pll/PIN_1_c, loads : 79
  Net : CLK_c, loads : 29
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clk_divider_31__N_91, loads : 33
  Net : uart/n1, loads : 33
  Net : uart/n1891, loads : 32
  Net : uart/r_SM_Main_1, loads : 7
  Net : uart/r_SM_Main_2, loads : 6
  Net : uart/r_SM_Main_0, loads : 6
  Net : uart/r_Bit_Index_0, loads : 5
  Net : uart/r_SM_Main_2_N_144_1, loads : 5
  Net : uart/r_Bit_Index_1, loads : 5
  Net : blink_counter_24, loads : 4
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets PIN_1_c]               |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.312  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.041  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	138
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_139", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll.TinyFPGA_B_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.TinyFPGA_B_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	141
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	87

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	87
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	141/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.2 (sec)

Final Design Statistics
    Number of LUTs      	:	141
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	87
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	141/7680
    PLBs                        :	25/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz
Clock: pll.TinyFPGA_B_pll_inst/PLLOUTCORE | Frequency: 98.60 MHz | Target: 96.00 MHz
Clock: pll.TinyFPGA_B_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 96.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 299
used logic cells: 141
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 299
used logic cells: 141
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll.TinyFPGA_B_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.TinyFPGA_B_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 239 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           325108K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PIN_1_pad_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll.TinyFPGA_B_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll.TinyFPGA_B_pll_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 17:29:01 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(79): identifier send is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(83): identifier send is used before its declaration. VERI-1875
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/uart_tx.v(144): Register \uart/r_Tx_Data_i6 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 104 of 7680 (1 % )
SB_CARRY => 87
SB_DFF => 35
SB_DFFE => 1
SB_DFFESR => 34
SB_DFFSR => 34
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 138
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 105
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clk_divider_31__N_91, loads : 33
  Net : uart/n1, loads : 33
  Net : uart/n1890, loads : 32
  Net : uart/r_SM_Main_1, loads : 7
  Net : uart/r_SM_Main_2, loads : 6
  Net : uart/r_SM_Main_0, loads : 6
  Net : uart/r_Bit_Index_0, loads : 5
  Net : uart/r_SM_Main_2_N_144_1, loads : 5
  Net : uart/r_Bit_Index_1, loads : 5
  Net : blink_counter_24, loads : 4
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.281  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.049  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	138
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	139
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	87

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	87
    Combinational LogicCells
        Only LUT         	:	37
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	139/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 17:29:13 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(79): identifier send is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(83): identifier send is used before its declaration. VERI-1875
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/uart_tx.v(144): Register \uart/r_Tx_Data_i6 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 104 of 7680 (1 % )
SB_CARRY => 87
SB_DFF => 35
SB_DFFE => 1
SB_DFFESR => 34
SB_DFFSR => 34
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 139
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 105
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clk_divider_31__N_91, loads : 33
  Net : uart/n1, loads : 33
  Net : uart/n1888, loads : 32
  Net : uart/r_SM_Main_1, loads : 7
  Net : uart/r_SM_Main_2, loads : 6
  Net : uart/r_SM_Main_0, loads : 6
  Net : uart/r_Bit_Index_0, loads : 5
  Net : uart/r_SM_Main_2_N_144_1, loads : 5
  Net : uart/r_Bit_Index_1, loads : 5
  Net : blink_counter_24, loads : 4
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.285  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.046  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	139
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	140
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	87

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	87
    Combinational LogicCells
        Only LUT         	:	38
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	140/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.0 (sec)

Final Design Statistics
    Number of LUTs      	:	140
    Number of DFFs      	:	102
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	87
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	140/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 109.60 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 216
used logic cells: 140
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 216
used logic cells: 140
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 239 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           325044K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 17:45:00 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(79): identifier send is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(83): identifier send is used before its declaration. VERI-1875
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 155 of 7680 (2 % )
SB_CARRY => 125
SB_DFF => 46
SB_DFFE => 1
SB_DFFESR => 34
SB_DFFSR => 74
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 199
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 156
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : counter_31__N_172, loads : 48
  Net : clk_divider_31__N_139, loads : 33
  Net : uart/n1, loads : 33
  Net : uart/n1806, loads : 32
  Net : uart/r_SM_Main_1, loads : 7
  Net : uart/n1771, loads : 7
  Net : uart/r_Bit_Index_1, loads : 7
  Net : uart/r_SM_Main_2, loads : 6
  Net : uart/r_SM_Main_0, loads : 6
  Net : uart/r_Bit_Index_0, loads : 5
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.684  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.114  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	199
    Number of DFFs      	:	155
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	200
    Number of DFFs      	:	153
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	125

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	28
        LUT, DFF and CARRY	:	125
    Combinational LogicCells
        Only LUT         	:	47
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	200/7680
    PLBs                        :	28/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.5 (sec)

Final Design Statistics
    Number of LUTs      	:	200
    Number of DFFs      	:	153
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	125
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	200/7680
    PLBs                        :	33/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 96.09 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 363
used logic cells: 200
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 363
used logic cells: 200
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 337 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           326076K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 17:49:11 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/cic.v(4): compiling module CIC. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 1 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 2 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 3 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 4 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 5 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 6 of Register data_in is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Duplicate register/latch removal. oversampler_10 is a one-to-one match with data_in_i1.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 280 of 7680 (3 % )
SB_CARRY => 172
SB_DFF => 180
SB_DFFE => 57
SB_DFFESR => 34
SB_DFFSR => 9
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 368
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 281
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cic/v_comb, loads : 123
  Net : uart/n1, loads : 33
  Net : uart/n1574, loads : 32
  Net : cic/d_clk_tmp_N_479, loads : 19
  Net : uart/r_SM_Main_1, loads : 7
  Net : uart/r_Bit_Index_0, loads : 7
  Net : uart/n1525, loads : 7
  Net : uart/r_SM_Main_2, loads : 6
  Net : uart/r_SM_Main_0, loads : 6
  Net : uart/r_SM_Main_2_N_534_1, loads : 5
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 217.066  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.275  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	368
    Number of DFFs      	:	280
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	172
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	370
    Number of DFFs      	:	278
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	172

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	110
        LUT, DFF and CARRY	:	168
    Combinational LogicCells
        Only LUT         	:	92
        CARRY Only       	:	4
        LUT with CARRY   	:	0
    LogicCells                  :	374/7680
    PLBs                        :	51/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.8 (sec)

Final Design Statistics
    Number of LUTs      	:	370
    Number of DFFs      	:	278
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	172
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	374/7680
    PLBs                        :	63/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 103.96 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 749
used logic cells: 374
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 749
used logic cells: 374
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 553 
I1212: Iteration  1 :    30 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           328676K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 17:51:20 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/cic.v(4): compiling module CIC. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 1 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 2 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 3 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 4 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 5 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 6 of Register data_in is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Duplicate register/latch removal. oversampler_10 is a one-to-one match with data_in_i1.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 277 of 7680 (3 % )
SB_CARRY => 169
SB_DFF => 180
SB_DFFE => 57
SB_DFFESR => 34
SB_DFFSR => 6
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 363
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 278
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cic/v_comb, loads : 123
  Net : uart/n1, loads : 33
  Net : uart/n1544, loads : 32
  Net : cic/d_clk_tmp_N_479, loads : 17
  Net : uart/r_SM_Main_1, loads : 7
  Net : uart/r_Bit_Index_0, loads : 7
  Net : uart/n1502, loads : 7
  Net : uart/r_SM_Main_2, loads : 6
  Net : uart/r_SM_Main_0, loads : 6
  Net : uart/r_SM_Main_2_N_534_1, loads : 5
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 217.008  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.265  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	363
    Number of DFFs      	:	277
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	169
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	365
    Number of DFFs      	:	275
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	169

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	110
        LUT, DFF and CARRY	:	165
    Combinational LogicCells
        Only LUT         	:	90
        CARRY Only       	:	4
        LUT with CARRY   	:	0
    LogicCells                  :	369/7680
    PLBs                        :	52/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.6 (sec)

Final Design Statistics
    Number of LUTs      	:	365
    Number of DFFs      	:	275
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	169
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	369/7680
    PLBs                        :	62/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 109.47 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 724
used logic cells: 369
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 724
used logic cells: 369
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 543 
I1212: Iteration  1 :    45 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           328656K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 17:56:46 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/cic.v(4): compiling module CIC. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 1 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 2 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 3 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 4 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 5 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 6 of Register data_in is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Duplicate register/latch removal. oversampler_17 is a one-to-one match with data_in_i1.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 310 of 7680 (4 % )
SB_CARRY => 200
SB_DFF => 181
SB_DFFE => 57
SB_DFFESR => 34
SB_DFFSR => 38
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 406
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_c, loads : 310
  Net : clk_slow, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cic/v_comb, loads : 123
  Net : clk_divider_31__N_91, loads : 33
  Net : uart/n1, loads : 33
  Net : uart/n1720, loads : 32
  Net : cic/d_clk_tmp_N_544, loads : 17
  Net : uart/r_SM_Main_1, loads : 7
  Net : uart/r_Bit_Index_0, loads : 7
  Net : uart/n1676, loads : 7
  Net : uart/r_SM_Main_2, loads : 6
  Net : uart/r_SM_Main_0, loads : 6
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk_slow]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|clk_slow [ get_nets clk_slow |             |             |
]                                       |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 217.109  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.341  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	406
    Number of DFFs      	:	310
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	200
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	409
    Number of DFFs      	:	308
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	200

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	112
        LUT, DFF and CARRY	:	196
    Combinational LogicCells
        Only LUT         	:	101
        CARRY Only       	:	4
        LUT with CARRY   	:	0
    LogicCells                  :	413/7680
    PLBs                        :	58/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.4 (sec)

Final Design Statistics
    Number of LUTs      	:	409
    Number of DFFs      	:	308
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	200
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	413/7680
    PLBs                        :	67/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 109.47 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|clk_slow | Frequency: N/A | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 819
used logic cells: 413
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 819
used logic cells: 413
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 624 
I1212: Iteration  1 :    44 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           329232K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 18:43:52 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/cic.v(4): compiling module CIC. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 1 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 2 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 3 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 4 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 5 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 6 of Register data_in is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Duplicate register/latch removal. oversampler_17 is a one-to-one match with data_in_i1.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 310 of 7680 (4 % )
SB_CARRY => 200
SB_DFF => 181
SB_DFFE => 57
SB_DFFESR => 34
SB_DFFSR => 38
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 406
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_slow, loads : 204
  Net : CLK_c, loads : 107
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cic/v_comb, loads : 123
  Net : clk_divider_31__N_91, loads : 33
  Net : uart/n1, loads : 33
  Net : uart/n1720, loads : 32
  Net : cic/d_clk_tmp_N_544, loads : 17
  Net : uart/r_SM_Main_1, loads : 7
  Net : uart/r_Bit_Index_0, loads : 7
  Net : uart/n1676, loads : 7
  Net : uart/r_SM_Main_2, loads : 6
  Net : uart/r_SM_Main_0, loads : 6
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk_slow]              |   16.000 MHz|   45.788 MHz|    14  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|clk_slow [ get_nets clk_slow |             |             |
]                                       |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 217.109  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.345  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	406
    Number of DFFs      	:	310
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	200
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	409
    Number of DFFs      	:	308
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	200

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	112
        LUT, DFF and CARRY	:	196
    Combinational LogicCells
        Only LUT         	:	101
        CARRY Only       	:	4
        LUT with CARRY   	:	0
    LogicCells                  :	413/7680
    PLBs                        :	58/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.7 (sec)

Final Design Statistics
    Number of LUTs      	:	409
    Number of DFFs      	:	308
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	200
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	413/7680
    PLBs                        :	61/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 109.47 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|clk_slow | Frequency: 153.93 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 26.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 904
used logic cells: 413
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 904
used logic cells: 413
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 622 
I1212: Iteration  1 :    37 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           329420K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 18:45:34 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/cic.v(4): compiling module CIC. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 1 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 2 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 3 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 4 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 5 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 6 of Register data_in is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Duplicate register/latch removal. oversampler_17 is a one-to-one match with data_in_i1.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 317 of 7680 (4 % )
SB_CARRY => 207
SB_DFF => 181
SB_DFFE => 57
SB_DFFESR => 34
SB_DFFSR => 45
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 420
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_slow, loads : 211
  Net : CLK_c, loads : 107
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cic/v_comb, loads : 123
  Net : clk_divider_31__N_91, loads : 33
  Net : uart/n1, loads : 33
  Net : uart/n1729, loads : 32
  Net : cic/d_clk_tmp_N_544, loads : 23
  Net : uart/r_SM_Main_1, loads : 7
  Net : uart/r_Bit_Index_0, loads : 7
  Net : uart/n1682, loads : 7
  Net : uart/r_SM_Main_2, loads : 6
  Net : uart/r_SM_Main_0, loads : 6
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk_slow]              |   16.000 MHz|   45.788 MHz|    14  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|clk_slow [ get_nets clk_slow |             |             |
]                                       |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 217.258  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.393  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	420
    Number of DFFs      	:	317
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	207
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	423
    Number of DFFs      	:	315
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	207

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	112
        LUT, DFF and CARRY	:	203
    Combinational LogicCells
        Only LUT         	:	108
        CARRY Only       	:	4
        LUT with CARRY   	:	0
    LogicCells                  :	427/7680
    PLBs                        :	60/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.2 (sec)

Final Design Statistics
    Number of LUTs      	:	423
    Number of DFFs      	:	315
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	207
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	427/7680
    PLBs                        :	71/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 100.41 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|clk_slow | Frequency: 136.78 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 949
used logic cells: 427
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 949
used logic cells: 427
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 645 
I1212: Iteration  1 :    49 unrouted : 0 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           329588K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 18:47:43 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/cic.v(4): compiling module CIC(width=16). VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 1 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 2 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 3 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 4 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 5 of Register data_in is stuck at Zero
WARNING - synthesis: Bit 6 of Register data_in is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Duplicate register/latch removal. oversampler_17 is a one-to-one match with data_in_i1.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 380 of 7680 (4 % )
SB_CARRY => 250
SB_DFF => 225
SB_DFFE => 73
SB_DFFESR => 34
SB_DFFSR => 48
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 504
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_slow, loads : 274
  Net : CLK_c, loads : 107
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cic/v_comb, loads : 159
  Net : clk_divider_31__N_91, loads : 33
  Net : uart/n1, loads : 33
  Net : uart/n2714, loads : 32
  Net : cic/d_clk_tmp_N_672, loads : 30
  Net : uart/r_SM_Main_1, loads : 7
  Net : uart/n2666, loads : 7
  Net : uart/r_Bit_Index_1, loads : 7
  Net : uart/r_SM_Main_2, loads : 6
  Net : uart/r_SM_Main_0, loads : 6
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk_slow]              |   16.000 MHz|   35.582 MHz|    18  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|clk_slow [ get_nets clk_slow |             |             |
]                                       |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 217.254  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.491  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	504
    Number of DFFs      	:	380
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	250
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	507
    Number of DFFs      	:	378
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	250

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	136
        LUT, DFF and CARRY	:	242
    Combinational LogicCells
        Only LUT         	:	129
        CARRY Only       	:	8
        LUT with CARRY   	:	0
    LogicCells                  :	515/7680
    PLBs                        :	68/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 36.0 (sec)

Final Design Statistics
    Number of LUTs      	:	507
    Number of DFFs      	:	378
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	250
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	515/7680
    PLBs                        :	79/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 109.47 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|clk_slow | Frequency: 121.97 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1135
used logic cells: 515
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1135
used logic cells: 515
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 766 
I1212: Iteration  1 :    31 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           330724K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 18:50:21 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/cic.v(4): compiling module CIC. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 360 of 7680 (4 % )
SB_CARRY => 240
SB_DFF => 189
SB_DFFE => 57
SB_DFFESR => 34
SB_DFFSR => 80
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 466
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_slow, loads : 254
  Net : CLK_c, loads : 107
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cic/v_comb, loads : 123
  Net : counter_31__N_172, loads : 48
  Net : clk_divider_31__N_139, loads : 33
  Net : uart/n1, loads : 33
  Net : uart/n1944, loads : 32
  Net : cic/d_clk_tmp_N_633, loads : 19
  Net : data_in_7, loads : 10
  Net : uart/r_SM_Main_1, loads : 7
  Net : uart/r_Bit_Index_0, loads : 7
  Net : uart/n1900, loads : 7
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk_slow]              |   16.000 MHz|   19.382 MHz|    33  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|clk_slow [ get_nets clk_slow |             |             |
]                                       |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 217.398  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.453  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	466
    Number of DFFs      	:	360
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	240
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	469
    Number of DFFs      	:	358
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	240

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	122
        LUT, DFF and CARRY	:	236
    Combinational LogicCells
        Only LUT         	:	111
        CARRY Only       	:	4
        LUT with CARRY   	:	0
    LogicCells                  :	473/7680
    PLBs                        :	66/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 37.2 (sec)

Final Design Statistics
    Number of LUTs      	:	469
    Number of DFFs      	:	358
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	240
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	473/7680
    PLBs                        :	79/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 109.47 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|clk_slow | Frequency: 109.96 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1039
used logic cells: 473
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1039
used logic cells: 473
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 724 
I1212: Iteration  1 :    40 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           330276K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 18:52:53 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net d_clk does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net d_clk does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.
######## Missing driver on net d_clk. Patching with GND.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/uart_tx.v(144): Register \uart/r_Tx_Data_i7 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 99 of 7680 (1 % )
SB_CARRY => 87
SB_DFF => 30
SB_DFFE => 1
SB_DFFESR => 34
SB_DFFSR => 34
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 127
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_c, loads : 99
  Net : clk_slow, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clk_divider_31__N_139, loads : 33
  Net : uart/n1, loads : 33
  Net : uart/n1656, loads : 32
  Net : uart/r_SM_Main_1, loads : 6
  Net : uart/r_SM_Main_2, loads : 5
  Net : uart/r_SM_Main_0, loads : 5
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk_slow]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|clk_slow [ get_nets clk_slow |             |             |
]                                       |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.344  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.056  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	127
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	128
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	87

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	10
        LUT, DFF and CARRY	:	87
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	128/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.4 (sec)

Final Design Statistics
    Number of LUTs      	:	128
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	87
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	128/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 109.49 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|clk_slow | Frequency: N/A | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 213
used logic cells: 128
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 213
used logic cells: 128
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 225 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324988K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 18:54:09 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to input.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 156 of 7680 (2 % )
SB_CARRY => 125
SB_DFF => 47
SB_DFFE => 1
SB_DFFESR => 34
SB_DFFSR => 74
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 198
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_c, loads : 107
  Net : clk_slow, loads : 50
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : counter_31__N_172, loads : 49
  Net : clk_divider_31__N_139, loads : 33
  Net : uart/n1, loads : 33
  Net : uart/n1796, loads : 32
  Net : uart/r_SM_Main_1, loads : 8
  Net : uart/n1757, loads : 7
  Net : uart/r_Bit_Index_1, loads : 7
  Net : uart/r_SM_Main_2, loads : 6
  Net : uart/r_SM_Main_0, loads : 6
  Net : uart/r_Bit_Index_0, loads : 5
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk_slow]              |   16.000 MHz|   19.382 MHz|    33  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|clk_slow [ get_nets clk_slow |             |             |
]                                       |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.688  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.156  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

running placerW2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	198
    Number of DFFs      	:	156
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	200
    Number of DFFs      	:	154
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	125

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	125
    Combinational LogicCells
        Only LUT         	:	46
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	200/7680
    PLBs                        :	29/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.6 (sec)

Final Design Statistics
    Number of LUTs      	:	200
    Number of DFFs      	:	154
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	125
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	200/7680
    PLBs                        :	33/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 109.47 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|clk_slow | Frequency: 119.34 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 469
used logic cells: 200
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 469
used logic cells: 200
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 337 
I1212: Iteration  1 :    38 unrouted : 1 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           326184K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
