// Seed: 3768728751
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = 1;
  assign {id_1, 1, id_2} = 1 + id_2 - id_1;
  logic [7:0] id_3;
  uwire id_4;
  assign id_4 = id_3[1];
  id_5(
      .id_0(1), .id_1(id_3), .id_2(1'h0 + 1'b0 <-> id_4)
  );
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  always id_1 <= 1;
  logic [7:0] id_2;
  tri1 id_3 = id_2[1] ^ 1;
  logic [7:0] id_4 = id_2;
  wire id_5;
  assign id_3 = 1;
  module_0(
      id_5, id_3
  );
endmodule
