vgpr d
A set of vector general purpose registers
simd0_source1_rd_en 1, simd1_source1_rd_en 1, simd2_source1_rd_en 1, simd3_source1_rd_en 1, simd0_source2_rd_en 1, simd1_source2_rd_en 1, simd2_source2_rd_en 1, simd3_source2_rd_en 1, simd0_source3_rd_en 1, simd1_source3_rd_en 1, simd2_source3_rd_en 1, simd3_source3_rd_en 1, simd0_source1_addr 10, simd1_source1_addr 10, simd2_source1_addr 10, simd3_source1_addr 10, simd0_source2_addr 10, simd1_source2_addr 10, simd2_source2_addr 10, simd3_source2_addr 10, simd0_source3_addr 10, simd1_source3_addr 10, simd2_source3_addr 10, simd3_source3_addr 10, simd0_dest_addr 10, simd1_dest_addr 10, simd2_dest_addr 10, simd3_dest_addr 10, simd0_dest_data 2048, simd1_dest_data 2048, simd2_dest_data 2048, simd3_dest_data 2048, simd0_wr_en 1, simd1_wr_en 1, simd2_wr_en 1, simd3_wr_en 1, simd0_wr_mask 64, simd1_wr_mask 64, simd2_wr_mask 64, simd3_wr_mask 64, simf0_source1_rd_en 1, simf1_source1_rd_en 1, simf2_source1_rd_en 1, simf3_source1_rd_en 1, simf0_source2_rd_en 1, simf1_source2_rd_en 1, simf2_source2_rd_en 1, simf3_source2_rd_en 1, simf0_source3_rd_en 1, simf1_source3_rd_en 1, simf2_source3_rd_en 1, simf3_source3_rd_en 1, simf0_source1_addr 10, simf1_source1_addr 10, simf2_source1_addr 10, simf3_source1_addr 10, simf0_source2_addr 10, simf1_source2_addr 10, simf2_source2_addr 10, simf3_source2_addr 10, simf0_source3_addr 10, simf1_source3_addr 10, simf2_source3_addr 10, simf3_source3_addr 10, simf0_dest_addr 10, simf1_dest_addr 10, simf2_dest_addr 10, simf3_dest_addr 10, simf0_dest_data 2048, simf1_dest_data 2048, simf2_dest_data 2048, simf3_dest_data 2048, simf0_wr_en 1, simf1_wr_en 1, simf2_wr_en 1, simf3_wr_en 1, simf0_wr_mask 64, simf1_wr_mask 64, simf2_wr_mask 64, simf3_wr_mask 64, lsu_source1_addr 10, lsu_source2_addr 10, lsu_dest_addr 10, lsu_dest_data 8192, lsu_dest_wr_en 4, lsu_dest_wr_mask 64, lsu_instr_done_wfid 6 ,lsu_instr_done 1, lsu_source1_rd_en 1, lsu_source2_rd_en 1,simd0_instr_done_wfid 6, simd1_instr_done_wfid 6, simd2_instr_done_wfid 6, simd3_instr_done_wfid 6, simd0_instr_done 1, simd1_instr_done 1, simd2_instr_done 1, simd3_instr_done 1, simf0_instr_done_wfid 6, simf1_instr_done_wfid 6, simf2_instr_done_wfid 6, simf3_instr_done_wfid 6, simf0_instr_done 1, simf1_instr_done 1, simf2_instr_done 1, simf3_instr_done 1, rfa_select_fu 16
simd_source1_data 2048, simd_source2_data 2048, simd_source3_data 2048, simf_source1_data 2048, simf_source2_data 2048, simf_source3_data 2048, lsu_source1_data 8192, lsu_source2_data 2048, issue_alu_wr_done_wfid 6, issue_alu_wr_done 1, issue_alu_dest_reg_addr 10, issue_alu_dest_reg_valid 1, issue_lsu_wr_done_wfid 6, issue_lsu_wr_done 1, issue_lsu_dest_reg_addr 10, issue_lsu_dest_reg_valid 4

