#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 13 18:54:14 2022
# Process ID: 18644
# Current directory: D:/desktop/COD_Labs/Lab4/Lab4_cpu - test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28044 D:\desktop\COD_Labs\Lab4\Lab4_cpu - test\Lab4_cpu.xpr
# Log file: D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/vivado.log
# Journal file: D:/desktop/COD_Labs/Lab4/Lab4_cpu - test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.xpr}
INFO: [Project 1-313] Project file moved from 'D:/desktop/COD_Labs/Lab4/Lab4_cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.113 ; gain = 0.000
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {D:/desktop/COD_Labs/Lab4/Lab3_test.coe}] [get_ips instrcution]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab4/Lab3_test.coe' provided. It will be converted relative to IP Instance files '../../../../../Lab3_test.coe'
generate_target all [get_files  {{D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution'...
catch { config_ip_cache -export [get_ips -all instrcution] }
export_ip_user_files -of_objects [get_files {{D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci}}] -no_script -sync -force -quiet
reset_run instrcution_synth_1
launch_runs instrcution_synth_1 -jobs 4
[Wed Apr 13 18:56:03 2022] Launched instrcution_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.runs/instrcution_synth_1/runme.log
export_simulation -of_objects [get_files {{D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.srcs/sources_1/ip/instrcution/instrcution.xci}}] -directory {D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.ip_user_files/sim_scripts} -ip_user_files_dir {D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.ip_user_files} -ipstatic_source_dir {D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 13 18:59:40 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.runs/synth_1/runme.log
[Wed Apr 13 18:59:40 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab4/Lab4_cpu - test/Lab4_cpu.runs/impl_1/pdu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 21:34:58 2022...
