Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,72
design__inferred_latch__count,0
design__instance__count,31098
design__instance__area,173744
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,14
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1224
design__max_cap_violation__count__corner:nom_tt_025C_1v80,7
power__internal__total,0.000751368934288621
power__switching__total,0.0003297863877378404
power__leakage__total,1.7289505649387138e-07
power__total,0.0010813282569870353
clock__skew__worst_hold__corner:nom_tt_025C_1v80,2.226766
clock__skew__worst_setup__corner:nom_tt_025C_1v80,2.226766
timing__hold__ws__corner:nom_tt_025C_1v80,0.256663
timing__setup__ws__corner:nom_tt_025C_1v80,56.774937
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.256663
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,90.71418
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,881
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1224
design__max_cap_violation__count__corner:nom_ss_100C_1v60,7
clock__skew__worst_hold__corner:nom_ss_100C_1v60,4.081874
clock__skew__worst_setup__corner:nom_ss_100C_1v60,4.081874
timing__hold__ws__corner:nom_ss_100C_1v60,0.781661
timing__setup__ws__corner:nom_ss_100C_1v60,53.686386
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.781661
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,82.713234
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1224
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,7
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,1.474367
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.474367
timing__hold__ws__corner:nom_ff_n40C_1v95,0.079813
timing__setup__ws__corner:nom_ff_n40C_1v95,57.884102
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.079813
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.853966
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1065
design__max_fanout_violation__count,1224
design__max_cap_violation__count,12
clock__skew__worst_hold,4.232265
clock__skew__worst_setup,1.407642
timing__hold__ws,0.079289
timing__setup__ws,53.616989
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.079289
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,82.138191
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,610
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,31098
design__instance__area__stdcell,173744
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.582511
design__instance__utilization__stdcell,0.582511
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,608
design__io__hpwl,63066260
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,570321
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,708
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
route__net,14606
route__net__special,2
route__drc_errors__iter:1,15406
route__wirelength__iter:1,731645
route__drc_errors__iter:2,6498
route__wirelength__iter:2,726257
route__drc_errors__iter:3,5999
route__wirelength__iter:3,723508
route__drc_errors__iter:4,786
route__wirelength__iter:4,722606
route__drc_errors__iter:5,11
route__wirelength__iter:5,722557
route__drc_errors__iter:6,0
route__wirelength__iter:6,722540
route__drc_errors,0
route__wirelength,722540
route__vias,136774
route__vias__singlecut,136774
route__vias__multicut,0
design__disconnected_pin__count,324
design__critical_disconnected_pin__count,0
route__wirelength__max,1084.79
timing__unannotated_net__count__corner:nom_tt_025C_1v80,496
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,496
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,496
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,7
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1224
design__max_cap_violation__count__corner:min_tt_025C_1v80,3
clock__skew__worst_hold__corner:min_tt_025C_1v80,2.126359
clock__skew__worst_setup__corner:min_tt_025C_1v80,2.126359
timing__hold__ws__corner:min_tt_025C_1v80,0.257354
timing__setup__ws__corner:min_tt_025C_1v80,56.816597
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.257354
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,91.061142
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,496
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,714
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1224
design__max_cap_violation__count__corner:min_ss_100C_1v60,3
clock__skew__worst_hold__corner:min_ss_100C_1v60,3.898374
clock__skew__worst_setup__corner:min_ss_100C_1v60,3.898374
timing__hold__ws__corner:min_ss_100C_1v60,0.783034
timing__setup__ws__corner:min_ss_100C_1v60,53.771637
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.783034
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,83.340744
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,496
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1224
design__max_cap_violation__count__corner:min_ff_n40C_1v95,2
clock__skew__worst_hold__corner:min_ff_n40C_1v95,1.407642
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.407642
timing__hold__ws__corner:min_ff_n40C_1v95,0.080274
timing__setup__ws__corner:min_ff_n40C_1v95,57.914341
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.080274
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,94.085083
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,496
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,75
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1224
design__max_cap_violation__count__corner:max_tt_025C_1v80,10
clock__skew__worst_hold__corner:max_tt_025C_1v80,2.312134
clock__skew__worst_setup__corner:max_tt_025C_1v80,2.312134
timing__hold__ws__corner:max_tt_025C_1v80,0.255849
timing__setup__ws__corner:max_tt_025C_1v80,56.751568
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.255849
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,90.389938
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,496
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1065
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1224
design__max_cap_violation__count__corner:max_ss_100C_1v60,12
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.232265
clock__skew__worst_setup__corner:max_ss_100C_1v60,4.232265
timing__hold__ws__corner:max_ss_100C_1v60,0.781865
timing__setup__ws__corner:max_ss_100C_1v60,53.616989
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.781865
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,82.138191
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,496
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1224
design__max_cap_violation__count__corner:max_ff_n40C_1v95,10
clock__skew__worst_hold__corner:max_ff_n40C_1v95,1.530309
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.530309
timing__hold__ws__corner:max_ff_n40C_1v95,0.079289
timing__setup__ws__corner:max_ff_n40C_1v95,57.867599
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.079289
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.634407
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,496
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,496
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000549359
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000532247
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000747806
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000532247
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000073100000000000003150713197286325595314337988384068012237548828125
ir__drop__worst,0.0000548999999999999995273745889701189071274711750447750091552734375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
