ARM GAS  C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB40:
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** 
  27:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f0xx_hal_msp.c **** 
  30:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f0xx_hal_msp.c **** 
  32:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f0xx_hal_msp.c **** 
  37:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f0xx_hal_msp.c **** 
  42:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f0xx_hal_msp.c **** 
  47:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f0xx_hal_msp.c **** 
  52:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f0xx_hal_msp.c **** 
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f0xx_hal_msp.c **** 
  61:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f0xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f0xx_hal_msp.c ****   */
  65:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f0xx_hal_msp.c **** 
  69:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f0xx_hal_msp.c **** 
  71:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  34              		.loc 1 71 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 71 3 view .LVU2
  37              		.loc 1 71 3 view .LVU3
  38 0002 0C4B     		ldr	r3, .L2
  39 0004 9969     		ldr	r1, [r3, #24]
  40 0006 0122     		movs	r2, #1
  41 0008 1143     		orrs	r1, r2
  42 000a 9961     		str	r1, [r3, #24]
  43              		.loc 1 71 3 view .LVU4
  44 000c 9969     		ldr	r1, [r3, #24]
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s 			page 3


  45 000e 0A40     		ands	r2, r1
  46 0010 0092     		str	r2, [sp]
  47              		.loc 1 71 3 view .LVU5
  48 0012 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 72 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 72 3 view .LVU8
  54              		.loc 1 72 3 view .LVU9
  55 0014 DA69     		ldr	r2, [r3, #28]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 72 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 72 3 view .LVU11
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f0xx_hal_msp.c **** 
  74:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f0xx_hal_msp.c **** 
  76:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_REMAP_PIN_ENABLE(HAL_REMAP_PA11_PA12);
  68              		.loc 1 76 3 view .LVU13
  69              		.loc 1 76 3 view .LVU14
  70              		.loc 1 76 3 view .LVU15
  71 0026 044A     		ldr	r2, .L2+4
  72 0028 1368     		ldr	r3, [r2]
  73 002a 1021     		movs	r1, #16
  74 002c 0B43     		orrs	r3, r1
  75 002e 1360     		str	r3, [r2]
  76              		.loc 1 76 3 view .LVU16
  77:Core/Src/stm32f0xx_hal_msp.c **** 
  78:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f0xx_hal_msp.c **** }
  77              		.loc 1 81 1 is_stmt 0 view .LVU17
  78 0030 02B0     		add	sp, sp, #8
  79              		@ sp needed
  80 0032 7047     		bx	lr
  81              	.L3:
  82              		.align	2
  83              	.L2:
  84 0034 00100240 		.word	1073876992
  85 0038 00000140 		.word	1073807360
  86              		.cfi_endproc
  87              	.LFE40:
  89              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  90              		.align	1
  91              		.global	HAL_TIM_Base_MspInit
  92              		.syntax unified
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s 			page 4


  93              		.code	16
  94              		.thumb_func
  96              	HAL_TIM_Base_MspInit:
  97              	.LVL0:
  98              	.LFB41:
  82:Core/Src/stm32f0xx_hal_msp.c **** 
  83:Core/Src/stm32f0xx_hal_msp.c **** /**
  84:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  85:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  87:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f0xx_hal_msp.c **** */
  89:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  90:Core/Src/stm32f0xx_hal_msp.c **** {
  99              		.loc 1 90 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 8
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 104              		.loc 1 90 1 is_stmt 0 view .LVU19
 105 0000 82B0     		sub	sp, sp, #8
 106              		.cfi_def_cfa_offset 8
  91:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 107              		.loc 1 91 3 is_stmt 1 view .LVU20
 108              		.loc 1 91 15 is_stmt 0 view .LVU21
 109 0002 0268     		ldr	r2, [r0]
 110              		.loc 1 91 5 view .LVU22
 111 0004 074B     		ldr	r3, .L7
 112 0006 9A42     		cmp	r2, r3
 113 0008 01D0     		beq	.L6
 114              	.L4:
  92:Core/Src/stm32f0xx_hal_msp.c ****   {
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  94:Core/Src/stm32f0xx_hal_msp.c **** 
  95:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
  96:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
  98:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  99:Core/Src/stm32f0xx_hal_msp.c **** 
 100:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 101:Core/Src/stm32f0xx_hal_msp.c ****   }
 102:Core/Src/stm32f0xx_hal_msp.c **** 
 103:Core/Src/stm32f0xx_hal_msp.c **** }
 115              		.loc 1 103 1 view .LVU23
 116 000a 02B0     		add	sp, sp, #8
 117              		@ sp needed
 118 000c 7047     		bx	lr
 119              	.L6:
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 120              		.loc 1 97 5 is_stmt 1 view .LVU24
 121              	.LBB4:
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 122              		.loc 1 97 5 view .LVU25
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 123              		.loc 1 97 5 view .LVU26
 124 000e 064A     		ldr	r2, .L7+4
 125 0010 D169     		ldr	r1, [r2, #28]
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s 			page 5


 126 0012 0223     		movs	r3, #2
 127 0014 1943     		orrs	r1, r3
 128 0016 D161     		str	r1, [r2, #28]
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 129              		.loc 1 97 5 view .LVU27
 130 0018 D269     		ldr	r2, [r2, #28]
 131 001a 1340     		ands	r3, r2
 132 001c 0193     		str	r3, [sp, #4]
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 133              		.loc 1 97 5 view .LVU28
 134 001e 019B     		ldr	r3, [sp, #4]
 135              	.LBE4:
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 136              		.loc 1 97 5 view .LVU29
 137              		.loc 1 103 1 is_stmt 0 view .LVU30
 138 0020 F3E7     		b	.L4
 139              	.L8:
 140 0022 C046     		.align	2
 141              	.L7:
 142 0024 00040040 		.word	1073742848
 143 0028 00100240 		.word	1073876992
 144              		.cfi_endproc
 145              	.LFE41:
 147              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 148              		.align	1
 149              		.global	HAL_TIM_MspPostInit
 150              		.syntax unified
 151              		.code	16
 152              		.thumb_func
 154              	HAL_TIM_MspPostInit:
 155              	.LVL1:
 156              	.LFB42:
 104:Core/Src/stm32f0xx_hal_msp.c **** 
 105:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 106:Core/Src/stm32f0xx_hal_msp.c **** {
 157              		.loc 1 106 1 is_stmt 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 24
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		.loc 1 106 1 is_stmt 0 view .LVU32
 162 0000 10B5     		push	{r4, lr}
 163              		.cfi_def_cfa_offset 8
 164              		.cfi_offset 4, -8
 165              		.cfi_offset 14, -4
 166 0002 86B0     		sub	sp, sp, #24
 167              		.cfi_def_cfa_offset 32
 168 0004 0400     		movs	r4, r0
 107:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 169              		.loc 1 107 3 is_stmt 1 view .LVU33
 170              		.loc 1 107 20 is_stmt 0 view .LVU34
 171 0006 1422     		movs	r2, #20
 172 0008 0021     		movs	r1, #0
 173 000a 01A8     		add	r0, sp, #4
 174              	.LVL2:
 175              		.loc 1 107 20 view .LVU35
 176 000c FFF7FEFF 		bl	memset
 177              	.LVL3:
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s 			page 6


 108:Core/Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM3)
 178              		.loc 1 108 3 is_stmt 1 view .LVU36
 179              		.loc 1 108 10 is_stmt 0 view .LVU37
 180 0010 2268     		ldr	r2, [r4]
 181              		.loc 1 108 5 view .LVU38
 182 0012 0C4B     		ldr	r3, .L12
 183 0014 9A42     		cmp	r2, r3
 184 0016 01D0     		beq	.L11
 185              	.L9:
 109:Core/Src/stm32f0xx_hal_msp.c ****   {
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 111:Core/Src/stm32f0xx_hal_msp.c **** 
 112:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 113:Core/Src/stm32f0xx_hal_msp.c **** 
 114:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 115:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 116:Core/Src/stm32f0xx_hal_msp.c ****     PB1     ------> TIM3_CH4
 117:Core/Src/stm32f0xx_hal_msp.c ****     */
 118:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 119:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 120:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 121:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 122:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 123:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 124:Core/Src/stm32f0xx_hal_msp.c **** 
 125:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 126:Core/Src/stm32f0xx_hal_msp.c **** 
 127:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 128:Core/Src/stm32f0xx_hal_msp.c ****   }
 129:Core/Src/stm32f0xx_hal_msp.c **** 
 130:Core/Src/stm32f0xx_hal_msp.c **** }
 186              		.loc 1 130 1 view .LVU39
 187 0018 06B0     		add	sp, sp, #24
 188              		@ sp needed
 189              	.LVL4:
 190              		.loc 1 130 1 view .LVU40
 191 001a 10BD     		pop	{r4, pc}
 192              	.LVL5:
 193              	.L11:
 114:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 194              		.loc 1 114 5 is_stmt 1 view .LVU41
 195              	.LBB5:
 114:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 196              		.loc 1 114 5 view .LVU42
 114:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 197              		.loc 1 114 5 view .LVU43
 198 001c 0A4B     		ldr	r3, .L12+4
 199 001e 5A69     		ldr	r2, [r3, #20]
 200 0020 8021     		movs	r1, #128
 201 0022 C902     		lsls	r1, r1, #11
 202 0024 0A43     		orrs	r2, r1
 203 0026 5A61     		str	r2, [r3, #20]
 114:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 204              		.loc 1 114 5 view .LVU44
 205 0028 5B69     		ldr	r3, [r3, #20]
 206 002a 0B40     		ands	r3, r1
 207 002c 0093     		str	r3, [sp]
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s 			page 7


 114:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 208              		.loc 1 114 5 view .LVU45
 209 002e 009B     		ldr	r3, [sp]
 210              	.LBE5:
 114:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 211              		.loc 1 114 5 view .LVU46
 118:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 212              		.loc 1 118 5 view .LVU47
 118:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 213              		.loc 1 118 25 is_stmt 0 view .LVU48
 214 0030 0223     		movs	r3, #2
 215 0032 0193     		str	r3, [sp, #4]
 119:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 119 5 is_stmt 1 view .LVU49
 119:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 119 26 is_stmt 0 view .LVU50
 218 0034 0293     		str	r3, [sp, #8]
 120:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 219              		.loc 1 120 5 is_stmt 1 view .LVU51
 121:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 220              		.loc 1 121 5 view .LVU52
 122:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 221              		.loc 1 122 5 view .LVU53
 122:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 222              		.loc 1 122 31 is_stmt 0 view .LVU54
 223 0036 013B     		subs	r3, r3, #1
 224 0038 0593     		str	r3, [sp, #20]
 123:Core/Src/stm32f0xx_hal_msp.c **** 
 225              		.loc 1 123 5 is_stmt 1 view .LVU55
 226 003a 01A9     		add	r1, sp, #4
 227 003c 0348     		ldr	r0, .L12+8
 228 003e FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL6:
 230              		.loc 1 130 1 is_stmt 0 view .LVU56
 231 0042 E9E7     		b	.L9
 232              	.L13:
 233              		.align	2
 234              	.L12:
 235 0044 00040040 		.word	1073742848
 236 0048 00100240 		.word	1073876992
 237 004c 00040048 		.word	1207960576
 238              		.cfi_endproc
 239              	.LFE42:
 241              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 242              		.align	1
 243              		.global	HAL_TIM_Base_MspDeInit
 244              		.syntax unified
 245              		.code	16
 246              		.thumb_func
 248              	HAL_TIM_Base_MspDeInit:
 249              	.LVL7:
 250              	.LFB43:
 131:Core/Src/stm32f0xx_hal_msp.c **** /**
 132:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 133:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 134:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 135:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s 			page 8


 136:Core/Src/stm32f0xx_hal_msp.c **** */
 137:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 138:Core/Src/stm32f0xx_hal_msp.c **** {
 251              		.loc 1 138 1 is_stmt 1 view -0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              		@ link register save eliminated.
 139:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 256              		.loc 1 139 3 view .LVU58
 257              		.loc 1 139 15 is_stmt 0 view .LVU59
 258 0000 0268     		ldr	r2, [r0]
 259              		.loc 1 139 5 view .LVU60
 260 0002 054B     		ldr	r3, .L17
 261 0004 9A42     		cmp	r2, r3
 262 0006 00D0     		beq	.L16
 263              	.L14:
 140:Core/Src/stm32f0xx_hal_msp.c ****   {
 141:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 142:Core/Src/stm32f0xx_hal_msp.c **** 
 143:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 144:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 145:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 146:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 147:Core/Src/stm32f0xx_hal_msp.c **** 
 148:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 149:Core/Src/stm32f0xx_hal_msp.c ****   }
 150:Core/Src/stm32f0xx_hal_msp.c **** 
 151:Core/Src/stm32f0xx_hal_msp.c **** }
 264              		.loc 1 151 1 view .LVU61
 265              		@ sp needed
 266 0008 7047     		bx	lr
 267              	.L16:
 145:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 268              		.loc 1 145 5 is_stmt 1 view .LVU62
 269 000a 044A     		ldr	r2, .L17+4
 270 000c D369     		ldr	r3, [r2, #28]
 271 000e 0221     		movs	r1, #2
 272 0010 8B43     		bics	r3, r1
 273 0012 D361     		str	r3, [r2, #28]
 274              		.loc 1 151 1 is_stmt 0 view .LVU63
 275 0014 F8E7     		b	.L14
 276              	.L18:
 277 0016 C046     		.align	2
 278              	.L17:
 279 0018 00040040 		.word	1073742848
 280 001c 00100240 		.word	1073876992
 281              		.cfi_endproc
 282              	.LFE43:
 284              		.text
 285              	.Letext0:
 286              		.file 2 "c:\\users\\daniel\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 287              		.file 3 "c:\\users\\daniel\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 288              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 289              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 290              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 291              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s 			page 9


 292              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 293              		.file 9 "<built-in>"
ARM GAS  C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s:84     .text.HAL_MspInit:00000034 $d
C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s:90     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s:96     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s:142    .text.HAL_TIM_Base_MspInit:00000024 $d
C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s:148    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s:154    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s:235    .text.HAL_TIM_MspPostInit:00000044 $d
C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s:242    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s:248    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Daniel\AppData\Local\Temp\cct3pvRB.s:279    .text.HAL_TIM_Base_MspDeInit:00000018 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
