---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_divw]]
==== DIVW

*Syntax:* divw SrcL, SrcR, ->{t, u, Rd}

*Description:* -

*Encoding:*

image::../generated/encodings/enc_divw.svg[DIVW encoding,width=800]

*Uop-Class:* ALU

*Compression:* L32 (len=32)

*Uop-Class payload:* `{"alu_kind": "ALU_MULTI_CYCLE", "source": "group_rule", "uop_kind": "ALU"}`
