#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 29 13:17:40 2020
# Process ID: 18532
# Current directory: D:/Xilinx_summer/project_4/project_4.runs/RGB_To_Gray_0_synth_1
# Command line: vivado.exe -log RGB_To_Gray_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RGB_To_Gray_0.tcl
# Log file: D:/Xilinx_summer/project_4/project_4.runs/RGB_To_Gray_0_synth_1/RGB_To_Gray_0.vds
# Journal file: D:/Xilinx_summer/project_4/project_4.runs/RGB_To_Gray_0_synth_1\vivado.jou
#-----------------------------------------------------------
source RGB_To_Gray_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Image-Process-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 357.047 ; gain = 32.598
Command: synth_design -top RGB_To_Gray_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 475.016 ; gain = 103.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RGB_To_Gray_0' [d:/Xilinx_summer/project_4/project_4.srcs/sources_1/ip/RGB_To_Gray_0/synth/RGB_To_Gray_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'RGB_To_Gray' [d:/Xilinx_summer/project_4/project_4.srcs/sources_1/ip/RGB_To_Gray_0/src/RGB_To_Gray.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Out_Data_reg' and it is trimmed from '33' to '8' bits. [d:/Xilinx_summer/project_4/project_4.srcs/sources_1/ip/RGB_To_Gray_0/src/RGB_To_Gray.v:33]
INFO: [Synth 8-6155] done synthesizing module 'RGB_To_Gray' (1#1) [d:/Xilinx_summer/project_4/project_4.srcs/sources_1/ip/RGB_To_Gray_0/src/RGB_To_Gray.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RGB_To_Gray_0' (2#1) [d:/Xilinx_summer/project_4/project_4.srcs/sources_1/ip/RGB_To_Gray_0/synth/RGB_To_Gray_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 530.480 ; gain = 158.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 530.480 ; gain = 158.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 530.480 ; gain = 158.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.395 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 819.184 ; gain = 1.789
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 819.184 ; gain = 447.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 819.184 ; gain = 447.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 819.184 ; gain = 447.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 819.184 ; gain = 447.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RGB_To_Gray 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP Out_Data3, operation Mode is: A*(B:0x3b).
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data4, operation Mode is: A*(B:0x1e).
DSP Report: operator Out_Data4 is absorbed into DSP Out_Data4.
DSP Report: Generating DSP Out_Data2, operation Mode is: A*(B:0x13).
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data2, operation Mode is: A*(B:0x25).
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: A*(B:0x13).
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: A*(B:0x4b).
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: A*(B:0x26).
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: A*(B:0x1e).
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: A*(B:0x96).
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: A*(B:0x4c).
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: A*(B:0x3b).
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x12c)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: A*(B:0x99).
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: A*(B:0x75).
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x259)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x132)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: A*(B:0xea).
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x4b2)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x264)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x1d3)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x965)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x4c8)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x3a6)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x12c9)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x991)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x74c)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x2592)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x1322)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0xe98)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x4b23)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x2645)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x1d30)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x9645)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x4c8b)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x3a5f)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x12c8b)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x9916)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x74bd)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x25916)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x1322d)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0xe979)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x4b22d)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x2645a)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x1d2f2)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
DSP Report: Generating DSP Out_Data2, operation Mode is: (A:0x9645a)*B.
DSP Report: operator Out_Data2 is absorbed into DSP Out_Data2.
DSP Report: Generating DSP Out_Data3, operation Mode is: (A:0x4c8b4)*B.
DSP Report: operator Out_Data3 is absorbed into DSP Out_Data3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 819.184 ; gain = 447.605
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 46, Available = 20. Use report_utilization command for details.
DSP Report: Generating DSP inst/Out_Data2, operation Mode is (post resource management): (A:0x12c9)*B.
DSP Report: operator inst/Out_Data2 is absorbed into DSP inst/Out_Data2.
DSP Report: Generating DSP inst/Out_Data2, operation Mode is (post resource management): (A:0x2592)*B.
DSP Report: operator inst/Out_Data2 is absorbed into DSP inst/Out_Data2.
DSP Report: Generating DSP inst/Out_Data3, operation Mode is (post resource management): (A:0x1322)*B.
DSP Report: operator inst/Out_Data3 is absorbed into DSP inst/Out_Data3.
DSP Report: Generating DSP inst/Out_Data2, operation Mode is (post resource management): (A:0x4b23)*B.
DSP Report: operator inst/Out_Data2 is absorbed into DSP inst/Out_Data2.
DSP Report: Generating DSP inst/Out_Data3, operation Mode is (post resource management): (A:0x2645)*B.
DSP Report: operator inst/Out_Data3 is absorbed into DSP inst/Out_Data3.
DSP Report: Generating DSP inst/Out_Data3, operation Mode is (post resource management): (A:0x1d30)*B.
DSP Report: operator inst/Out_Data3 is absorbed into DSP inst/Out_Data3.
DSP Report: Generating DSP inst/Out_Data2, operation Mode is (post resource management): (A:0x9645)*B.
DSP Report: operator inst/Out_Data2 is absorbed into DSP inst/Out_Data2.
DSP Report: Generating DSP inst/Out_Data3, operation Mode is (post resource management): (A:0x4c8b)*B.
DSP Report: operator inst/Out_Data3 is absorbed into DSP inst/Out_Data3.
DSP Report: Generating DSP inst/Out_Data3, operation Mode is (post resource management): (A:0x3a5f)*B.
DSP Report: operator inst/Out_Data3 is absorbed into DSP inst/Out_Data3.
DSP Report: Generating DSP inst/Out_Data2, operation Mode is (post resource management): (A:0x12c8b)*B.
DSP Report: operator inst/Out_Data2 is absorbed into DSP inst/Out_Data2.
DSP Report: Generating DSP inst/Out_Data3, operation Mode is (post resource management): (A:0x9916)*B.
DSP Report: operator inst/Out_Data3 is absorbed into DSP inst/Out_Data3.
DSP Report: Generating DSP inst/Out_Data3, operation Mode is (post resource management): (A:0x74bd)*B.
DSP Report: operator inst/Out_Data3 is absorbed into DSP inst/Out_Data3.
DSP Report: Generating DSP inst/Out_Data2, operation Mode is (post resource management): (A:0x25916)*B.
DSP Report: operator inst/Out_Data2 is absorbed into DSP inst/Out_Data2.
DSP Report: Generating DSP inst/Out_Data3, operation Mode is (post resource management): (A:0x1322d)*B.
DSP Report: operator inst/Out_Data3 is absorbed into DSP inst/Out_Data3.
DSP Report: Generating DSP inst/Out_Data3, operation Mode is (post resource management): (A:0xe979)*B.
DSP Report: operator inst/Out_Data3 is absorbed into DSP inst/Out_Data3.
DSP Report: Generating DSP inst/Out_Data2, operation Mode is (post resource management): (A:0x4b22d)*B.
DSP Report: operator inst/Out_Data2 is absorbed into DSP inst/Out_Data2.
DSP Report: Generating DSP inst/Out_Data3, operation Mode is (post resource management): (A:0x2645a)*B.
DSP Report: operator inst/Out_Data3 is absorbed into DSP inst/Out_Data3.
DSP Report: Generating DSP inst/Out_Data3, operation Mode is (post resource management): (A:0x1d2f2)*B.
DSP Report: operator inst/Out_Data3 is absorbed into DSP inst/Out_Data3.
DSP Report: Generating DSP inst/Out_Data2, operation Mode is (post resource management): (A:0x9645a)*B.
DSP Report: operator inst/Out_Data2 is absorbed into DSP inst/Out_Data2.
DSP Report: Generating DSP inst/Out_Data3, operation Mode is (post resource management): (A:0x4c8b4)*B.
DSP Report: operator inst/Out_Data3 is absorbed into DSP inst/Out_Data3.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|RGB_To_Gray | A*(B:0x3b)    | 8      | 6      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0x1e)    | 8      | 5      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0x13)    | 8      | 5      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0x25)    | 8      | 6      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0x13)    | 8      | 5      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0x4b)    | 8      | 7      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0x26)    | 8      | 6      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0x1e)    | 8      | 5      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0x96)    | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0x4c)    | 8      | 7      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0x3b)    | 8      | 6      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x12c)*B   | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0x99)    | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0x75)    | 8      | 7      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x259)*B   | 8      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x132)*B   | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | A*(B:0xea)    | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x4b2)*B   | 8      | 11     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x264)*B   | 8      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x1d3)*B   | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x965)*B   | 8      | 12     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x4c8)*B   | 8      | 11     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x3a6)*B   | 8      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x12c9)*B  | 8      | 13     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x991)*B   | 8      | 12     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x74c)*B   | 8      | 11     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x2592)*B  | 8      | 14     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x1322)*B  | 8      | 13     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0xe98)*B   | 8      | 12     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x4b23)*B  | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x2645)*B  | 8      | 14     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x1d30)*B  | 8      | 13     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x9645)*B  | 8      | 16     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x4c8b)*B  | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x3a5f)*B  | 8      | 14     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x12c8b)*B | 8      | 17     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x9916)*B  | 8      | 16     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x74bd)*B  | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x25916)*B | 18     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x1322d)*B | 8      | 17     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0xe979)*B  | 8      | 16     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x4b22d)*B | 19     | 8      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x2645a)*B | 18     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x1d2f2)*B | 8      | 17     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x9645a)*B | 20     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB_To_Gray | (A:0x4c8b4)*B | 19     | 8      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 867.824 ; gain = 496.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 869.996 ; gain = 498.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 890.211 ; gain = 518.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 890.211 ; gain = 518.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 890.211 ; gain = 518.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 890.211 ; gain = 518.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 890.211 ; gain = 518.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 890.211 ; gain = 518.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 890.211 ; gain = 518.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   372|
|2     |DSP48E1 |    20|
|3     |LUT1    |   129|
|4     |LUT2    |   420|
|5     |LUT3    |   526|
|6     |LUT4    |   464|
|7     |LUT5    |   112|
|8     |LUT6    |    96|
|9     |MUXF7   |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |  2155|
|2     |  inst   |RGB_To_Gray |  2153|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 890.211 ; gain = 518.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 890.211 ; gain = 229.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 890.211 ; gain = 518.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 408 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'RGB_To_Gray_0' is not ideal for floorplanning, since the cellview 'RGB_To_Gray' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 890.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 890.211 ; gain = 530.500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 890.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_summer/project_4/project_4.runs/RGB_To_Gray_0_synth_1/RGB_To_Gray_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP RGB_To_Gray_0, cache-ID = 77249b50c189399b
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 890.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_summer/project_4/project_4.runs/RGB_To_Gray_0_synth_1/RGB_To_Gray_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RGB_To_Gray_0_utilization_synth.rpt -pb RGB_To_Gray_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 29 13:18:51 2020...
