{
  "design": {
    "design_info": {
      "boundary_crc": "0x387DA7529712D7C8",
      "device": "xc7z020clg400-2",
      "gen_directory": "../../../../ZTurnV2.gen/sources_1/bd/main_design",
      "name": "main_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "proc_sys_reset_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "axi_mem_intercon": {
        "xbar": "",
        "s00_couplers": {
          "auto_us_df": ""
        },
        "s01_couplers": {
          "auto_us_df": ""
        },
        "s02_couplers": {
          "auto_us_df": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        }
      },
      "noip_lvds_stream_0": "",
      "noip_ctrl_0": "",
      "noip_lvds_stream_1": "",
      "axi_dma_0": "",
      "axis_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_ss_slid": ""
        },
        "m00_couplers": {
          "auto_ss_k": "",
          "auto_ss_slidr": ""
        },
        "m01_couplers": {
          "auto_ss_k": "",
          "auto_ss_slidr": ""
        }
      },
      "axis_interconnect_1": {
        "xbar": "",
        "s_arb_req_suppress_concat": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {
          "auto_ss_k": "",
          "auto_ss_slidr": ""
        }
      },
      "trigger0_concat": "",
      "monitor0_slice0": "",
      "monitor0_slice1": "",
      "monitor1_slice0": "",
      "monitor1_slice1": "",
      "hdmi_ctrl_0": "",
      "iobuf_I2C0_SDA": "",
      "iobuf_I2C0_SCL": "",
      "lvds_data_0_concat_n": "",
      "lvds_data_0_concat_p": "",
      "selectio_reset_inverter": "",
      "lvds_selectio_data_0": "",
      "lvds_data_1_concat_n": "",
      "lvds_data_1_concat_p": "",
      "lvds_selectio_data_1": "",
      "fifo_0": "",
      "fifo_1": "",
      "rgb_led_ctrl_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "noip_mosi": {
        "direction": "O"
      },
      "noip_miso": {
        "direction": "I"
      },
      "noip_sck": {
        "direction": "O"
      },
      "lvds_clk_0_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_clk_0_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "360000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_clk_0_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_clk_0_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "360000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "noip_ss": {
        "direction": "O",
        "left": "0",
        "right": "1"
      },
      "noip_clk_pll": {
        "direction": "O",
        "left": "0",
        "right": "1"
      },
      "noip_trigger": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "2",
            "value_src": "ip_prop"
          }
        }
      },
      "noip_monitor0": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "1",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "noip_monitor1": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "1",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "noip_rst_n": {
        "direction": "O",
        "left": "0",
        "right": "1"
      },
      "vdd18_toggle": {
        "direction": "O",
        "left": "0",
        "right": "1"
      },
      "vdd33_toggle": {
        "direction": "O",
        "left": "0",
        "right": "1"
      },
      "vddpix_toggle": {
        "direction": "O",
        "left": "0",
        "right": "1"
      },
      "sw_enable_n": {
        "direction": "O",
        "left": "0",
        "right": "1"
      },
      "lvds_sync_0_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_sync_0_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_sync_0_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_sync_0_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout0_0_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout0_0_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout0_0_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout0_0_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout1_0_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout1_0_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout1_0_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout1_0_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout2_0_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout2_0_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout2_0_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout2_0_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout3_0_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout3_0_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout3_0_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout3_0_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_clk_1_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_clk_1_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "360000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_clk_1_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_clk_1_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "360000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout0_1_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout0_1_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout0_1_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout0_1_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout1_1_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout1_1_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout1_1_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout1_1_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout2_1_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout2_1_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout2_1_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout2_1_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout3_1_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout3_1_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_dout3_1_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_dout3_1_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_sync_1_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_sync_1_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "lvds_sync_1_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_design_lvds_sync_1_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "noip_mosi1": {
        "direction": "O"
      },
      "noip_sck1": {
        "direction": "O"
      },
      "hdmi_data": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "hdmi_vsync": {
        "direction": "O"
      },
      "hdmi_hsync": {
        "direction": "O"
      },
      "hdmi_de": {
        "direction": "O"
      },
      "hdmi_pclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "hdmi_int": {
        "direction": "IO"
      },
      "I2C0_SDA": {
        "direction": "IO"
      },
      "I2C0_SCL": {
        "direction": "IO"
      },
      "rgb_green_n": {
        "direction": "O"
      },
      "rgb_red_n": {
        "direction": "O"
      },
      "rgb_blue_n": {
        "direction": "O"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "6",
        "xci_name": "main_design_processing_system7_0_0",
        "xci_path": "ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "187.500000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "71.428566"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "12.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "187.500000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "187500000"
          },
          "PCW_CLK1_FREQ": {
            "value": "71428566"
          },
          "PCW_CLK2_FREQ": {
            "value": "12000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "0"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "1"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "0"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "1"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "180"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "72"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "12"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "EMIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#Enet 0#Enet 0#Enet",
              "0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
              "0#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#UART",
              "1#UART 1#unassigned#unassigned#unassigned#unassigned"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#tx#rx#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NONE"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "main_design_proc_sys_reset_0_0",
        "xci_path": "ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/main_design_ps7_0_axi_periph_0/main_design_ps7_0_axi_periph_0.xci",
        "inst_hier_path": "ps7_0_axi_periph",
        "xci_name": "main_design_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "32",
            "xci_name": "main_design_xbar_1",
            "xci_path": "ip/main_design_xbar_1/main_design_xbar_1.xci",
            "inst_hier_path": "ps7_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "main_design_auto_pc_0",
                "xci_path": "ip/main_design_auto_pc_0/main_design_auto_pc_0.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/main_design_axi_mem_intercon_0/main_design_axi_mem_intercon_0.xci",
        "inst_hier_path": "axi_mem_intercon",
        "xci_name": "main_design_axi_mem_intercon_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "3"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "32",
            "xci_name": "main_design_xbar_2",
            "xci_path": "ip/main_design_xbar_2/main_design_xbar_2.xci",
            "inst_hier_path": "axi_mem_intercon/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "main_design_auto_us_df_0",
                "xci_path": "ip/main_design_auto_us_df_0/main_design_auto_us_df_0.xci",
                "inst_hier_path": "axi_mem_intercon/s00_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s00_couplers": {
                "interface_ports": [
                  "auto_us_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s00_couplers_to_auto_us_df": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "main_design_auto_us_df_1",
                "xci_path": "ip/main_design_auto_us_df_1/main_design_auto_us_df_1.xci",
                "inst_hier_path": "axi_mem_intercon/s01_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s01_couplers": {
                "interface_ports": [
                  "auto_us_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s01_couplers_to_auto_us_df": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "main_design_auto_us_df_2",
                "xci_path": "ip/main_design_auto_us_df_2/main_design_auto_us_df_2.xci",
                "inst_hier_path": "axi_mem_intercon/s02_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s02_couplers": {
                "interface_ports": [
                  "auto_us_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s02_couplers_to_auto_us_df": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "main_design_auto_pc_1",
                "xci_path": "ip/main_design_auto_pc_1/main_design_auto_pc_1.xci",
                "inst_hier_path": "axi_mem_intercon/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_mem_intercon_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_mem_intercon_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "noip_lvds_stream_0": {
        "vlnv": "user.org:user:noip_lvds_stream:1.0",
        "ip_revision": "29",
        "xci_name": "main_design_noip_lvds_stream_0_0",
        "xci_path": "ip/main_design_noip_lvds_stream_0_0/main_design_noip_lvds_stream_0_0.xci",
        "inst_hier_path": "noip_lvds_stream_0",
        "parameters": {
          "IM_HEIGHT": {
            "value": "1024"
          },
          "IM_WIDTH": {
            "value": "1280"
          },
          "SENSOR_BIT_LENGTH": {
            "value": "8"
          }
        }
      },
      "noip_ctrl_0": {
        "vlnv": "user.org:user:noip_ctrl:1.0",
        "ip_revision": "6",
        "xci_name": "main_design_noip_ctrl_0_0",
        "xci_path": "ip/main_design_noip_ctrl_0_0/main_design_noip_ctrl_0_0.xci",
        "inst_hier_path": "noip_ctrl_0"
      },
      "noip_lvds_stream_1": {
        "vlnv": "user.org:user:noip_lvds_stream:1.0",
        "ip_revision": "29",
        "xci_name": "main_design_noip_lvds_stream_0_1",
        "xci_path": "ip/main_design_noip_lvds_stream_0_1/main_design_noip_lvds_stream_0_1.xci",
        "inst_hier_path": "noip_lvds_stream_1",
        "parameters": {
          "IM_HEIGHT": {
            "value": "1024"
          },
          "IM_WIDTH": {
            "value": "1280"
          },
          "SENSOR_BIT_LENGTH": {
            "value": "8"
          }
        }
      },
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "ip_revision": "32",
        "xci_name": "main_design_axi_dma_0_0",
        "xci_path": "ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.xci",
        "inst_hier_path": "axi_dma_0",
        "parameters": {
          "c_sg_include_stscntrl_strm": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_SG": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_SG",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            },
            "Data_SG": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axis_interconnect_0": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_path": "ip/main_design_axis_interconnect_0_0_1/main_design_axis_interconnect_0_0.xci",
        "inst_hier_path": "axis_interconnect_0",
        "xci_name": "main_design_axis_interconnect_0_0",
        "parameters": {
          "ARB_ON_TLAST": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_AXIS_ARESETN"
              }
            }
          },
          "M01_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "ip_revision": "31",
            "xci_name": "main_design_xbar_3",
            "xci_path": "ip/main_design_xbar_3/main_design_xbar_3.xci",
            "inst_hier_path": "axis_interconnect_0/xbar",
            "parameters": {
              "M00_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000000"
              },
              "M01_AXIS_BASETDEST": {
                "value": "0x00000001"
              },
              "M01_AXIS_HIGHTDEST": {
                "value": "0x00000001"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "ROUTING_MODE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXIS",
                  "M01_AXIS"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_slid": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "ip_revision": "31",
                "xci_name": "main_design_auto_ss_slid_0",
                "xci_path": "ip/main_design_auto_ss_slid_0/main_design_auto_ss_slid_0.xci",
                "inst_hier_path": "axis_interconnect_0/s00_couplers/auto_ss_slid",
                "parameters": {
                  "M_TDEST_WIDTH": {
                    "value": "1"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ss_slid_to_s00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slid/M_AXIS"
                ]
              },
              "s00_couplers_to_auto_ss_slid": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_slid/S_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_slid/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_slid/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_k": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "ip_revision": "31",
                "xci_name": "main_design_auto_ss_k_0",
                "xci_path": "ip/main_design_auto_ss_k_0/main_design_auto_ss_k_0.xci",
                "inst_hier_path": "axis_interconnect_0/m00_couplers/auto_ss_k",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "0"
                  },
                  "S_HAS_TKEEP": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "ip_revision": "31",
                "xci_name": "main_design_auto_ss_slidr_0",
                "xci_path": "ip/main_design_auto_ss_slidr_0/main_design_auto_ss_slidr_0.xci",
                "inst_hier_path": "axis_interconnect_0/m00_couplers/auto_ss_slidr",
                "parameters": {
                  "M_HAS_TSTRB": {
                    "value": "1"
                  },
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_HAS_TSTRB": {
                    "value": "0"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ss_k_to_auto_ss_slidr": {
                "interface_ports": [
                  "auto_ss_k/M_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              },
              "auto_ss_slidr_to_m00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              },
              "m00_couplers_to_auto_ss_k": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_k/S_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_k/aclk",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_k/aresetn",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_k": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "ip_revision": "31",
                "xci_name": "main_design_auto_ss_k_1",
                "xci_path": "ip/main_design_auto_ss_k_1/main_design_auto_ss_k_1.xci",
                "inst_hier_path": "axis_interconnect_0/m01_couplers/auto_ss_k",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "0"
                  },
                  "S_HAS_TKEEP": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "ip_revision": "31",
                "xci_name": "main_design_auto_ss_slidr_1",
                "xci_path": "ip/main_design_auto_ss_slidr_1/main_design_auto_ss_slidr_1.xci",
                "inst_hier_path": "axis_interconnect_0/m01_couplers/auto_ss_slidr",
                "parameters": {
                  "M_HAS_TSTRB": {
                    "value": "1"
                  },
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_HAS_TSTRB": {
                    "value": "0"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ss_k_to_auto_ss_slidr": {
                "interface_ports": [
                  "auto_ss_k/M_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              },
              "auto_ss_slidr_to_m01_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              },
              "m01_couplers_to_auto_ss_k": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_k/S_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_k/aclk",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_k/aresetn",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axis_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          },
          "m00_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXIS",
              "M00_AXIS"
            ]
          },
          "m01_couplers_to_axis_interconnect_0": {
            "interface_ports": [
              "m01_couplers/M_AXIS",
              "M01_AXIS"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXIS",
              "xbar/S00_AXIS"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXIS",
              "m00_couplers/S_AXIS"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXIS",
              "m01_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "M00_AXIS_ACLK_1": {
            "ports": [
              "M00_AXIS_ACLK",
              "m00_couplers/M_AXIS_ACLK"
            ]
          },
          "M00_AXIS_ARESETN_1": {
            "ports": [
              "M00_AXIS_ARESETN",
              "m00_couplers/M_AXIS_ARESETN"
            ]
          },
          "M01_AXIS_ACLK_1": {
            "ports": [
              "M01_AXIS_ACLK",
              "m01_couplers/M_AXIS_ACLK"
            ]
          },
          "M01_AXIS_ARESETN_1": {
            "ports": [
              "M01_AXIS_ARESETN",
              "m01_couplers/M_AXIS_ARESETN"
            ]
          },
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "s00_couplers/S_AXIS_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "S00_AXIS_ARESETN",
              "s00_couplers/S_AXIS_ARESETN"
            ]
          },
          "axis_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_AXIS_ACLK",
              "m00_couplers/S_AXIS_ACLK",
              "m01_couplers/S_AXIS_ACLK"
            ]
          },
          "axis_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_AXIS_ARESETN",
              "m00_couplers/S_AXIS_ARESETN",
              "m01_couplers/S_AXIS_ARESETN"
            ]
          }
        }
      },
      "axis_interconnect_1": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_path": "ip/main_design_axis_interconnect_1_0/main_design_axis_interconnect_1_0.xci",
        "inst_hier_path": "axis_interconnect_1",
        "xci_name": "main_design_axis_interconnect_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_AXIS_ARESETN"
              }
            }
          },
          "S01_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ARB_REQ_SUPPRESS": {
            "type": "data",
            "direction": "I"
          },
          "S01_ARB_REQ_SUPPRESS": {
            "type": "data",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "ip_revision": "31",
            "xci_name": "main_design_xbar_4",
            "xci_path": "ip/main_design_xbar_4/main_design_xbar_4.xci",
            "inst_hier_path": "axis_interconnect_1/xbar",
            "parameters": {
              "ARB_ALGORITHM": {
                "value": "0"
              },
              "ARB_ON_MAX_XFERS": {
                "value": "1"
              },
              "ARB_ON_TLAST": {
                "value": "0"
              },
              "M00_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000000"
              },
              "M01_AXIS_BASETDEST": {
                "value": "0x00000001"
              },
              "M01_AXIS_HIGHTDEST": {
                "value": "0x00000001"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "ROUTING_MODE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXIS"
                ]
              },
              "S01_AXIS": {
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXIS"
                ]
              }
            }
          },
          "s_arb_req_suppress_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "6",
            "xci_name": "main_design_s_arb_req_suppress_concat_0",
            "xci_path": "ip/main_design_s_arb_req_suppress_concat_0/main_design_s_arb_req_suppress_concat_0.xci",
            "inst_hier_path": "axis_interconnect_1/s_arb_req_suppress_concat",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ss_k": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "ip_revision": "31",
                "xci_name": "main_design_auto_ss_k_2",
                "xci_path": "ip/main_design_auto_ss_k_2/main_design_auto_ss_k_2.xci",
                "inst_hier_path": "axis_interconnect_1/m00_couplers/auto_ss_k",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "1"
                  },
                  "S_HAS_TKEEP": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "ip_revision": "31",
                "xci_name": "main_design_auto_ss_slidr_2",
                "xci_path": "ip/main_design_auto_ss_slidr_2/main_design_auto_ss_slidr_2.xci",
                "inst_hier_path": "axis_interconnect_1/m00_couplers/auto_ss_slidr",
                "parameters": {
                  "M_HAS_TSTRB": {
                    "value": "0"
                  },
                  "S_HAS_TSTRB": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ss_k_to_auto_ss_slidr": {
                "interface_ports": [
                  "auto_ss_k/M_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              },
              "auto_ss_slidr_to_m00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              },
              "m00_couplers_to_auto_ss_k": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_ss_k/S_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_ss_k/aclk",
                  "auto_ss_slidr/aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_ss_k/aresetn",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axis_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          },
          "axis_interconnect_1_to_s01_couplers": {
            "interface_ports": [
              "S01_AXIS",
              "s01_couplers/S_AXIS"
            ]
          },
          "m00_couplers_to_axis_interconnect_1": {
            "interface_ports": [
              "m00_couplers/M_AXIS",
              "M00_AXIS"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXIS",
              "xbar/S00_AXIS"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXIS",
              "xbar/S01_AXIS"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXIS",
              "m00_couplers/S_AXIS"
            ]
          }
        },
        "nets": {
          "M00_AXIS_ACLK_1": {
            "ports": [
              "M00_AXIS_ACLK",
              "m00_couplers/M_AXIS_ACLK"
            ]
          },
          "M00_AXIS_ARESETN_1": {
            "ports": [
              "M00_AXIS_ARESETN",
              "m00_couplers/M_AXIS_ARESETN"
            ]
          },
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "s00_couplers/S_AXIS_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "S00_AXIS_ARESETN",
              "s00_couplers/S_AXIS_ARESETN"
            ]
          },
          "S01_AXIS_ACLK_1": {
            "ports": [
              "S01_AXIS_ACLK",
              "s01_couplers/S_AXIS_ACLK"
            ]
          },
          "S01_AXIS_ARESETN_1": {
            "ports": [
              "S01_AXIS_ARESETN",
              "s01_couplers/S_AXIS_ARESETN"
            ]
          },
          "axis_interconnect_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_AXIS_ACLK",
              "s01_couplers/M_AXIS_ACLK",
              "m00_couplers/S_AXIS_ACLK"
            ]
          },
          "axis_interconnect_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_AXIS_ARESETN",
              "s01_couplers/M_AXIS_ARESETN",
              "m00_couplers/S_AXIS_ARESETN"
            ]
          },
          "s00_arb_req_suppress_to_s_arb_req_suppress_concat": {
            "ports": [
              "S00_ARB_REQ_SUPPRESS",
              "s_arb_req_suppress_concat/In0"
            ]
          },
          "s01_arb_req_suppress_to_s_arb_req_suppress_concat": {
            "ports": [
              "S01_ARB_REQ_SUPPRESS",
              "s_arb_req_suppress_concat/In1"
            ]
          },
          "s_arb_req_suppress_concat_dout": {
            "ports": [
              "s_arb_req_suppress_concat/dout",
              "xbar/s_req_suppress"
            ]
          }
        }
      },
      "trigger0_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "main_design_xlconcat_0_0",
        "xci_path": "ip/main_design_xlconcat_0_0/main_design_xlconcat_0_0.xci",
        "inst_hier_path": "trigger0_concat",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "monitor0_slice0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "main_design_xlslice_0_1",
        "xci_path": "ip/main_design_xlslice_0_1/main_design_xlslice_0_1.xci",
        "inst_hier_path": "monitor0_slice0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "monitor0_slice1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "main_design_xlslice_0_2",
        "xci_path": "ip/main_design_xlslice_0_2/main_design_xlslice_0_2.xci",
        "inst_hier_path": "monitor0_slice1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "monitor1_slice0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "main_design_monitor0_slice0_1",
        "xci_path": "ip/main_design_monitor0_slice0_1/main_design_monitor0_slice0_1.xci",
        "inst_hier_path": "monitor1_slice0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "monitor1_slice1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "main_design_monitor0_slice1_1",
        "xci_path": "ip/main_design_monitor0_slice1_1/main_design_monitor0_slice1_1.xci",
        "inst_hier_path": "monitor1_slice1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "hdmi_ctrl_0": {
        "vlnv": "user.org:user:hdmi_ctrl:1.0",
        "ip_revision": "5",
        "xci_name": "main_design_hdmi_ctrl_0_0",
        "xci_path": "ip/main_design_hdmi_ctrl_0_0/main_design_hdmi_ctrl_0_0.xci",
        "inst_hier_path": "hdmi_ctrl_0"
      },
      "iobuf_I2C0_SDA": {
        "vlnv": "xilinx.com:module_ref:my_iobuf:1.0",
        "ip_revision": "1",
        "xci_name": "main_design_my_iobuf_0_0",
        "xci_path": "ip/main_design_my_iobuf_0_0/main_design_my_iobuf_0_0.xci",
        "inst_hier_path": "iobuf_I2C0_SDA",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "my_iobuf",
          "boundary_crc": "0x0"
        },
        "ports": {
          "IO": {
            "direction": "IO"
          },
          "I": {
            "direction": "I"
          },
          "O": {
            "direction": "O"
          },
          "T": {
            "direction": "I"
          }
        }
      },
      "iobuf_I2C0_SCL": {
        "vlnv": "xilinx.com:module_ref:my_iobuf:1.0",
        "ip_revision": "1",
        "xci_name": "main_design_iobuf_I2C0_SDA_0",
        "xci_path": "ip/main_design_iobuf_I2C0_SDA_0/main_design_iobuf_I2C0_SDA_0.xci",
        "inst_hier_path": "iobuf_I2C0_SCL",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "my_iobuf",
          "boundary_crc": "0x0"
        },
        "ports": {
          "IO": {
            "direction": "IO"
          },
          "I": {
            "direction": "I"
          },
          "O": {
            "direction": "O"
          },
          "T": {
            "direction": "I"
          }
        }
      },
      "lvds_data_0_concat_n": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "main_design_xlconcat_0_2",
        "xci_path": "ip/main_design_xlconcat_0_2/main_design_xlconcat_0_2.xci",
        "inst_hier_path": "lvds_data_0_concat_n",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          }
        }
      },
      "lvds_data_0_concat_p": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "main_design_lvds_pins_0_n_0",
        "xci_path": "ip/main_design_lvds_pins_0_n_0/main_design_lvds_pins_0_n_0.xci",
        "inst_hier_path": "lvds_data_0_concat_p",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          }
        }
      },
      "selectio_reset_inverter": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "main_design_lvds_sync_1_inverter_1",
        "xci_path": "ip/main_design_lvds_sync_1_inverter_1/main_design_lvds_sync_1_inverter_1.xci",
        "inst_hier_path": "selectio_reset_inverter",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "lvds_selectio_data_0": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "ip_revision": "18",
        "xci_name": "main_design_selectio_wiz_0_2",
        "xci_path": "ip/main_design_selectio_wiz_0_2/main_design_selectio_wiz_0_2.xci",
        "inst_hier_path": "lvds_selectio_data_0",
        "parameters": {
          "BUS_DIR": {
            "value": "INPUTS"
          },
          "BUS_IO_STD": {
            "value": "LVDS_25"
          },
          "BUS_SIG_TYPE": {
            "value": "DIFF"
          },
          "CLK_FWD": {
            "value": "false"
          },
          "CLK_FWD_IO_STD": {
            "value": "LVDS_25"
          },
          "CLK_FWD_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "SDR"
          },
          "SELIO_BUS_IN_DELAY": {
            "value": "NONE"
          },
          "SELIO_CLK_BUF": {
            "value": "BUFIO"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVDS_25"
          },
          "SELIO_CLK_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "5"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          },
          "USE_TEMPLATE": {
            "value": "Custom"
          }
        }
      },
      "lvds_data_1_concat_n": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "main_design_lvds_data_0_concat_n_0",
        "xci_path": "ip/main_design_lvds_data_0_concat_n_0/main_design_lvds_data_0_concat_n_0.xci",
        "inst_hier_path": "lvds_data_1_concat_n",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          }
        }
      },
      "lvds_data_1_concat_p": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "main_design_lvds_data_0_concat_p_0",
        "xci_path": "ip/main_design_lvds_data_0_concat_p_0/main_design_lvds_data_0_concat_p_0.xci",
        "inst_hier_path": "lvds_data_1_concat_p",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          }
        }
      },
      "lvds_selectio_data_1": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "ip_revision": "18",
        "xci_name": "main_design_lvds_selectio_data_0_0",
        "xci_path": "ip/main_design_lvds_selectio_data_0_0/main_design_lvds_selectio_data_0_0.xci",
        "inst_hier_path": "lvds_selectio_data_1",
        "parameters": {
          "BUS_DIR": {
            "value": "INPUTS"
          },
          "BUS_IO_STD": {
            "value": "LVDS_25"
          },
          "BUS_SIG_TYPE": {
            "value": "DIFF"
          },
          "CLK_FWD": {
            "value": "false"
          },
          "CLK_FWD_IO_STD": {
            "value": "LVDS_25"
          },
          "CLK_FWD_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "SDR"
          },
          "SELIO_BUS_IN_DELAY": {
            "value": "NONE"
          },
          "SELIO_CLK_BUF": {
            "value": "BUFIO"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVDS_25"
          },
          "SELIO_CLK_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "5"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          },
          "USE_TEMPLATE": {
            "value": "Custom"
          }
        }
      },
      "fifo_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "10",
        "xci_name": "main_design_fifo_generator_0_1",
        "xci_path": "ip/main_design_fifo_generator_0_1/main_design_fifo_generator_0_1.xci",
        "inst_hier_path": "fifo_0",
        "parameters": {
          "Input_Data_Width": {
            "value": "64"
          },
          "Output_Data_Width": {
            "value": "32"
          }
        }
      },
      "fifo_1": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "10",
        "xci_name": "main_design_fifo_0_1",
        "xci_path": "ip/main_design_fifo_0_1/main_design_fifo_0_1.xci",
        "inst_hier_path": "fifo_1",
        "parameters": {
          "Input_Data_Width": {
            "value": "64"
          },
          "Output_Data_Width": {
            "value": "32"
          }
        }
      },
      "rgb_led_ctrl_0": {
        "vlnv": "user.org:user:rgb_led_ctrl:1.0",
        "ip_revision": "3",
        "xci_name": "main_design_rgb_led_ctrl_0_0",
        "xci_path": "ip/main_design_rgb_led_ctrl_0_0/main_design_rgb_led_ctrl_0_0.xci",
        "inst_hier_path": "rgb_led_ctrl_0"
      }
    },
    "interface_nets": {
      "S00_AXIS_1": {
        "interface_ports": [
          "axis_interconnect_1/S00_AXIS",
          "noip_lvds_stream_0/M00_AXIS"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXIS_MM2S",
          "axis_interconnect_0/S00_AXIS"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXI_MM2S",
          "axi_mem_intercon/S01_AXI"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_0/M_AXI_S2MM",
          "axi_mem_intercon/S02_AXI"
        ]
      },
      "axi_dma_0_M_AXI_SG": {
        "interface_ports": [
          "axi_dma_0/M_AXI_SG",
          "axi_mem_intercon/S00_AXI"
        ]
      },
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "axis_interconnect_0_M00_AXIS": {
        "interface_ports": [
          "axis_interconnect_0/M00_AXIS",
          "noip_lvds_stream_0/S00_AXIS"
        ]
      },
      "axis_interconnect_0_M01_AXIS": {
        "interface_ports": [
          "axis_interconnect_0/M01_AXIS",
          "noip_lvds_stream_1/S00_AXIS"
        ]
      },
      "axis_interconnect_1_M00_AXIS": {
        "interface_ports": [
          "axis_interconnect_1/M00_AXIS",
          "axi_dma_0/S_AXIS_S2MM"
        ]
      },
      "noip_lvds_stream_0_fifo_read": {
        "interface_ports": [
          "noip_lvds_stream_0/fifo_read",
          "fifo_0/FIFO_READ"
        ]
      },
      "noip_lvds_stream_0_fifo_write": {
        "interface_ports": [
          "fifo_0/FIFO_WRITE",
          "noip_lvds_stream_0/fifo_write"
        ]
      },
      "noip_lvds_stream_1_M00_AXIS": {
        "interface_ports": [
          "noip_lvds_stream_1/M00_AXIS",
          "axis_interconnect_1/S01_AXIS"
        ]
      },
      "noip_lvds_stream_1_fifo_read": {
        "interface_ports": [
          "noip_lvds_stream_1/fifo_read",
          "fifo_1/FIFO_READ"
        ]
      },
      "noip_lvds_stream_1_fifo_write": {
        "interface_ports": [
          "noip_lvds_stream_1/fifo_write",
          "fifo_1/FIFO_WRITE"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "noip_ctrl_0/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "rgb_led_ctrl_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "axi_mem_intercon/ARESETN",
          "axis_interconnect_1/ARESETN",
          "axis_interconnect_0/ARESETN"
        ]
      },
      "Net": {
        "ports": [
          "hdmi_int",
          "hdmi_ctrl_0/hdmi_int"
        ]
      },
      "Net1": {
        "ports": [
          "I2C0_SDA",
          "iobuf_I2C0_SDA/IO"
        ]
      },
      "Net2": {
        "ports": [
          "I2C0_SCL",
          "iobuf_I2C0_SCL/IO"
        ]
      },
      "Net4": {
        "ports": [
          "selectio_reset_inverter/Res",
          "lvds_selectio_data_0/clk_reset",
          "lvds_selectio_data_0/io_reset",
          "lvds_selectio_data_1/io_reset",
          "lvds_selectio_data_1/clk_reset"
        ]
      },
      "hdmi_ctrl_0_hdmi_data": {
        "ports": [
          "hdmi_ctrl_0/hdmi_data",
          "hdmi_data"
        ]
      },
      "hdmi_ctrl_0_hdmi_de": {
        "ports": [
          "hdmi_ctrl_0/hdmi_de",
          "hdmi_de"
        ]
      },
      "hdmi_ctrl_0_hdmi_hsync": {
        "ports": [
          "hdmi_ctrl_0/hdmi_hsync",
          "hdmi_hsync"
        ]
      },
      "hdmi_ctrl_0_hdmi_pcl": {
        "ports": [
          "hdmi_ctrl_0/hdmi_pclk",
          "hdmi_pclk"
        ]
      },
      "hdmi_ctrl_0_hdmi_vsync": {
        "ports": [
          "hdmi_ctrl_0/hdmi_vsync",
          "hdmi_vsync"
        ]
      },
      "iobuf_I2C0_SCL_O": {
        "ports": [
          "iobuf_I2C0_SCL/O",
          "processing_system7_0/I2C0_SCL_I"
        ]
      },
      "lvds_clk_0_n_1": {
        "ports": [
          "lvds_clk_0_n",
          "lvds_selectio_data_0/clk_in_n"
        ]
      },
      "lvds_clk_0_p_1": {
        "ports": [
          "lvds_clk_0_p",
          "lvds_selectio_data_0/clk_in_p"
        ]
      },
      "lvds_clk_1_n_1": {
        "ports": [
          "lvds_clk_1_n",
          "lvds_selectio_data_1/clk_in_n"
        ]
      },
      "lvds_clk_1_p_1": {
        "ports": [
          "lvds_clk_1_p",
          "lvds_selectio_data_1/clk_in_p"
        ]
      },
      "lvds_data_0_concat_n_dout": {
        "ports": [
          "lvds_data_0_concat_n/dout",
          "lvds_selectio_data_0/data_in_from_pins_n"
        ]
      },
      "lvds_data_0_concat_p_dout": {
        "ports": [
          "lvds_data_0_concat_p/dout",
          "lvds_selectio_data_0/data_in_from_pins_p"
        ]
      },
      "lvds_data_1_concat_n_dout": {
        "ports": [
          "lvds_data_1_concat_n/dout",
          "lvds_selectio_data_1/data_in_from_pins_n"
        ]
      },
      "lvds_data_1_concat_p_dout": {
        "ports": [
          "lvds_data_1_concat_p/dout",
          "lvds_selectio_data_1/data_in_from_pins_p"
        ]
      },
      "lvds_dout0_0_n_1": {
        "ports": [
          "lvds_dout0_0_n",
          "lvds_data_0_concat_n/In0"
        ]
      },
      "lvds_dout0_0_p_1": {
        "ports": [
          "lvds_dout0_0_p",
          "lvds_data_0_concat_p/In0"
        ]
      },
      "lvds_dout0_1_n_1": {
        "ports": [
          "lvds_dout0_1_n",
          "lvds_data_1_concat_n/In0"
        ]
      },
      "lvds_dout0_1_p_1": {
        "ports": [
          "lvds_dout0_1_p",
          "lvds_data_1_concat_p/In0"
        ]
      },
      "lvds_dout1_0_n_1": {
        "ports": [
          "lvds_dout1_0_n",
          "lvds_data_0_concat_n/In1"
        ]
      },
      "lvds_dout1_0_p_1": {
        "ports": [
          "lvds_dout1_0_p",
          "lvds_data_0_concat_p/In1"
        ]
      },
      "lvds_dout1_1_n_1": {
        "ports": [
          "lvds_dout1_1_n",
          "lvds_data_1_concat_n/In1"
        ]
      },
      "lvds_dout1_1_p_1": {
        "ports": [
          "lvds_dout1_1_p",
          "lvds_data_1_concat_p/In1"
        ]
      },
      "lvds_dout2_0_n_1": {
        "ports": [
          "lvds_dout2_0_n",
          "lvds_data_0_concat_n/In2"
        ]
      },
      "lvds_dout2_0_p_1": {
        "ports": [
          "lvds_dout2_0_p",
          "lvds_data_0_concat_p/In2"
        ]
      },
      "lvds_dout2_1_n_1": {
        "ports": [
          "lvds_dout2_1_n",
          "lvds_data_1_concat_n/In2"
        ]
      },
      "lvds_dout2_1_p_1": {
        "ports": [
          "lvds_dout2_1_p",
          "lvds_data_1_concat_p/In2"
        ]
      },
      "lvds_dout3_0_n_1": {
        "ports": [
          "lvds_dout3_0_n",
          "lvds_data_0_concat_n/In3"
        ]
      },
      "lvds_dout3_0_p_1": {
        "ports": [
          "lvds_dout3_0_p",
          "lvds_data_0_concat_p/In3"
        ]
      },
      "lvds_dout3_1_n_1": {
        "ports": [
          "lvds_dout3_1_n",
          "lvds_data_1_concat_n/In3"
        ]
      },
      "lvds_dout3_1_p_1": {
        "ports": [
          "lvds_dout3_1_p",
          "lvds_data_1_concat_p/In3"
        ]
      },
      "lvds_selectio_data_0_clk_div_out": {
        "ports": [
          "lvds_selectio_data_0/clk_div_out",
          "noip_lvds_stream_0/lvds_clk_div",
          "fifo_0/clk"
        ]
      },
      "lvds_selectio_data_0_data_in_to_device": {
        "ports": [
          "lvds_selectio_data_0/data_in_to_device",
          "noip_lvds_stream_0/lvds_deserialized"
        ]
      },
      "lvds_selectio_data_1_clk_div_out": {
        "ports": [
          "lvds_selectio_data_1/clk_div_out",
          "noip_lvds_stream_1/lvds_clk_div",
          "fifo_1/clk"
        ]
      },
      "lvds_selectio_data_1_data_in_to_device": {
        "ports": [
          "lvds_selectio_data_1/data_in_to_device",
          "noip_lvds_stream_1/lvds_deserialized"
        ]
      },
      "lvds_sync_0_n_1": {
        "ports": [
          "lvds_sync_0_n",
          "lvds_data_0_concat_n/In4"
        ]
      },
      "lvds_sync_0_p_1": {
        "ports": [
          "lvds_sync_0_p",
          "lvds_data_0_concat_p/In4"
        ]
      },
      "lvds_sync_1_n_1": {
        "ports": [
          "lvds_sync_1_n",
          "lvds_data_1_concat_n/In4"
        ]
      },
      "lvds_sync_1_p_1": {
        "ports": [
          "lvds_sync_1_p",
          "lvds_data_1_concat_p/In4"
        ]
      },
      "monitor1_slice0_Dout": {
        "ports": [
          "monitor1_slice0/Dout",
          "noip_lvds_stream_0/monitor1"
        ]
      },
      "monitor1_slice1_Dout": {
        "ports": [
          "monitor1_slice1/Dout",
          "noip_lvds_stream_1/monitor1"
        ]
      },
      "my_iobuf_0_O": {
        "ports": [
          "iobuf_I2C0_SDA/O",
          "processing_system7_0/I2C0_SDA_I"
        ]
      },
      "noip_ctrl_0_clk_pll_out": {
        "ports": [
          "noip_ctrl_0/clk_pll_out",
          "noip_clk_pll"
        ]
      },
      "noip_ctrl_0_mosi": {
        "ports": [
          "noip_ctrl_0/mosi",
          "noip_mosi",
          "noip_mosi1"
        ]
      },
      "noip_ctrl_0_noip_reset_n": {
        "ports": [
          "noip_ctrl_0/noip_reset_n",
          "noip_rst_n"
        ]
      },
      "noip_ctrl_0_sck": {
        "ports": [
          "noip_ctrl_0/sck",
          "noip_sck",
          "noip_sck1"
        ]
      },
      "noip_ctrl_0_ss_n": {
        "ports": [
          "noip_ctrl_0/ss_n",
          "noip_ss"
        ]
      },
      "noip_ctrl_0_sw_enable_n": {
        "ports": [
          "noip_ctrl_0/sw_enable_n",
          "sw_enable_n"
        ]
      },
      "noip_ctrl_0_vdd18_toggle": {
        "ports": [
          "noip_ctrl_0/vdd18_toggle",
          "vdd18_toggle"
        ]
      },
      "noip_ctrl_0_vdd33_toggle": {
        "ports": [
          "noip_ctrl_0/vdd33_toggle",
          "vdd33_toggle"
        ]
      },
      "noip_ctrl_0_vddpix_toggle": {
        "ports": [
          "noip_ctrl_0/vddpix_toggle",
          "vddpix_toggle"
        ]
      },
      "noip_lvds_stream_0_bitslip": {
        "ports": [
          "noip_lvds_stream_0/bitslip",
          "lvds_selectio_data_0/bitslip"
        ]
      },
      "noip_lvds_stream_0_fifo_srst": {
        "ports": [
          "noip_lvds_stream_0/fifo_srst",
          "fifo_0/srst"
        ]
      },
      "noip_lvds_stream_0_trigger0": {
        "ports": [
          "noip_lvds_stream_0/trigger0",
          "trigger0_concat/In0"
        ]
      },
      "noip_lvds_stream_1_bitslip": {
        "ports": [
          "noip_lvds_stream_1/bitslip",
          "lvds_selectio_data_1/bitslip"
        ]
      },
      "noip_lvds_stream_1_fifo_srst": {
        "ports": [
          "noip_lvds_stream_1/fifo_srst",
          "fifo_1/srst"
        ]
      },
      "noip_lvds_stream_1_trigger0": {
        "ports": [
          "noip_lvds_stream_1/trigger0",
          "trigger0_concat/In1"
        ]
      },
      "noip_miso_1": {
        "ports": [
          "noip_miso",
          "noip_ctrl_0/miso"
        ]
      },
      "noip_monitor0_1": {
        "ports": [
          "noip_monitor0",
          "monitor0_slice0/Din",
          "monitor0_slice1/Din"
        ]
      },
      "noip_monitor1_1": {
        "ports": [
          "noip_monitor1",
          "monitor1_slice0/Din",
          "monitor1_slice1/Din"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/S01_ARESETN",
          "axi_mem_intercon/S02_ARESETN",
          "axi_dma_0/axi_resetn",
          "axis_interconnect_0/M00_AXIS_ARESETN",
          "axis_interconnect_0/M01_AXIS_ARESETN",
          "axis_interconnect_0/S00_AXIS_ARESETN",
          "axis_interconnect_1/M00_AXIS_ARESETN",
          "axis_interconnect_1/S00_AXIS_ARESETN",
          "axis_interconnect_1/S01_AXIS_ARESETN",
          "hdmi_ctrl_0/s00_axis_aresetn",
          "hdmi_ctrl_0/s01_axis_aresetn",
          "selectio_reset_inverter/Op1",
          "noip_lvds_stream_0/s00_axis_aresetn",
          "noip_lvds_stream_0/m00_axis_aresetn",
          "noip_lvds_stream_1/s00_axis_aresetn",
          "noip_lvds_stream_1/m00_axis_aresetn",
          "noip_ctrl_0/s00_axi_aresetn",
          "rgb_led_ctrl_0/s00_axi_aresetn",
          "ps7_0_axi_periph/M02_ARESETN"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "proc_sys_reset_0/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "axi_mem_intercon/M00_ACLK",
          "axi_mem_intercon/S00_ACLK",
          "axi_mem_intercon/ACLK",
          "axi_mem_intercon/S01_ACLK",
          "axi_mem_intercon/S02_ACLK",
          "axi_dma_0/s_axi_lite_aclk",
          "axi_dma_0/m_axi_s2mm_aclk",
          "axi_dma_0/m_axi_mm2s_aclk",
          "axi_dma_0/m_axi_sg_aclk",
          "axis_interconnect_0/M00_AXIS_ACLK",
          "axis_interconnect_0/M01_AXIS_ACLK",
          "axis_interconnect_0/S00_AXIS_ACLK",
          "axis_interconnect_1/ACLK",
          "axis_interconnect_1/M00_AXIS_ACLK",
          "axis_interconnect_1/S00_AXIS_ACLK",
          "axis_interconnect_1/S01_AXIS_ACLK",
          "hdmi_ctrl_0/s00_axis_aclk",
          "hdmi_ctrl_0/s01_axis_aclk",
          "noip_lvds_stream_0/s00_axis_aclk",
          "noip_lvds_stream_0/m00_axis_aclk",
          "noip_lvds_stream_1/s00_axis_aclk",
          "noip_lvds_stream_1/m00_axis_aclk",
          "noip_ctrl_0/s00_axi_aclk",
          "axis_interconnect_0/ACLK",
          "rgb_led_ctrl_0/s00_axi_aclk",
          "ps7_0_axi_periph/M02_ACLK"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "noip_ctrl_0/clk_72M_pll"
        ]
      },
      "processing_system7_0_FCLK_CLK2": {
        "ports": [
          "processing_system7_0/FCLK_CLK2",
          "noip_ctrl_0/clk_spi_in"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "processing_system7_0_FCLK_RESET1_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET1_N",
          "noip_ctrl_0/spi_rst_n"
        ]
      },
      "processing_system7_0_I2C0_SCL_O": {
        "ports": [
          "processing_system7_0/I2C0_SCL_O",
          "iobuf_I2C0_SCL/I"
        ]
      },
      "processing_system7_0_I2C0_SCL_T": {
        "ports": [
          "processing_system7_0/I2C0_SCL_T",
          "iobuf_I2C0_SCL/T"
        ]
      },
      "processing_system7_0_I2C0_SDA_O": {
        "ports": [
          "processing_system7_0/I2C0_SDA_O",
          "iobuf_I2C0_SDA/I"
        ]
      },
      "processing_system7_0_I2C0_SDA_T": {
        "ports": [
          "processing_system7_0/I2C0_SDA_T",
          "iobuf_I2C0_SDA/T"
        ]
      },
      "rgb_led_ctrl_0_blue_n": {
        "ports": [
          "rgb_led_ctrl_0/blue_n",
          "rgb_blue_n"
        ]
      },
      "rgb_led_ctrl_0_green_n": {
        "ports": [
          "rgb_led_ctrl_0/green_n",
          "rgb_green_n"
        ]
      },
      "rgb_led_ctrl_0_red_n": {
        "ports": [
          "rgb_led_ctrl_0/red_n",
          "rgb_red_n"
        ]
      },
      "trigger0_concat_dout": {
        "ports": [
          "trigger0_concat/dout",
          "noip_trigger"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "monitor0_slice0/Dout",
          "noip_lvds_stream_0/monitor0"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "monitor0_slice1/Dout",
          "noip_lvds_stream_1/monitor0"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_noip_ctrl_0_S00_AXI_reg": {
                "address_block": "/noip_ctrl_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C00000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_rgb_led_ctrl_0_S00_AXI_reg": {
                "address_block": "/rgb_led_ctrl_0/S00_AXI/S00_AXI_reg",
                "offset": "0x43C10000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              }
            }
          }
        }
      },
      "/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_SG": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}