0.7
2020.2
Oct 13 2023
20:47:58
C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/Step4.vhd,1709035253,vhdl,,,,bcd_to_7seg_decoder;clock_counter;tb_wrapper_timer_7seg;timer;wrapper_timer_7seg,,,,,,,,
C:/Universitet/3. Reliable System/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd,1708606246,vhdl,,,,seg7_ctler,,,,,,,,
