# ASIC SoC ML Accelerator Verification

## ğŸ§  Project Overview

This project demonstrates end-to-end **ASIC design and functional verification** of a lightweight **Machine Learning (ML) accelerator** integrated into a custom **System-on-Chip (SoC)**. The entire verification flow is implemented using **SystemVerilog**, **UVM (Universal Verification Methodology)**, and **Python** scripting for automation.


---

## ğŸ¯ Objectives

- âœ… Design a simplified ML accelerator (Matrix Multiply Unit)
- âœ… Integrate it into a RISC-V-based SoC (optional extension)
- âœ… Develop a functional SystemVerilog testbench
- âœ… Build a UVM-based verification environment
- âœ… Use Python for test automation and results validation
- âœ… Emulate the real-world design/verification process for Amazon ASICs

---

## ğŸ“ Directory Structure

```
asic-soc-ml-accelerator-verification/
â”œâ”€â”€ rtl/                        # RTL designs (SystemVerilog)
â”‚   â””â”€â”€ mma.v                  # Matrix Multiply Accelerator
â”œâ”€â”€ tb/                         # Testbenches
â”‚   â””â”€â”€ mma_tb.sv             # Functional testbench
â”œâ”€â”€ scripts/                    # Automation scripts
â”‚   â””â”€â”€ run_verilator.py      # Python-based test automation
â”œâ”€â”€ README.md                   # Project overview and setup
â”œâ”€â”€ Makefile                    # Simulation automation
â””â”€â”€ .gitignore
```

---

## ğŸš€ Technologies Used

- **SystemVerilog** â€“ RTL & testbench
- **UVM** â€“ Reusable verification environment (coming next)
- **Python** â€“ Test automation and data validation
- **Verilator** â€“ Open-source simulation
- **RISC-V Core** *(optional)* â€“ Integration with open-source CPU

---

## ğŸ’  How to Run (Coming Soon)

1. **Install Verilator**:
   ```bash
   sudo apt update
   sudo apt install -y verilator
   ```

2. **Run Python Test Generator**:
   ```bash
   python3 scripts/run_verilator.py
   ```

3. **Simulate using Makefile (WIP)**:
   ```bash
   make
   ```

> Detailed simulation and verification instructions will be added with the testbench and UVM flow.

---

## ğŸ“Œ Target Role

This project is part of a hardware-centric portfolio built specifically to match the **ASIC Design Verification Engineer** role at top Semiconductor Designing Companies of the world. It demonstrates my passion for:

- Hardware/software co-design
- ML accelerator design
- Functional verification using UVM
- Scripting and automation in hardware development

---

## ğŸ“¬ Contact

**Rehan Mohammed Qureshi**  
ğŸ“ Dallas, Texas, USA  
ğŸ“§ rehanq2200@gmail.com  
ğŸ”— [LinkedIn](http://www.linkedin.com/in/rehanq-tech)

---
