

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_7'
================================================================
* Date:           Thu Apr 13 22:47:54 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Latency
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.063 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        5|     2064| 50.000 ns | 20.640 us |    5|  2064|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |        4|     2062|  4 ~ 515 |          -|          -|  1 ~ 4  |    no    |
        | + Loop 1.1  |        2|      513|         2|          -|          -| 1 ~ 256 |    no    |
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     160|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      63|    -|
|Register         |        -|      -|      52|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      52|     223|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln300_fu_147_p2   |     +    |      0|  0|  19|          12|          12|
    |i_5_fu_137_p2         |     +    |      0|  0|  16|           9|           1|
    |i_fu_113_p2           |     +    |      0|  0|  12|           3|           1|
    |t_2_fu_185_p2         |     -    |      0|  0|  39|          32|          32|
    |and_ln301_fu_179_p2   |    and   |      0|  0|  32|          32|          32|
    |icmp_ln298_fu_131_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln303_fu_191_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln325_fu_107_p2  |   icmp   |      0|  0|   9|           3|           4|
    |t_fu_165_p3           |  select  |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 160|         133|         126|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_phi_mux_p_0_phi_fu_95_p4  |   9|          2|    1|          2|
    |ap_return                    |   9|          2|    1|          2|
    |i_0_i_reg_80                 |   9|          2|    9|         18|
    |i_0_reg_69                   |   9|          2|    3|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  63|         13|   15|         33|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   4|   0|    4|          0|
    |ap_return_preg      |   1|   0|    1|          0|
    |bound_cast_reg_196  |  18|   0|   32|         14|
    |i_0_i_reg_80        |   9|   0|    9|          0|
    |i_0_reg_69          |   3|   0|    3|          0|
    |i_5_reg_218         |   9|   0|    9|          0|
    |i_reg_205           |   3|   0|    3|          0|
    |icmp_ln325_reg_201  |   1|   0|    1|          0|
    |p_0_reg_91          |   1|   0|    1|          0|
    |zext_ln287_reg_210  |   3|   0|   12|          9|
    +--------------------+----+----+-----+-----------+
    |Total               |  52|   0|   75|         23|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.7 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.7 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.7 | return value |
|ap_done                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.7 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.7 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | pqcrystals_dilithium.7 | return value |
|ap_return              | out |    1| ap_ctrl_hs | pqcrystals_dilithium.7 | return value |
|v_vec_coeffs_address0  | out |   10|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |      v_vec_coeffs      |     array    |
|bound                  |  in |   18|   ap_none  |          bound         |    scalar    |
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bound_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %bound)"   --->   Operation 5 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bound_cast = zext i18 %bound_read to i32"   --->   Operation 6 'zext' 'bound_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %pqcrystals_dilithium2_ref_poly_chknorm.exit" [dilithium2/polyvec.c:325]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %pqcrystals_dilithium2_ref_poly_chknorm.exit.loopexit ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.00ns)   --->   "%icmp_ln325 = icmp eq i3 %i_0, -4" [dilithium2/polyvec.c:325]   --->   Operation 9 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2)"   --->   Operation 10 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [dilithium2/polyvec.c:325]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln325, label %._crit_edge.loopexit5, label %.preheader.i.preheader" [dilithium2/polyvec.c:325]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 0)" [dilithium2/poly.c:300->dilithium2/polyvec.c:326]   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i11 %tmp to i12" [dilithium2/poly.c:287->dilithium2/polyvec.c:326]   --->   Operation 14 'zext' 'zext_ln287' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.35ns)   --->   "br label %.preheader.i" [dilithium2/poly.c:298->dilithium2/polyvec.c:326]   --->   Operation 15 'br' <Predicate = (!icmp_ln325)> <Delay = 1.35>
ST_2 : Operation 16 [1/1] (1.35ns)   --->   "br label %._crit_edge"   --->   Operation 16 'br' <Predicate = (icmp_ln325)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %.preheader.i.preheader ], [ %i_5, %1 ]"   --->   Operation 17 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.34ns)   --->   "%icmp_ln298 = icmp eq i9 %i_0_i, -256" [dilithium2/poly.c:298->dilithium2/polyvec.c:326]   --->   Operation 18 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128)"   --->   Operation 19 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.73ns)   --->   "%i_5 = add i9 %i_0_i, 1" [dilithium2/poly.c:298->dilithium2/polyvec.c:326]   --->   Operation 20 'add' 'i_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln298, label %pqcrystals_dilithium2_ref_poly_chknorm.exit.loopexit, label %1" [dilithium2/poly.c:298->dilithium2/polyvec.c:326]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i9 %i_0_i to i12" [dilithium2/poly.c:300->dilithium2/polyvec.c:326]   --->   Operation 22 'zext' 'zext_ln300' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.76ns)   --->   "%add_ln300 = add i12 %zext_ln287, %zext_ln300" [dilithium2/poly.c:300->dilithium2/polyvec.c:326]   --->   Operation 23 'add' 'add_ln300' <Predicate = (!icmp_ln298)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i12 %add_ln300 to i64" [dilithium2/poly.c:300->dilithium2/polyvec.c:326]   --->   Operation 24 'zext' 'zext_ln300_1' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %zext_ln300_1" [dilithium2/poly.c:300->dilithium2/polyvec.c:326]   --->   Operation 25 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:300->dilithium2/polyvec.c:326]   --->   Operation 26 'load' 'v_vec_coeffs_load' <Predicate = (!icmp_ln298)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %pqcrystals_dilithium2_ref_poly_chknorm.exit"   --->   Operation 27 'br' <Predicate = (icmp_ln298)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.06>
ST_4 : Operation 28 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [dilithium2/poly.c:300->dilithium2/polyvec.c:326]   --->   Operation 28 'load' 'v_vec_coeffs_load' <Predicate = (!icmp_ln325)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %v_vec_coeffs_load, i32 31)" [dilithium2/poly.c:300->dilithium2/polyvec.c:326]   --->   Operation 29 'bitselect' 'tmp_3' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%t = select i1 %tmp_3, i32 -1, i32 0" [dilithium2/poly.c:300->dilithium2/polyvec.c:326]   --->   Operation 30 'select' 't' <Predicate = (!icmp_ln325)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%shl_ln301 = shl i32 %v_vec_coeffs_load, 1" [dilithium2/poly.c:301->dilithium2/polyvec.c:326]   --->   Operation 31 'shl' 'shl_ln301' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%and_ln301 = and i32 %shl_ln301, %t" [dilithium2/poly.c:301->dilithium2/polyvec.c:326]   --->   Operation 32 'and' 'and_ln301' <Predicate = (!icmp_ln325)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (2.18ns) (out node of the LUT)   --->   "%t_2 = sub nsw i32 %v_vec_coeffs_load, %and_ln301" [dilithium2/poly.c:301->dilithium2/polyvec.c:326]   --->   Operation 33 'sub' 't_2' <Predicate = (!icmp_ln325)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (2.11ns)   --->   "%icmp_ln303 = icmp slt i32 %t_2, %bound_cast" [dilithium2/poly.c:303->dilithium2/polyvec.c:326]   --->   Operation 34 'icmp' 'icmp_ln303' <Predicate = (!icmp_ln325)> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %.preheader.i, label %._crit_edge.loopexit" [dilithium2/poly.c:303->dilithium2/polyvec.c:326]   --->   Operation 35 'br' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.35ns)   --->   "br label %._crit_edge"   --->   Operation 36 'br' <Predicate = (!icmp_ln325 & !icmp_ln303)> <Delay = 1.35>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %._crit_edge.loopexit ], [ false, %._crit_edge.loopexit5 ]"   --->   Operation 37 'phi' 'p_0' <Predicate = (!icmp_ln303) | (icmp_ln325)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "ret i1 %p_0" [dilithium2/polyvec.c:330]   --->   Operation 38 'ret' <Predicate = (!icmp_ln303) | (icmp_ln325)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bound_read            (read             ) [ 00000]
bound_cast            (zext             ) [ 00111]
br_ln325              (br               ) [ 01111]
i_0                   (phi              ) [ 00100]
icmp_ln325            (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
i                     (add              ) [ 01111]
br_ln325              (br               ) [ 00000]
tmp                   (bitconcatenate   ) [ 00000]
zext_ln287            (zext             ) [ 00011]
br_ln298              (br               ) [ 00111]
br_ln0                (br               ) [ 00111]
i_0_i                 (phi              ) [ 00010]
icmp_ln298            (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
i_5                   (add              ) [ 00111]
br_ln298              (br               ) [ 00000]
zext_ln300            (zext             ) [ 00000]
add_ln300             (add              ) [ 00000]
zext_ln300_1          (zext             ) [ 00000]
v_vec_coeffs_addr     (getelementptr    ) [ 00101]
br_ln0                (br               ) [ 01111]
v_vec_coeffs_load     (load             ) [ 00000]
tmp_3                 (bitselect        ) [ 00000]
t                     (select           ) [ 00000]
shl_ln301             (shl              ) [ 00000]
and_ln301             (and              ) [ 00000]
t_2                   (sub              ) [ 00000]
icmp_ln303            (icmp             ) [ 00111]
br_ln303              (br               ) [ 00111]
br_ln0                (br               ) [ 00000]
p_0                   (phi              ) [ 00001]
ret_ln330             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="bound_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="18" slack="0"/>
<pin id="52" dir="0" index="1" bw="18" slack="0"/>
<pin id="53" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="v_vec_coeffs_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="12" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_vec_coeffs_load/3 "/>
</bind>
</comp>

<comp id="69" class="1005" name="i_0_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="1"/>
<pin id="71" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_0_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="i_0_i_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="1"/>
<pin id="82" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_0_i_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="9" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="91" class="1005" name="p_0_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="2"/>
<pin id="93" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_0_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="1" slack="2"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="bound_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="18" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln325_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="3" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln325/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="3" slack="0"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln287_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln298_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="9" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln298/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_5_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln300_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="0"/>
<pin id="145" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln300_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="1"/>
<pin id="149" dir="0" index="1" bw="9" slack="0"/>
<pin id="150" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln300_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300_1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="t_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="shl_ln301_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln301/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="and_ln301_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln301/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="t_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_2/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln303_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="3"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="bound_cast_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="3"/>
<pin id="198" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="bound_cast "/>
</bind>
</comp>

<comp id="201" class="1005" name="icmp_ln325_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="2"/>
<pin id="203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln325 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="210" class="1005" name="zext_ln287_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="1"/>
<pin id="212" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln287 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_5_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="223" class="1005" name="v_vec_coeffs_addr_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="1"/>
<pin id="225" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="34" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="48" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="46" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="91" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="106"><net_src comp="50" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="73" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="73" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="73" pin="4"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="84" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="84" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="84" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="147" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="63" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="63" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="165" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="63" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="103" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="204"><net_src comp="107" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="113" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="213"><net_src comp="127" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="221"><net_src comp="137" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="226"><net_src comp="56" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pqcrystals_dilithium.7 : v_vec_coeffs | {3 4 }
	Port: pqcrystals_dilithium.7 : bound | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln325 : 1
		i : 1
		br_ln325 : 2
		tmp : 1
		zext_ln287 : 2
	State 3
		icmp_ln298 : 1
		i_5 : 1
		br_ln298 : 2
		zext_ln300 : 1
		add_ln300 : 2
		zext_ln300_1 : 3
		v_vec_coeffs_addr : 4
		v_vec_coeffs_load : 5
	State 4
		tmp_3 : 1
		t : 2
		shl_ln301 : 1
		and_ln301 : 3
		t_2 : 3
		icmp_ln303 : 4
		br_ln303 : 5
		p_0 : 1
		ret_ln330 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |        i_fu_113       |    0    |    12   |
|    add   |       i_5_fu_137      |    0    |    16   |
|          |    add_ln300_fu_147   |    0    |    18   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln325_fu_107   |    0    |    9    |
|   icmp   |   icmp_ln298_fu_131   |    0    |    13   |
|          |   icmp_ln303_fu_191   |    0    |    18   |
|----------|-----------------------|---------|---------|
|    sub   |       t_2_fu_185      |    0    |    39   |
|----------|-----------------------|---------|---------|
|  select  |        t_fu_165       |    0    |    32   |
|----------|-----------------------|---------|---------|
|    and   |    and_ln301_fu_179   |    0    |    32   |
|----------|-----------------------|---------|---------|
|   read   | bound_read_read_fu_50 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   bound_cast_fu_103   |    0    |    0    |
|   zext   |   zext_ln287_fu_127   |    0    |    0    |
|          |   zext_ln300_fu_143   |    0    |    0    |
|          |  zext_ln300_1_fu_152  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       tmp_fu_119      |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|      tmp_3_fu_157     |    0    |    0    |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln301_fu_173   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   189   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    bound_cast_reg_196   |   32   |
|       i_0_i_reg_80      |    9   |
|        i_0_reg_69       |    3   |
|       i_5_reg_218       |    9   |
|        i_reg_205        |    3   |
|    icmp_ln325_reg_201   |    1   |
|        p_0_reg_91       |    1   |
|v_vec_coeffs_addr_reg_223|   10   |
|    zext_ln287_reg_210   |   12   |
+-------------------------+--------+
|          Total          |   80   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||   1.35  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   189  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   80   |   198  |
+-----------+--------+--------+--------+
