<stg><name>memcachedPipeline_demux</name>


<trans_list>

<trans id="185" from="1" to="2">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="2" op_0_bw="2">
<![CDATA[
codeRepl:22  %demuxState_load = load i2* @demuxState, align 1

]]></node>
<StgValue><ssdm name="demuxState_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="2" op_0_bw="2">
<![CDATA[
codeRepl:23  %wordCounter_V_load = load i2* @wordCounter_V, align 1

]]></node>
<StgValue><ssdm name="wordCounter_V_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:24  %valueLength_V_load = load i16* @valueLength_V, align 2

]]></node>
<StgValue><ssdm name="valueLength_V_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
codeRepl:25  switch i2 %demuxState_load, label %._crit_edge530 [
    i2 0, label %0
    i2 -2, label %13
    i2 1, label %18
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:0  %tmp_9 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @accCtrl2demux_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:1  %metadataWrWord_keyValid_V_6 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_9, i32 125)

]]></node>
<StgValue><ssdm name="metadataWrWord_keyValid_V_6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:2  %metadataWrWord_valueValid_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_9, i32 126)

]]></node>
<StgValue><ssdm name="metadataWrWord_valueValid_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:3  %metadataWrWord_EOP_V_4 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_9, i32 127)

]]></node>
<StgValue><ssdm name="metadataWrWord_EOP_V_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %setData_data_V_4 = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp_9, i32 128, i32 191)

]]></node>
<StgValue><ssdm name="setData_data_V_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_V = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp_9, i32 192, i32 255)

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:6  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %wordCounter_V_load, i32 1)

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_86, label %._crit_edge546, label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="128" op_0_bw="256">
<![CDATA[
:0  %tmp_10 = trunc i256 %tmp_9 to i128

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %tmp_s = add i2 1, %wordCounter_V_load

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 %tmp_s, i2* @wordCounter_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge546:0  br i1 %metadataWrWord_keyValid_V_6, label %20, label %._crit_edge547

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge547:0  %tmp_59 = icmp ult i16 %valueLength_V_load, 9

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge547:1  br i1 %tmp_59, label %._crit_edge548, label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_61 = add i16 %valueLength_V_load, -8

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_61, i16* @valueLength_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge548

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge548:1  br i1 %metadataWrWord_valueValid_V, label %22, label %._crit_edge549

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge549:0  br i1 %metadataWrWord_EOP_V_4, label %23, label %._crit_edge550

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="metadataWrWord_EOP_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @demuxState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:0  %tmp_27 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @accCtrl2demux_V, i32 1) nounwind

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_27, label %14, label %._crit_edge542

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:0  %tmp_7 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @accCtrl2demux_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:1  %metadataWrWord_keyValid_V_5 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_7, i32 125)

]]></node>
<StgValue><ssdm name="metadataWrWord_keyValid_V_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:2  %metadataWrWord_EOP_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_7, i32 127)

]]></node>
<StgValue><ssdm name="metadataWrWord_EOP_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_V_17 = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp_7, i32 192, i32 255)

]]></node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:4  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %wordCounter_V_load, i32 1)

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_92, label %._crit_edge543, label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="128" op_0_bw="256">
<![CDATA[
:0  %tmp_8 = trunc i256 %tmp_7 to i128

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %tmp_58 = add i2 1, %wordCounter_V_load

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 %tmp_58, i2* @wordCounter_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge543:0  br i1 %metadataWrWord_keyValid_V_5, label %16, label %._crit_edge544

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge544:0  br i1 %metadataWrWord_EOP_V, label %17, label %._crit_edge545

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
<literal name="metadataWrWord_EOP_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @demuxState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @accCtrl2demux_V, i32 1) nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge531

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:0  %tmp272 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @accCtrl2demux_V) nounwind

]]></node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="124" op_0_bw="256">
<![CDATA[
:1  %p_Val2_s = trunc i256 %tmp272 to i124

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:2  %metadataWrWord_SOP_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp272, i32 124)

]]></node>
<StgValue><ssdm name="metadataWrWord_SOP_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:3  %metadataWrWord_keyValid_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp272, i32 125)

]]></node>
<StgValue><ssdm name="metadataWrWord_keyValid_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %setData_data_V = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp272, i32 128, i32 191)

]]></node>
<StgValue><ssdm name="setData_data_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_V_18 = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp272, i32 192, i32 255)

]]></node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %metadataWrWord_SOP_V, label %2, label %._crit_edge532

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 1, i2* @wordCounter_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:1  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp272, i32 112)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_94, label %._crit_edge533, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp272, i32 104, i32 111)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_96 = icmp eq i8 %p_Result_s, 8

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_97 = icmp eq i8 %p_Result_s, 4

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp_98 = or i1 %tmp_97, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_98, label %._crit_edge533, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_60 = icmp eq i8 %p_Result_s, 0

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_60, label %7, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_63 = icmp eq i8 %p_Result_s, 1

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_63, label %._crit_edge540, label %._crit_edge539

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="3" op_0_bw="3" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge540:0  %tmp_34 = call i3 @_ssdm_op_PartSelect.i3.i256.i32.i32(i256 %tmp272, i32 125, i32 127)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge540:3  %setMd_address_V = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp272, i32 72, i32 103)

]]></node>
<StgValue><ssdm name="setMd_address_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge540:4  %setMd_length_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %tmp272, i32 8, i32 20)

]]></node>
<StgValue><ssdm name="setMd_length_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="12" op_0_bw="12" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge540:7  %p_Result_1 = call i12 @_ssdm_op_PartSelect.i12.i256.i32.i32(i256 %tmp272, i32 8, i32 19)

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge540:8  %tmp_EOP_V_1 = icmp ult i12 %p_Result_1, 9

]]></node>
<StgValue><ssdm name="tmp_EOP_V_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge540:9  %tmp_64 = add i12 %p_Result_1, -8

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge540:10  %storemerge = select i1 %tmp_EOP_V_1, i12 %p_Result_1, i12 %tmp_64

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge540:11  %storemerge_cast = zext i12 %storemerge to i16

]]></node>
<StgValue><ssdm name="storemerge_cast"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge540:12  store i16 %storemerge_cast, i16* @valueLength_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge540:15  br i1 %metadataWrWord_keyValid_V, label %10, label %._crit_edge541

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge541:0  store i2 1, i2* @demuxState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="3" op_0_bw="3" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i256.i32.i32(i256 %tmp272, i32 125, i32 127)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %getMd_address_V = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp272, i32 72, i32 103)

]]></node>
<StgValue><ssdm name="getMd_address_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %getMd_length_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %tmp272, i32 8, i32 20)

]]></node>
<StgValue><ssdm name="getMd_length_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %metadataWrWord_keyValid_V, label %8, label %._crit_edge538

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge538:0  store i2 -2, i2* @demuxState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="3" op_0_bw="3" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge533:0  %tmp_32 = call i3 @_ssdm_op_PartSelect.i3.i256.i32.i32(i256 %tmp272, i32 125, i32 127)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge533:3  br i1 %metadataWrWord_keyValid_V, label %4, label %._crit_edge536

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
</and_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_98" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp272, i32 104, i32 111)

]]></node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
</and_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_98" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_62 = icmp eq i8 %p_Result_9, 8

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
</and_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_98" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_62, label %._crit_edge536, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge536:0  store i2 -2, i2* @demuxState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1530, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1531, [1 x i8]* @str1531, [8 x i8]* @str1530) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1526, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1527, [1 x i8]* @str1527, [8 x i8]* @str1526) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1522, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1523, [1 x i8]* @str1523, [8 x i8]* @str1522) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1518, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1519, [1 x i8]* @str1519, [8 x i8]* @str1518) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1514, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1515, [1 x i8]* @str1515, [8 x i8]* @str1514) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1510, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1511, [1 x i8]* @str1511, [8 x i8]* @str1510) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @str1506, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1507, [1 x i8]* @str1507, [8 x i8]* @str1506) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i64* @keyBuffer_V_V, [8 x i8]* @str1494, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1495, [1 x i8]* @str1495, [8 x i8]* @str1494)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1490, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1491, [1 x i8]* @str1491, [8 x i8]* @str1490) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1486, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1487, [1 x i8]* @str1487, [8 x i8]* @str1486) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1482, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1483, [1 x i8]* @str1483, [8 x i8]* @str1482) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1478, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1479, [1 x i8]* @str1479, [8 x i8]* @str1478) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1474, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1475, [1 x i8]* @str1475, [8 x i8]* @str1474) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i45* @demux2getPath_V, [8 x i8]* @str1470, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1471, [1 x i8]* @str1471, [8 x i8]* @str1470) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i45* @demux2getPath_V, [8 x i8]* @str1466, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1467, [1 x i8]* @str1467, [8 x i8]* @str1466) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i45* @demux2setPathMetadata_V, [8 x i8]* @str1462, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1463, [1 x i8]* @str1463, [8 x i8]* @str1462) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i45* @demux2setPathMetadata_V, [8 x i8]* @str1458, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1459, [1 x i8]* @str1459, [8 x i8]* @str1458) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i66* @demux2setPathValue_V, [8 x i8]* @str1450, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1451, [1 x i8]* @str1451, [8 x i8]* @str1450) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i66* @demux2setPathValue_V, [8 x i8]* @str1446, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1447, [1 x i8]* @str1447, [8 x i8]* @str1446) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i66* @demux2setPathValue_V, [8 x i8]* @str1442, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1443, [1 x i8]* @str1443, [8 x i8]* @str1442) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str127, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1128, [1 x i8]* @p_str1128, [1 x i8]* @p_str1128) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1128) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @metadataBuffer_V, i128 %tmp_10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="tmp_86" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge546

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="metadataWrWord_keyValid_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V, i64 %tmp_V) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="metadataWrWord_keyValid_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge547

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge548:0  %tmp_EOP_V_11 = phi i1 [ false, %21 ], [ true, %._crit_edge547 ]

]]></node>
<StgValue><ssdm name="tmp_EOP_V_11"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="metadataWrWord_valueValid_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="66" op_0_bw="66" op_1_bw="1" op_2_bw="1" op_3_bw="64">
<![CDATA[
:0  %tmp_11 = call i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i64(i1 %tmp_EOP_V_11, i1 false, i64 %setData_data_V_4)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="metadataWrWord_valueValid_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* @demux2setPathValue_V, i66 %tmp_11) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="metadataWrWord_valueValid_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge549

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
<literal name="metadataWrWord_EOP_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge550

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="demuxState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge550:0  br label %._crit_edge530

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @metadataBuffer_V, i128 %tmp_8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
<literal name="metadataWrWord_keyValid_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V, i64 %tmp_V_17) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
<literal name="metadataWrWord_keyValid_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge544

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
<literal name="metadataWrWord_EOP_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge545

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge545:0  br label %._crit_edge542

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="demuxState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge542:0  br label %._crit_edge530

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="128" op_0_bw="128" op_1_bw="3" op_2_bw="1" op_3_bw="124">
<![CDATA[
._crit_edge540:1  %tmp_4 = call i128 @_ssdm_op_BitConcatenate.i128.i3.i1.i124(i3 %tmp_34, i1 true, i124 %p_Val2_s)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge540:2  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @metadataBuffer_V, i128 %tmp_4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="45" op_0_bw="45" op_1_bw="13" op_2_bw="32">
<![CDATA[
._crit_edge540:5  %tmp_5 = call i45 @_ssdm_op_BitConcatenate.i45.i13.i32(i13 %setMd_length_V, i32 %setMd_address_V)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="45">
<![CDATA[
._crit_edge540:6  call void @_ssdm_op_Write.ap_fifo.volatile.i45P(i45* @demux2setPathMetadata_V, i45 %tmp_5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="66" op_0_bw="66" op_1_bw="1" op_2_bw="1" op_3_bw="64">
<![CDATA[
._crit_edge540:13  %tmp_6 = call i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i64(i1 %tmp_EOP_V_1, i1 true, i64 %setData_data_V)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
._crit_edge540:14  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* @demux2setPathValue_V, i66 %tmp_6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V, i64 %tmp_V_18) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge541

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge541:1  br label %._crit_edge539

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge539:0  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="128" op_0_bw="128" op_1_bw="3" op_2_bw="1" op_3_bw="124">
<![CDATA[
:1  %tmp_2 = call i128 @_ssdm_op_BitConcatenate.i128.i3.i1.i124(i3 %tmp_33, i1 true, i124 %p_Val2_s)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @metadataBuffer_V, i128 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="45" op_0_bw="45" op_1_bw="13" op_2_bw="32">
<![CDATA[
:5  %tmp_3 = call i45 @_ssdm_op_BitConcatenate.i45.i13.i32(i13 %getMd_length_V, i32 %getMd_address_V)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="45">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i45P(i45* @demux2getPath_V, i45 %tmp_3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V, i64 %tmp_V_18) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge538

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge538:1  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="128" op_0_bw="128" op_1_bw="3" op_2_bw="1" op_3_bw="124">
<![CDATA[
._crit_edge533:1  %tmp_1 = call i128 @_ssdm_op_BitConcatenate.i128.i3.i1.i124(i3 %tmp_32, i1 true, i124 %p_Val2_s)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge533:2  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @metadataBuffer_V, i128 %tmp_1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
<literal name="tmp_62" val="0"/>
</and_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_98" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V, i64 %tmp_V_18) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
<literal name="tmp_62" val="0"/>
</and_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_98" val="1"/>
<literal name="metadataWrWord_keyValid_V" val="1"/>
<literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge536

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge536:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="metadataWrWord_SOP_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge532

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge532:0  br label %._crit_edge531

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="demuxState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge531:0  br label %._crit_edge530

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0">
<![CDATA[
._crit_edge530:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
