V 53
K 133777453000 test_sample_hold
F Case
Y 0
D 0 0 1700 1100
Z 1
i 37
N 37
J 1230 650 1
J 1070 650 2
S 2 1
L 1170 650 10 0 3 0 1 0 Z1
N 19
J 910 640 2
J 690 560 3
J 910 560 2
J 690 640 5
J 570 730 2
J 690 730 3
J 690 680 5
J 700 680 2
S 4 1
S 2 3
S 2 4
S 4 7
S 5 6
L 660 730 10 0 3 0 1 0 CLK
S 7 6
S 7 8
I 1 SAMPLE_HOLD 1 700 650 0 1 '
|R 14:58_4-5-18
C 9 3 1 0
C 19 8 2 0
C 30 6 3 0
I 2 Electrical:GROUND 1 600 550 0 1 '
|R 18:15_4-18-03
C 13 1 1 0
N 9
J 600 670 2
J 600 690 3
J 700 690 2
S 1 2
S 2 3
L 650 690 10 0 3 0 1 0 VIN
N 13
J 600 550 2
J 600 570 2
S 1 2
I 5 Digital:CLOCK 1 480 710 0 1 '
|R 14:51_9-11-03
A 480 700 8 0 4 0 VHDL=EDULIB.CLOCK(IDEAL)
A 480 700 10 0 3 0 PINORDER=CLK_OUT
A 480 700 10 0 3 0 VHDL_GENERIC_PERIOD=TIME:=20 MS
L 480 750 10 0 3 0 1 0 CLOCK1
A 480 670 10 0 3 3 REFDES=CLOCK?
C 19 5 1 0
I 3 Electrical:V_SINE 1 600 670 0 1 '
|R 14:46_4-22-03
A 575 560 8 0 1 0 VHDL=EDULIB.V_SINE(IDEAL)
A 575 560 10 0 3 0 VHDL_GENERIC_AMPLITUDE=VOLTAGE:=1.0
A 575 560 10 0 3 0 VHDL_GENERIC_FREQ=REAL:=1.0
L 570 670 10 0 3 0 1 0 V_SINE1
A 600 630 10 0 3 3 REFDES=V_SINE?
C 13 2 2 0
C 9 1 1 0
N 30
J 1240 690 1
J 910 650 2
J 880 570 3
J 880 650 5
J 880 690 5
J 860 690 2
J 910 570 2
S 5 1
L 1170 690 10 0 3 0 1 0 Z0
S 4 2
S 4 5
S 6 5
S 3 7
S 3 4
N 35
J 1230 570 1
J 1070 570 2
S 2 1
L 1140 570 10 0 3 0 1 0 Z2
I 23 ZDELAY 1 910 530 0 1 '
|R 15:43_4-5-18
A 910 520 10 0 3 0 VHDL_GENERIC_COUNT=INTEGER:=2
A 910 520 10 0 3 0 VHDL=WORK.ZDELAY(DEFAULT)
C 30 7 1 0
C 19 3 2 0
C 35 2 3 0
I 36 ZDELAY 1 910 610 0 1 '
|R 15:43_4-5-18
A 910 600 10 0 3 0 VHDL_GENERIC_COUNT=INTEGER:=1
A 910 600 10 0 3 0 VHDL=WORK.ZDELAY(DEFAULT)
C 30 2 1 0
C 19 1 2 0
C 37 2 3 0
E
