{"Source Block": ["oh/elink/dv/elink_e16_model.v@1561:1571@HdlStmAssign", "   always @ (posedge rxi_lclk)\n     if(~frame_reg)            //will stop sampling when byte0 is received\n       rd_tran <= rxi_data[7];\n\n   //# frame rising edge detection\n   assign new_tran = my_tran & frame_reg & ~frame_reg_del;\n\n   //# bytes packaging into short words + new transaction indication\n   assign fifo_data_in[2*LW:0] = {new_tran,data_even_reg[LW-1:0],data_odd_reg[LW-1:0]};\n\n   //###############################################################################\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[1566, "   assign new_tran = my_tran & frame_reg & ~frame_reg_del;\n"]], "Add": [[1566, "   input \t    c0_emesh_wait_in;  // wait\n"], [1566, "   input \t    c3_emesh_wait_in;  // wait\n"], [1566, "   input \t    c0_mesh_wait_in;   // wait\n"], [1566, "   input \t    c3_mesh_wait_in;   // wait\n"], [1566, "   input \t    c0_rdmesh_wait_in; // wait\n"], [1566, "   input \t    c1_rdmesh_wait_in; // wait\n"], [1566, "   input \t    c2_rdmesh_wait_in; // wait\n"], [1566, "   input \t    c3_rdmesh_wait_in; // wait\n"]]}}