/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  reg [8:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_5z[3] ? celloutsig_0_2z : in_data[62];
  assign celloutsig_1_7z = celloutsig_1_5z ? celloutsig_1_5z : celloutsig_1_1z;
  assign celloutsig_1_18z = ~(celloutsig_1_2z[1] & celloutsig_1_10z);
  assign celloutsig_1_10z = ~(celloutsig_1_2z[1] & celloutsig_1_0z);
  assign celloutsig_1_1z = ~in_data[111];
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_1z) & celloutsig_1_0z);
  assign celloutsig_0_11z = celloutsig_0_9z | ~(celloutsig_0_1z[2]);
  assign celloutsig_0_10z = { celloutsig_0_5z[5:2], celloutsig_0_2z } & { celloutsig_0_5z[7:4], celloutsig_0_6z };
  assign celloutsig_1_6z = { in_data[184:180], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } & { in_data[113:112], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_5z[4], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_6z } / { 1'h1, celloutsig_0_16z[10:7] };
  assign celloutsig_0_17z = { celloutsig_0_1z[8:4], celloutsig_0_10z } >= { celloutsig_0_1z[8:1], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[123] & ~(in_data[115]);
  assign celloutsig_1_3z = celloutsig_1_0z & ~(celloutsig_1_2z[1]);
  assign celloutsig_0_16z = { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z } % { 1'h1, in_data[47:40], celloutsig_0_10z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } % { 1'h1, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_0z ? { celloutsig_0_1z[4:1], 1'h1, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } : celloutsig_0_1z[8:1];
  assign celloutsig_0_0z = in_data[11:5] !== in_data[67:61];
  assign celloutsig_0_7z = { celloutsig_0_1z[8:2], celloutsig_0_0z } | in_data[48:41];
  assign celloutsig_0_14z = in_data[41:36] | celloutsig_0_5z[5:0];
  assign celloutsig_0_9z = & celloutsig_0_1z;
  assign celloutsig_0_2z = | celloutsig_0_1z[6:2];
  assign celloutsig_1_5z = | { in_data[162:157], celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[76] & celloutsig_0_0z;
  assign celloutsig_0_4z = celloutsig_0_0z & celloutsig_0_1z[2];
  assign celloutsig_0_20z = { in_data[40:35], celloutsig_0_4z } >> celloutsig_0_15z;
  assign celloutsig_1_19z = celloutsig_1_6z[2:0] >>> { celloutsig_1_8z[1:0], celloutsig_1_10z };
  assign celloutsig_0_15z = { celloutsig_0_14z, celloutsig_0_3z } >>> celloutsig_0_7z[6:0];
  assign celloutsig_1_2z = { in_data[176:175], celloutsig_1_1z, celloutsig_1_1z } ~^ in_data[146:143];
  always_latch
    if (clkin_data[64]) celloutsig_0_1z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_1z = in_data[80:72];
  assign { out_data[128], out_data[98:96], out_data[36:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
