#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1166-g668f9850)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55b27bb422b0 .scope module, "Operator" "Operator" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "value";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetB";
    .port_info 3 /INPUT 64 "input1";
    .port_info 4 /INPUT 64 "input2";
    .port_info 5 /INPUT 3 "type";
o0x7f30f6279018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b27bb66c00_0 .net "clk", 0 0, o0x7f30f6279018;  0 drivers
o0x7f30f6279048 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b27bb74b20_0 .net "input1", 63 0, o0x7f30f6279048;  0 drivers
o0x7f30f6279078 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b27bb751b0_0 .net "input2", 63 0, o0x7f30f6279078;  0 drivers
o0x7f30f62790a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b27bb73d30_0 .net "resetB", 0 0, o0x7f30f62790a8;  0 drivers
o0x7f30f62790d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55b27bb74320_0 .net "type", 2 0, o0x7f30f62790d8;  0 drivers
v0x55b27bb869a0_0 .var "value", 63 0;
v0x55b27bb86a80_0 .var "value_next", 63 0;
E_0x55b27ba90120 .event anyedge, v0x55b27bb751b0_0, v0x55b27bb74b20_0, v0x55b27bb74320_0;
E_0x55b27bb7f8a0/0 .event negedge, v0x55b27bb73d30_0;
E_0x55b27bb7f8a0/1 .event posedge, v0x55b27bb66c00_0;
E_0x55b27bb7f8a0 .event/or E_0x55b27bb7f8a0/0, E_0x55b27bb7f8a0/1;
S_0x55b27bb46a00 .scope module, "bits_core" "bits_core" 3 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "smem_ceb";
    .port_info 1 /OUTPUT 1 "smem_web";
    .port_info 2 /OUTPUT 16 "smem_addr";
    .port_info 3 /OUTPUT 64 "smem_wdata";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /OUTPUT 16 "version_sum";
    .port_info 6 /OUTPUT 64 "bits_value";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "resetB";
    .port_info 9 /INPUT 64 "smem_rdata";
    .port_info 10 /INPUT 128 "instruction_word";
    .port_info 11 /INPUT 16 "instruction_byte_valid";
    .port_info 12 /INPUT 1 "done_reading_memory";
    .port_info 13 /INPUT 1 "start";
    .port_info 14 /INPUT 16 "expectedBytes";
v0x55b27bb94850_0 .net "bitsToShift", 6 0, v0x55b27bb89a90_0;  1 drivers
L_0x7f30f6230180 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb94930_0 .net "bits_value", 63 0, L_0x7f30f6230180;  1 drivers
o0x7f30f62792e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b27bb949f0_0 .net "clk", 0 0, o0x7f30f62792e8;  0 drivers
L_0x7f30f6230258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b27bb94a90_0 .net "decode_number", 0 0, L_0x7f30f6230258;  1 drivers
L_0x7f30f6230138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b27bb94b30_0 .net "done", 0 0, L_0x7f30f6230138;  1 drivers
o0x7f30f627c5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b27bb94c20_0 .net "done_reading_memory", 0 0, o0x7f30f627c5b8;  0 drivers
o0x7f30f62793a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b27bb94cc0_0 .net "done_reading_valid", 0 0, o0x7f30f62793a8;  0 drivers
L_0x7f30f6230210 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb94d60_0 .net "encoded_number", 79 0, L_0x7f30f6230210;  1 drivers
o0x7f30f627c5e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55b27bb94e50_0 .net "expectedBytes", 15 0, o0x7f30f627c5e8;  0 drivers
o0x7f30f6279408 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55b27bb94ef0_0 .net "instruction_byte_valid", 15 0, o0x7f30f6279408;  0 drivers
o0x7f30f6279438 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b27bb94fb0_0 .net "instruction_word", 127 0, o0x7f30f6279438;  0 drivers
v0x55b27bb95050_0 .net "number", 63 0, v0x55b27bb8a4f0_0;  1 drivers
o0x7f30f6279468 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b27bb950f0_0 .net "resetB", 0 0, o0x7f30f6279468;  0 drivers
L_0x7f30f62300a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb95190_0 .net "smem_addr", 15 0, L_0x7f30f62300a8;  1 drivers
L_0x7f30f6230018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b27bb95280_0 .net "smem_ceb", 0 0, L_0x7f30f6230018;  1 drivers
o0x7f30f627c618 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b27bb95350_0 .net "smem_rdata", 63 0, o0x7f30f627c618;  0 drivers
L_0x7f30f62300f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb953f0_0 .net "smem_wdata", 63 0, L_0x7f30f62300f0;  1 drivers
L_0x7f30f6230060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b27bb954e0_0 .net "smem_web", 0 0, L_0x7f30f6230060;  1 drivers
o0x7f30f627c648 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b27bb955b0_0 .net "start", 0 0, o0x7f30f627c648;  0 drivers
L_0x7f30f62301c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb95650_0 .net "version_sum", 15 0, L_0x7f30f62301c8;  1 drivers
S_0x55b27bb4fa40 .scope module, "bits_fsm" "bits_fsm" 3 59, 4 1 0, S_0x55b27bb46a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "smem_ceb";
    .port_info 1 /OUTPUT 1 "smem_web";
    .port_info 2 /OUTPUT 16 "smem_addr";
    .port_info 3 /OUTPUT 64 "smem_wdata";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /OUTPUT 64 "bits_value";
    .port_info 6 /OUTPUT 16 "version_sum";
    .port_info 7 /OUTPUT 80 "encoded_number";
    .port_info 8 /OUTPUT 1 "decodeNumber";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "resetB";
    .port_info 11 /INPUT 128 "instruction_word";
    .port_info 12 /INPUT 16 "instruction_byte_valid";
    .port_info 13 /INPUT 1 "done_reading_memory";
    .port_info 14 /INPUT 64 "decodedNumber";
    .port_info 15 /INPUT 7 "bitsToShift";
v0x55b27bb86c90_0 .net "bitsToShift", 6 0, v0x55b27bb89a90_0;  alias, 1 drivers
v0x55b27bb86d90_0 .net "bits_value", 63 0, L_0x7f30f6230180;  alias, 1 drivers
v0x55b27bb86e70_0 .net "clk", 0 0, o0x7f30f62792e8;  alias, 0 drivers
v0x55b27bb86f10_0 .net "decodeNumber", 0 0, L_0x7f30f6230258;  alias, 1 drivers
v0x55b27bb86fd0_0 .net "decodedNumber", 63 0, v0x55b27bb8a4f0_0;  alias, 1 drivers
v0x55b27bb87100_0 .net "done", 0 0, L_0x7f30f6230138;  alias, 1 drivers
v0x55b27bb871c0_0 .net "done_reading_memory", 0 0, o0x7f30f62793a8;  alias, 0 drivers
v0x55b27bb87280_0 .net "encoded_number", 79 0, L_0x7f30f6230210;  alias, 1 drivers
v0x55b27bb87360_0 .net "instruction_byte_valid", 15 0, o0x7f30f6279408;  alias, 0 drivers
v0x55b27bb87440_0 .net "instruction_word", 127 0, o0x7f30f6279438;  alias, 0 drivers
v0x55b27bb87520_0 .net "resetB", 0 0, o0x7f30f6279468;  alias, 0 drivers
v0x55b27bb875e0_0 .net "smem_addr", 15 0, L_0x7f30f62300a8;  alias, 1 drivers
v0x55b27bb876c0_0 .net "smem_ceb", 0 0, L_0x7f30f6230018;  alias, 1 drivers
v0x55b27bb87780_0 .net "smem_wdata", 63 0, L_0x7f30f62300f0;  alias, 1 drivers
v0x55b27bb87860_0 .net "smem_web", 0 0, L_0x7f30f6230060;  alias, 1 drivers
v0x55b27bb87920_0 .net "version_sum", 15 0, L_0x7f30f62301c8;  alias, 1 drivers
S_0x55b27bb54260 .scope module, "number_decoder" "number_top" 3 93, 5 1 0, S_0x55b27bb46a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "number";
    .port_info 1 /OUTPUT 7 "bitsToShift";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "resetB";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /INPUT 80 "numberFromBits";
    .port_info 6 /NODIR 0 "";
L_0x7f30f62306d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b27bb93fa0_0 .net/2u *"_ivl_0", 0 0, L_0x7f30f62306d8;  1 drivers
v0x55b27bb940a0_0 .net "bitsToShift", 6 0, v0x55b27bb89a90_0;  alias, 1 drivers
v0x55b27bb941b0_0 .net "clk", 0 0, o0x7f30f62792e8;  alias, 0 drivers
v0x55b27bb942a0_0 .net "data", 63 0, L_0x55b27bbc19d0;  1 drivers
v0x55b27bb94340_0 .net "enable", 0 0, L_0x7f30f6230258;  alias, 1 drivers
v0x55b27bb94480_0 .net "nibbleChain", 15 0, L_0x55b27bbc1190;  1 drivers
v0x55b27bb94540_0 .net "number", 63 0, v0x55b27bb8a4f0_0;  alias, 1 drivers
v0x55b27bb94650_0 .net "numberFromBits", 79 0, L_0x7f30f6230210;  alias, 1 drivers
v0x55b27bb94710_0 .net "resetB", 0 0, o0x7f30f6279468;  alias, 0 drivers
L_0x55b27bbba600 .concat [ 1 16 0 0], L_0x7f30f62306d8, L_0x55b27bbc1190;
L_0x55b27bbbaaf0 .part L_0x7f30f6230210, 75, 5;
L_0x55b27bbbb050 .part L_0x7f30f6230210, 70, 5;
L_0x55b27bbbb0f0 .part L_0x55b27bbc1190, 15, 1;
L_0x55b27bbbb670 .part L_0x7f30f6230210, 65, 5;
L_0x55b27bbbb710 .part L_0x55b27bbc1190, 14, 1;
L_0x55b27bbbbce0 .part L_0x7f30f6230210, 60, 5;
L_0x55b27bbbbd80 .part L_0x55b27bbc1190, 13, 1;
L_0x55b27bbbc3d0 .part L_0x7f30f6230210, 55, 5;
L_0x55b27bbbc470 .part L_0x55b27bbc1190, 12, 1;
L_0x55b27bbbc9b0 .part L_0x7f30f6230210, 50, 5;
L_0x55b27bbbca50 .part L_0x55b27bbc1190, 11, 1;
L_0x55b27bbbd080 .part L_0x7f30f6230210, 45, 5;
L_0x55b27bbbd120 .part L_0x55b27bbc1190, 10, 1;
L_0x55b27bbbd6f0 .part L_0x7f30f6230210, 40, 5;
L_0x55b27bbbd790 .part L_0x55b27bbc1190, 9, 1;
L_0x55b27bbbde60 .part L_0x7f30f6230210, 35, 5;
L_0x55b27bbbdf00 .part L_0x55b27bbc1190, 8, 1;
L_0x55b27bbbe4d0 .part L_0x7f30f6230210, 30, 5;
L_0x55b27bbbe570 .part L_0x55b27bbc1190, 7, 1;
L_0x55b27bbbeb40 .part L_0x7f30f6230210, 25, 5;
L_0x55b27bbbebe0 .part L_0x55b27bbc1190, 6, 1;
L_0x55b27bbbf260 .part L_0x7f30f6230210, 20, 5;
L_0x55b27bbbf300 .part L_0x55b27bbc1190, 5, 1;
L_0x55b27bbbf990 .part L_0x7f30f6230210, 15, 5;
L_0x55b27bbbfc40 .part L_0x55b27bbc1190, 4, 1;
L_0x55b27bbc02e0 .part L_0x7f30f6230210, 10, 5;
L_0x55b27bbc0380 .part L_0x55b27bbc1190, 3, 1;
L_0x55b27bbc0a30 .part L_0x7f30f6230210, 5, 5;
L_0x55b27bbc0ad0 .part L_0x55b27bbc1190, 2, 1;
LS_0x55b27bbc1190_0_0 .concat8 [ 1 1 1 1], L_0x55b27bbc0d10, L_0x55b27bbc05b0, L_0x55b27bbbfe60, L_0x55b27bbbf510;
LS_0x55b27bbc1190_0_4 .concat8 [ 1 1 1 1], L_0x55b27bbbede0, L_0x55b27bbbe6c0, L_0x55b27bbbe0e0, L_0x55b27bbbda70;
LS_0x55b27bbc1190_0_8 .concat8 [ 1 1 1 1], L_0x55b27bbbcaf0, L_0x55b27bbbcc00, L_0x55b27bbbc610, L_0x55b27bbbbfa0;
LS_0x55b27bbc1190_0_12 .concat8 [ 1 1 1 1], L_0x55b27bbbb890, L_0x55b27bbbb2b0, L_0x55b27bbbac60, L_0x55b27bbba820;
L_0x55b27bbc1190 .concat8 [ 4 4 4 4], LS_0x55b27bbc1190_0_0, LS_0x55b27bbc1190_0_4, LS_0x55b27bbc1190_0_8, LS_0x55b27bbc1190_0_12;
LS_0x55b27bbc19d0_0_0 .concat8 [ 4 4 4 4], L_0x55b27bbc10d0, L_0x55b27bbc0970, L_0x55b27bbc0220, L_0x55b27bbbf8d0;
LS_0x55b27bbc19d0_0_4 .concat8 [ 4 4 4 4], L_0x55b27bbbf1a0, L_0x55b27bbbea80, L_0x55b27bbbe410, L_0x55b27bbbdda0;
LS_0x55b27bbc19d0_0_8 .concat8 [ 4 4 4 4], L_0x55b27bbbd630, L_0x55b27bbbcfc0, L_0x55b27bbbc8f0, L_0x55b27bbbc310;
LS_0x55b27bbc19d0_0_12 .concat8 [ 4 4 4 4], L_0x55b27bbbbc20, L_0x55b27bbbb5b0, L_0x55b27bbbaf90, L_0x55b27bbbaa30;
L_0x55b27bbc19d0 .concat8 [ 16 16 16 16], LS_0x55b27bbc19d0_0_0, LS_0x55b27bbc19d0_0_4, LS_0x55b27bbc19d0_0_8, LS_0x55b27bbc19d0_0_12;
L_0x55b27bbc2110 .part L_0x7f30f6230210, 0, 5;
L_0x55b27bbc21b0 .part L_0x55b27bbc1190, 1, 1;
S_0x55b27bb87c20 .scope module, "number_brian" "number_brian" 5 23, 6 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "number";
    .port_info 1 /OUTPUT 7 "bitsToShift";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "resetB";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /INPUT 17 "validNibbles";
    .port_info 6 /INPUT 64 "inputNumber";
L_0x55b27bbb8a30 .functor BUFZ 64, L_0x55b27bbc19d0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f30f62302a0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb88000_0 .net/2u *"_ivl_0", 59 0, L_0x7f30f62302a0;  1 drivers
L_0x7f30f6230330 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb88100_0 .net/2u *"_ivl_12", 51 0, L_0x7f30f6230330;  1 drivers
v0x55b27bb881e0_0 .net *"_ivl_15", 11 0, L_0x55b27bbb81d0;  1 drivers
L_0x7f30f6230378 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb882a0_0 .net/2u *"_ivl_18", 47 0, L_0x7f30f6230378;  1 drivers
v0x55b27bb88380_0 .net *"_ivl_21", 15 0, L_0x55b27bbb8430;  1 drivers
L_0x7f30f62303c0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb884b0_0 .net/2u *"_ivl_24", 43 0, L_0x7f30f62303c0;  1 drivers
v0x55b27bb88590_0 .net *"_ivl_27", 19 0, L_0x55b27bbb8660;  1 drivers
v0x55b27bb88670_0 .net *"_ivl_3", 3 0, L_0x55b27bbb7eb0;  1 drivers
L_0x7f30f6230408 .functor BUFT 1, C4<0000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb88750_0 .net/2u *"_ivl_30", 39 0, L_0x7f30f6230408;  1 drivers
v0x55b27bb88830_0 .net *"_ivl_33", 23 0, L_0x55b27bbb88a0;  1 drivers
L_0x7f30f6230450 .functor BUFT 1, C4<000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb88910_0 .net/2u *"_ivl_36", 35 0, L_0x7f30f6230450;  1 drivers
v0x55b27bb889f0_0 .net *"_ivl_39", 27 0, L_0x55b27bbb8aa0;  1 drivers
L_0x7f30f6230498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb88ad0_0 .net/2u *"_ivl_42", 31 0, L_0x7f30f6230498;  1 drivers
v0x55b27bb88bb0_0 .net *"_ivl_45", 31 0, L_0x55b27bbb8f20;  1 drivers
L_0x7f30f62304e0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb88c90_0 .net/2u *"_ivl_48", 27 0, L_0x7f30f62304e0;  1 drivers
v0x55b27bb88d70_0 .net *"_ivl_51", 35 0, L_0x55b27bbb9190;  1 drivers
L_0x7f30f6230528 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb88e50_0 .net/2u *"_ivl_54", 23 0, L_0x7f30f6230528;  1 drivers
v0x55b27bb88f30_0 .net *"_ivl_57", 39 0, L_0x55b27bbb9410;  1 drivers
L_0x7f30f62302e8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb89010_0 .net/2u *"_ivl_6", 55 0, L_0x7f30f62302e8;  1 drivers
L_0x7f30f6230570 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb890f0_0 .net/2u *"_ivl_60", 19 0, L_0x7f30f6230570;  1 drivers
v0x55b27bb891d0_0 .net *"_ivl_63", 43 0, L_0x55b27bbb9370;  1 drivers
L_0x7f30f62305b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb892b0_0 .net/2u *"_ivl_66", 15 0, L_0x7f30f62305b8;  1 drivers
v0x55b27bb89390_0 .net *"_ivl_69", 47 0, L_0x55b27bbb98a0;  1 drivers
L_0x7f30f6230600 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb89470_0 .net/2u *"_ivl_72", 11 0, L_0x7f30f6230600;  1 drivers
v0x55b27bb89550_0 .net *"_ivl_75", 51 0, L_0x55b27bbb9b50;  1 drivers
L_0x7f30f6230648 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb89630_0 .net/2u *"_ivl_78", 7 0, L_0x7f30f6230648;  1 drivers
v0x55b27bb89710_0 .net *"_ivl_81", 55 0, L_0x55b27bbb9e10;  1 drivers
L_0x7f30f6230690 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb897f0_0 .net/2u *"_ivl_84", 3 0, L_0x7f30f6230690;  1 drivers
v0x55b27bb898d0_0 .net *"_ivl_87", 59 0, L_0x55b27bbba0e0;  1 drivers
v0x55b27bb899b0_0 .net *"_ivl_9", 7 0, L_0x55b27bbb7ff0;  1 drivers
v0x55b27bb89a90_0 .var "bitsToShift", 6 0;
v0x55b27bb89b50_0 .var "bitsToShiftNext", 6 0;
v0x55b27bb89c10_0 .net "clk", 0 0, o0x7f30f62792e8;  alias, 0 drivers
v0x55b27bb89cb0_0 .var "dataNext", 63 0;
v0x55b27bb89d70_0 .net "eightNibblesEnabled", 63 0, L_0x55b27bbb8fc0;  1 drivers
v0x55b27bb89e50_0 .net "elevenNibblesEnabled", 63 0, L_0x55b27bbb96a0;  1 drivers
v0x55b27bb89f30_0 .net "enable", 0 0, L_0x7f30f6230258;  alias, 1 drivers
v0x55b27bb89fd0_0 .net "fifteenNibblesEnabled", 63 0, L_0x55b27bbba390;  1 drivers
v0x55b27bb8a090_0 .net "fiveNibblesEnabled", 63 0, L_0x55b27bbb8700;  1 drivers
v0x55b27bb8a170_0 .net "fourNibblesEnabled", 63 0, L_0x55b27bbb84d0;  1 drivers
v0x55b27bb8a250_0 .net "fourteenNibblesEnabled", 63 0, L_0x55b27bbb9eb0;  1 drivers
v0x55b27bb8a330_0 .net "inputNumber", 63 0, L_0x55b27bbc19d0;  alias, 1 drivers
v0x55b27bb8a410_0 .net "nineNibblesEnabled", 63 0, L_0x55b27bbb9230;  1 drivers
v0x55b27bb8a4f0_0 .var "number", 63 0;
v0x55b27bb8a5b0_0 .net "oneNibbleEnabled", 63 0, L_0x55b27bbb7f50;  1 drivers
v0x55b27bb8a670_0 .net "resetB", 0 0, o0x7f30f6279468;  alias, 0 drivers
v0x55b27bb8a710_0 .net "sevenNibblesEnabled", 63 0, L_0x55b27bbb8c50;  1 drivers
v0x55b27bb8a7d0_0 .net "sixNibblesEnabled", 63 0, L_0x55b27bbb8940;  1 drivers
v0x55b27bb8a8b0_0 .net "sixteenNibblesEnabled", 63 0, L_0x55b27bbb8a30;  1 drivers
v0x55b27bb8a990_0 .net "tenNibblesEnabled", 63 0, L_0x55b27bbb94b0;  1 drivers
v0x55b27bb8aa70_0 .net "thirteenNibblesEnabled", 63 0, L_0x55b27bbb9bf0;  1 drivers
v0x55b27bb8ab50_0 .net "threeNibblesEnabled", 63 0, L_0x55b27bbb8300;  1 drivers
v0x55b27bb8ac30_0 .net "twelveNibblesEnabled", 63 0, L_0x55b27bbb9940;  1 drivers
v0x55b27bb8ad10_0 .net "twoNibblesEnabled", 63 0, L_0x55b27bbb8090;  1 drivers
v0x55b27bb8adf0_0 .net "validNibbles", 16 0, L_0x55b27bbba600;  1 drivers
E_0x55b27bb87eb0/0 .event negedge, v0x55b27bb87520_0;
E_0x55b27bb87eb0/1 .event posedge, v0x55b27bb86e70_0;
E_0x55b27bb87eb0 .event/or E_0x55b27bb87eb0/0, E_0x55b27bb87eb0/1;
E_0x55b27bb87f30/0 .event anyedge, v0x55b27bb8a8b0_0, v0x55b27bb89fd0_0, v0x55b27bb8a250_0, v0x55b27bb8aa70_0;
E_0x55b27bb87f30/1 .event anyedge, v0x55b27bb8ac30_0, v0x55b27bb89e50_0, v0x55b27bb8a990_0, v0x55b27bb8a410_0;
E_0x55b27bb87f30/2 .event anyedge, v0x55b27bb89d70_0, v0x55b27bb8a710_0, v0x55b27bb8a7d0_0, v0x55b27bb8a090_0;
E_0x55b27bb87f30/3 .event anyedge, v0x55b27bb8a170_0, v0x55b27bb8ab50_0, v0x55b27bb8ad10_0, v0x55b27bb8a5b0_0;
E_0x55b27bb87f30/4 .event anyedge, v0x55b27bb8adf0_0;
E_0x55b27bb87f30 .event/or E_0x55b27bb87f30/0, E_0x55b27bb87f30/1, E_0x55b27bb87f30/2, E_0x55b27bb87f30/3, E_0x55b27bb87f30/4;
L_0x55b27bbb7eb0 .part L_0x55b27bbc19d0, 60, 4;
L_0x55b27bbb7f50 .concat [ 4 60 0 0], L_0x55b27bbb7eb0, L_0x7f30f62302a0;
L_0x55b27bbb7ff0 .part L_0x55b27bbc19d0, 56, 8;
L_0x55b27bbb8090 .concat [ 8 56 0 0], L_0x55b27bbb7ff0, L_0x7f30f62302e8;
L_0x55b27bbb81d0 .part L_0x55b27bbc19d0, 52, 12;
L_0x55b27bbb8300 .concat [ 12 52 0 0], L_0x55b27bbb81d0, L_0x7f30f6230330;
L_0x55b27bbb8430 .part L_0x55b27bbc19d0, 48, 16;
L_0x55b27bbb84d0 .concat [ 16 48 0 0], L_0x55b27bbb8430, L_0x7f30f6230378;
L_0x55b27bbb8660 .part L_0x55b27bbc19d0, 44, 20;
L_0x55b27bbb8700 .concat [ 20 44 0 0], L_0x55b27bbb8660, L_0x7f30f62303c0;
L_0x55b27bbb88a0 .part L_0x55b27bbc19d0, 40, 24;
L_0x55b27bbb8940 .concat [ 24 40 0 0], L_0x55b27bbb88a0, L_0x7f30f6230408;
L_0x55b27bbb8aa0 .part L_0x55b27bbc19d0, 36, 28;
L_0x55b27bbb8c50 .concat [ 28 36 0 0], L_0x55b27bbb8aa0, L_0x7f30f6230450;
L_0x55b27bbb8f20 .part L_0x55b27bbc19d0, 32, 32;
L_0x55b27bbb8fc0 .concat [ 32 32 0 0], L_0x55b27bbb8f20, L_0x7f30f6230498;
L_0x55b27bbb9190 .part L_0x55b27bbc19d0, 28, 36;
L_0x55b27bbb9230 .concat [ 36 28 0 0], L_0x55b27bbb9190, L_0x7f30f62304e0;
L_0x55b27bbb9410 .part L_0x55b27bbc19d0, 24, 40;
L_0x55b27bbb94b0 .concat [ 40 24 0 0], L_0x55b27bbb9410, L_0x7f30f6230528;
L_0x55b27bbb9370 .part L_0x55b27bbc19d0, 20, 44;
L_0x55b27bbb96a0 .concat [ 44 20 0 0], L_0x55b27bbb9370, L_0x7f30f6230570;
L_0x55b27bbb98a0 .part L_0x55b27bbc19d0, 16, 48;
L_0x55b27bbb9940 .concat [ 48 16 0 0], L_0x55b27bbb98a0, L_0x7f30f62305b8;
L_0x55b27bbb9b50 .part L_0x55b27bbc19d0, 12, 52;
L_0x55b27bbb9bf0 .concat [ 52 12 0 0], L_0x55b27bbb9b50, L_0x7f30f6230600;
L_0x55b27bbb9e10 .part L_0x55b27bbc19d0, 8, 56;
L_0x55b27bbb9eb0 .concat [ 56 8 0 0], L_0x55b27bbb9e10, L_0x7f30f6230648;
L_0x55b27bbba0e0 .part L_0x55b27bbc19d0, 4, 60;
L_0x55b27bbba390 .concat [ 60 4 0 0], L_0x55b27bbba0e0, L_0x7f30f6230690;
S_0x55b27bb8aff0 .scope module, "number_decoder_nibble00" "number_decoder" 5 156, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbc0d10 .functor AND 1, L_0x55b27bbc0c70, L_0x55b27bbc21b0, C4<1>, C4<1>;
L_0x55b27bbc10d0 .functor AND 4, L_0x55b27bbc0e00, L_0x55b27bbc0f20, C4<1111>, C4<1111>;
v0x55b27bb8b1d0_0 .net *"_ivl_1", 0 0, L_0x55b27bbc0c70;  1 drivers
v0x55b27bb8b2b0_0 .net *"_ivl_5", 3 0, L_0x55b27bbc0e00;  1 drivers
v0x55b27bb8b390_0 .net *"_ivl_6", 3 0, L_0x55b27bbc0f20;  1 drivers
v0x55b27bb8b480_0 .net "code", 4 0, L_0x55b27bbc2110;  1 drivers
v0x55b27bb8b560_0 .net "next_nibble_valid", 0 0, L_0x55b27bbc0d10;  1 drivers
v0x55b27bb8b670_0 .net "nibble", 3 0, L_0x55b27bbc10d0;  1 drivers
v0x55b27bb8b750_0 .net "this_nibble_valid", 0 0, L_0x55b27bbc21b0;  1 drivers
L_0x55b27bbc0c70 .part L_0x55b27bbc2110, 4, 1;
L_0x55b27bbc0e00 .part L_0x55b27bbc2110, 0, 4;
L_0x55b27bbc0f20 .concat [ 1 1 1 1], L_0x55b27bbc21b0, L_0x55b27bbc21b0, L_0x55b27bbc21b0, L_0x55b27bbc21b0;
S_0x55b27bb8b890 .scope module, "number_decoder_nibble01" "number_decoder" 5 148, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbc05b0 .functor AND 1, L_0x55b27bbc0510, L_0x55b27bbc0ad0, C4<1>, C4<1>;
L_0x55b27bbc0970 .functor AND 4, L_0x55b27bbc06a0, L_0x55b27bbc07c0, C4<1111>, C4<1111>;
v0x55b27bb8baa0_0 .net *"_ivl_1", 0 0, L_0x55b27bbc0510;  1 drivers
v0x55b27bb8bb80_0 .net *"_ivl_5", 3 0, L_0x55b27bbc06a0;  1 drivers
v0x55b27bb8bc60_0 .net *"_ivl_6", 3 0, L_0x55b27bbc07c0;  1 drivers
v0x55b27bb8bd50_0 .net "code", 4 0, L_0x55b27bbc0a30;  1 drivers
v0x55b27bb8be30_0 .net "next_nibble_valid", 0 0, L_0x55b27bbc05b0;  1 drivers
v0x55b27bb8bf40_0 .net "nibble", 3 0, L_0x55b27bbc0970;  1 drivers
v0x55b27bb8c020_0 .net "this_nibble_valid", 0 0, L_0x55b27bbc0ad0;  1 drivers
L_0x55b27bbc0510 .part L_0x55b27bbc0a30, 4, 1;
L_0x55b27bbc06a0 .part L_0x55b27bbc0a30, 0, 4;
L_0x55b27bbc07c0 .concat [ 1 1 1 1], L_0x55b27bbc0ad0, L_0x55b27bbc0ad0, L_0x55b27bbc0ad0, L_0x55b27bbc0ad0;
S_0x55b27bb8c160 .scope module, "number_decoder_nibble02" "number_decoder" 5 140, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbfe60 .functor AND 1, L_0x55b27bbbfdc0, L_0x55b27bbc0380, C4<1>, C4<1>;
L_0x55b27bbc0220 .functor AND 4, L_0x55b27bbbff50, L_0x55b27bbc0070, C4<1111>, C4<1111>;
v0x55b27bb8c340_0 .net *"_ivl_1", 0 0, L_0x55b27bbbfdc0;  1 drivers
v0x55b27bb8c440_0 .net *"_ivl_5", 3 0, L_0x55b27bbbff50;  1 drivers
v0x55b27bb8c520_0 .net *"_ivl_6", 3 0, L_0x55b27bbc0070;  1 drivers
v0x55b27bb8c610_0 .net "code", 4 0, L_0x55b27bbc02e0;  1 drivers
v0x55b27bb8c6f0_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbfe60;  1 drivers
v0x55b27bb8c800_0 .net "nibble", 3 0, L_0x55b27bbc0220;  1 drivers
v0x55b27bb8c8e0_0 .net "this_nibble_valid", 0 0, L_0x55b27bbc0380;  1 drivers
L_0x55b27bbbfdc0 .part L_0x55b27bbc02e0, 4, 1;
L_0x55b27bbbff50 .part L_0x55b27bbc02e0, 0, 4;
L_0x55b27bbc0070 .concat [ 1 1 1 1], L_0x55b27bbc0380, L_0x55b27bbc0380, L_0x55b27bbc0380, L_0x55b27bbc0380;
S_0x55b27bb8ca20 .scope module, "number_decoder_nibble04" "number_decoder" 5 124, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbede0 .functor AND 1, L_0x55b27bbbed40, L_0x55b27bbbf300, C4<1>, C4<1>;
L_0x55b27bbbf1a0 .functor AND 4, L_0x55b27bbbeed0, L_0x55b27bbbeff0, C4<1111>, C4<1111>;
v0x55b27bb8cc50_0 .net *"_ivl_1", 0 0, L_0x55b27bbbed40;  1 drivers
v0x55b27bb8cd50_0 .net *"_ivl_5", 3 0, L_0x55b27bbbeed0;  1 drivers
v0x55b27bb8ce30_0 .net *"_ivl_6", 3 0, L_0x55b27bbbeff0;  1 drivers
v0x55b27bb8cef0_0 .net "code", 4 0, L_0x55b27bbbf260;  1 drivers
v0x55b27bb8cfd0_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbede0;  1 drivers
v0x55b27bb8d0e0_0 .net "nibble", 3 0, L_0x55b27bbbf1a0;  1 drivers
v0x55b27bb8d1c0_0 .net "this_nibble_valid", 0 0, L_0x55b27bbbf300;  1 drivers
L_0x55b27bbbed40 .part L_0x55b27bbbf260, 4, 1;
L_0x55b27bbbeed0 .part L_0x55b27bbbf260, 0, 4;
L_0x55b27bbbeff0 .concat [ 1 1 1 1], L_0x55b27bbbf300, L_0x55b27bbbf300, L_0x55b27bbbf300, L_0x55b27bbbf300;
S_0x55b27bb8d300 .scope module, "number_decoder_nibble05" "number_decoder" 5 116, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbe6c0 .functor AND 1, L_0x55b27bbbdfa0, L_0x55b27bbbebe0, C4<1>, C4<1>;
L_0x55b27bbbea80 .functor AND 4, L_0x55b27bbbe7b0, L_0x55b27bbbe8d0, C4<1111>, C4<1111>;
v0x55b27bb8d4e0_0 .net *"_ivl_1", 0 0, L_0x55b27bbbdfa0;  1 drivers
v0x55b27bb8d5e0_0 .net *"_ivl_5", 3 0, L_0x55b27bbbe7b0;  1 drivers
v0x55b27bb8d6c0_0 .net *"_ivl_6", 3 0, L_0x55b27bbbe8d0;  1 drivers
v0x55b27bb8d7b0_0 .net "code", 4 0, L_0x55b27bbbeb40;  1 drivers
v0x55b27bb8d890_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbe6c0;  1 drivers
v0x55b27bb8d9a0_0 .net "nibble", 3 0, L_0x55b27bbbea80;  1 drivers
v0x55b27bb8da80_0 .net "this_nibble_valid", 0 0, L_0x55b27bbbebe0;  1 drivers
L_0x55b27bbbdfa0 .part L_0x55b27bbbeb40, 4, 1;
L_0x55b27bbbe7b0 .part L_0x55b27bbbeb40, 0, 4;
L_0x55b27bbbe8d0 .concat [ 1 1 1 1], L_0x55b27bbbebe0, L_0x55b27bbbebe0, L_0x55b27bbbebe0, L_0x55b27bbbebe0;
S_0x55b27bb8dbc0 .scope module, "number_decoder_nibble06" "number_decoder" 5 108, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbe0e0 .functor AND 1, L_0x55b27bbbe040, L_0x55b27bbbe570, C4<1>, C4<1>;
L_0x55b27bbbe410 .functor AND 4, L_0x55b27bbbe1d0, L_0x55b27bbbe2f0, C4<1111>, C4<1111>;
v0x55b27bb8dda0_0 .net *"_ivl_1", 0 0, L_0x55b27bbbe040;  1 drivers
v0x55b27bb8dea0_0 .net *"_ivl_5", 3 0, L_0x55b27bbbe1d0;  1 drivers
v0x55b27bb8df80_0 .net *"_ivl_6", 3 0, L_0x55b27bbbe2f0;  1 drivers
v0x55b27bb8e070_0 .net "code", 4 0, L_0x55b27bbbe4d0;  1 drivers
v0x55b27bb8e150_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbe0e0;  1 drivers
v0x55b27bb8e260_0 .net "nibble", 3 0, L_0x55b27bbbe410;  1 drivers
v0x55b27bb8e340_0 .net "this_nibble_valid", 0 0, L_0x55b27bbbe570;  1 drivers
L_0x55b27bbbe040 .part L_0x55b27bbbe4d0, 4, 1;
L_0x55b27bbbe1d0 .part L_0x55b27bbbe4d0, 0, 4;
L_0x55b27bbbe2f0 .concat [ 1 1 1 1], L_0x55b27bbbe570, L_0x55b27bbbe570, L_0x55b27bbbe570, L_0x55b27bbbe570;
S_0x55b27bb8e480 .scope module, "number_decoder_nibble07" "number_decoder" 5 100, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbda70 .functor AND 1, L_0x55b27bbbd9d0, L_0x55b27bbbdf00, C4<1>, C4<1>;
L_0x55b27bbbdda0 .functor AND 4, L_0x55b27bbbdb60, L_0x55b27bbbdc80, C4<1111>, C4<1111>;
v0x55b27bb8e660_0 .net *"_ivl_1", 0 0, L_0x55b27bbbd9d0;  1 drivers
v0x55b27bb8e760_0 .net *"_ivl_5", 3 0, L_0x55b27bbbdb60;  1 drivers
v0x55b27bb8e840_0 .net *"_ivl_6", 3 0, L_0x55b27bbbdc80;  1 drivers
v0x55b27bb8e930_0 .net "code", 4 0, L_0x55b27bbbde60;  1 drivers
v0x55b27bb8ea10_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbda70;  1 drivers
v0x55b27bb8eb20_0 .net "nibble", 3 0, L_0x55b27bbbdda0;  1 drivers
v0x55b27bb8ec00_0 .net "this_nibble_valid", 0 0, L_0x55b27bbbdf00;  1 drivers
L_0x55b27bbbd9d0 .part L_0x55b27bbbde60, 4, 1;
L_0x55b27bbbdb60 .part L_0x55b27bbbde60, 0, 4;
L_0x55b27bbbdc80 .concat [ 1 1 1 1], L_0x55b27bbbdf00, L_0x55b27bbbdf00, L_0x55b27bbbdf00, L_0x55b27bbbdf00;
S_0x55b27bb8ed40 .scope module, "number_decoder_nibble08" "number_decoder" 5 92, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbcaf0 .functor AND 1, L_0x55b27bbbd240, L_0x55b27bbbd790, C4<1>, C4<1>;
L_0x55b27bbbd630 .functor AND 4, L_0x55b27bbbd360, L_0x55b27bbbd480, C4<1111>, C4<1111>;
v0x55b27bb8ef90_0 .net *"_ivl_1", 0 0, L_0x55b27bbbd240;  1 drivers
v0x55b27bb8f090_0 .net *"_ivl_5", 3 0, L_0x55b27bbbd360;  1 drivers
v0x55b27bb8f170_0 .net *"_ivl_6", 3 0, L_0x55b27bbbd480;  1 drivers
v0x55b27bb8f260_0 .net "code", 4 0, L_0x55b27bbbd6f0;  1 drivers
v0x55b27bb8f340_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbcaf0;  1 drivers
v0x55b27bb8f400_0 .net "nibble", 3 0, L_0x55b27bbbd630;  1 drivers
v0x55b27bb8f4e0_0 .net "this_nibble_valid", 0 0, L_0x55b27bbbd790;  1 drivers
L_0x55b27bbbd240 .part L_0x55b27bbbd6f0, 4, 1;
L_0x55b27bbbd360 .part L_0x55b27bbbd6f0, 0, 4;
L_0x55b27bbbd480 .concat [ 1 1 1 1], L_0x55b27bbbd790, L_0x55b27bbbd790, L_0x55b27bbbd790, L_0x55b27bbbd790;
S_0x55b27bb8f620 .scope module, "number_decoder_nibble09" "number_decoder" 5 84, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbcc00 .functor AND 1, L_0x55b27bbbcb60, L_0x55b27bbbd120, C4<1>, C4<1>;
L_0x55b27bbbcfc0 .functor AND 4, L_0x55b27bbbccf0, L_0x55b27bbbce10, C4<1111>, C4<1111>;
v0x55b27bb8f870_0 .net *"_ivl_1", 0 0, L_0x55b27bbbcb60;  1 drivers
v0x55b27bb8f970_0 .net *"_ivl_5", 3 0, L_0x55b27bbbccf0;  1 drivers
v0x55b27bb8fa50_0 .net *"_ivl_6", 3 0, L_0x55b27bbbce10;  1 drivers
v0x55b27bb8fb40_0 .net "code", 4 0, L_0x55b27bbbd080;  1 drivers
v0x55b27bb8fc20_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbcc00;  1 drivers
v0x55b27bb8fd30_0 .net "nibble", 3 0, L_0x55b27bbbcfc0;  1 drivers
v0x55b27bb8fe10_0 .net "this_nibble_valid", 0 0, L_0x55b27bbbd120;  1 drivers
L_0x55b27bbbcb60 .part L_0x55b27bbbd080, 4, 1;
L_0x55b27bbbccf0 .part L_0x55b27bbbd080, 0, 4;
L_0x55b27bbbce10 .concat [ 1 1 1 1], L_0x55b27bbbd120, L_0x55b27bbbd120, L_0x55b27bbbd120, L_0x55b27bbbd120;
S_0x55b27bb8ff50 .scope module, "number_decoder_nibble10" "number_decoder" 5 76, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbc610 .functor AND 1, L_0x55b27bbbc570, L_0x55b27bbbca50, C4<1>, C4<1>;
L_0x55b27bbbc8f0 .functor AND 4, L_0x55b27bbbc6b0, L_0x55b27bbbc7d0, C4<1111>, C4<1111>;
v0x55b27bb901a0_0 .net *"_ivl_1", 0 0, L_0x55b27bbbc570;  1 drivers
v0x55b27bb902a0_0 .net *"_ivl_5", 3 0, L_0x55b27bbbc6b0;  1 drivers
v0x55b27bb90380_0 .net *"_ivl_6", 3 0, L_0x55b27bbbc7d0;  1 drivers
v0x55b27bb90470_0 .net "code", 4 0, L_0x55b27bbbc9b0;  1 drivers
v0x55b27bb90550_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbc610;  1 drivers
v0x55b27bb90660_0 .net "nibble", 3 0, L_0x55b27bbbc8f0;  1 drivers
v0x55b27bb90740_0 .net "this_nibble_valid", 0 0, L_0x55b27bbbca50;  1 drivers
L_0x55b27bbbc570 .part L_0x55b27bbbc9b0, 4, 1;
L_0x55b27bbbc6b0 .part L_0x55b27bbbc9b0, 0, 4;
L_0x55b27bbbc7d0 .concat [ 1 1 1 1], L_0x55b27bbbca50, L_0x55b27bbbca50, L_0x55b27bbbca50, L_0x55b27bbbca50;
S_0x55b27bb90880 .scope module, "number_decoder_nibble11" "number_decoder" 5 68, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbbfa0 .functor AND 1, L_0x55b27bbbbf00, L_0x55b27bbbc470, C4<1>, C4<1>;
L_0x55b27bbbc310 .functor AND 4, L_0x55b27bbbc040, L_0x55b27bbbc160, C4<1111>, C4<1111>;
v0x55b27bb90ad0_0 .net *"_ivl_1", 0 0, L_0x55b27bbbbf00;  1 drivers
v0x55b27bb90bd0_0 .net *"_ivl_5", 3 0, L_0x55b27bbbc040;  1 drivers
v0x55b27bb90cb0_0 .net *"_ivl_6", 3 0, L_0x55b27bbbc160;  1 drivers
v0x55b27bb90da0_0 .net "code", 4 0, L_0x55b27bbbc3d0;  1 drivers
v0x55b27bb90e80_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbbfa0;  1 drivers
v0x55b27bb90f90_0 .net "nibble", 3 0, L_0x55b27bbbc310;  1 drivers
v0x55b27bb91070_0 .net "this_nibble_valid", 0 0, L_0x55b27bbbc470;  1 drivers
L_0x55b27bbbbf00 .part L_0x55b27bbbc3d0, 4, 1;
L_0x55b27bbbc040 .part L_0x55b27bbbc3d0, 0, 4;
L_0x55b27bbbc160 .concat [ 1 1 1 1], L_0x55b27bbbc470, L_0x55b27bbbc470, L_0x55b27bbbc470, L_0x55b27bbbc470;
S_0x55b27bb911b0 .scope module, "number_decoder_nibble12" "number_decoder" 5 60, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbb890 .functor AND 1, L_0x55b27bbbb7f0, L_0x55b27bbbbd80, C4<1>, C4<1>;
L_0x55b27bbbbc20 .functor AND 4, L_0x55b27bbbb950, L_0x55b27bbbba70, C4<1111>, C4<1111>;
v0x55b27bb91400_0 .net *"_ivl_1", 0 0, L_0x55b27bbbb7f0;  1 drivers
v0x55b27bb91500_0 .net *"_ivl_5", 3 0, L_0x55b27bbbb950;  1 drivers
v0x55b27bb915e0_0 .net *"_ivl_6", 3 0, L_0x55b27bbbba70;  1 drivers
v0x55b27bb916d0_0 .net "code", 4 0, L_0x55b27bbbbce0;  1 drivers
v0x55b27bb917b0_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbb890;  1 drivers
v0x55b27bb918c0_0 .net "nibble", 3 0, L_0x55b27bbbbc20;  1 drivers
v0x55b27bb919a0_0 .net "this_nibble_valid", 0 0, L_0x55b27bbbbd80;  1 drivers
L_0x55b27bbbb7f0 .part L_0x55b27bbbbce0, 4, 1;
L_0x55b27bbbb950 .part L_0x55b27bbbbce0, 0, 4;
L_0x55b27bbbba70 .concat [ 1 1 1 1], L_0x55b27bbbbd80, L_0x55b27bbbbd80, L_0x55b27bbbbd80, L_0x55b27bbbbd80;
S_0x55b27bb91ae0 .scope module, "number_decoder_nibble13" "number_decoder" 5 52, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbb2b0 .functor AND 1, L_0x55b27bbbb210, L_0x55b27bbbb710, C4<1>, C4<1>;
L_0x55b27bbbb5b0 .functor AND 4, L_0x55b27bbbb370, L_0x55b27bbbb490, C4<1111>, C4<1111>;
v0x55b27bb91d30_0 .net *"_ivl_1", 0 0, L_0x55b27bbbb210;  1 drivers
v0x55b27bb91e30_0 .net *"_ivl_5", 3 0, L_0x55b27bbbb370;  1 drivers
v0x55b27bb91f10_0 .net *"_ivl_6", 3 0, L_0x55b27bbbb490;  1 drivers
v0x55b27bb92000_0 .net "code", 4 0, L_0x55b27bbbb670;  1 drivers
v0x55b27bb920e0_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbb2b0;  1 drivers
v0x55b27bb921f0_0 .net "nibble", 3 0, L_0x55b27bbbb5b0;  1 drivers
v0x55b27bb922d0_0 .net "this_nibble_valid", 0 0, L_0x55b27bbbb710;  1 drivers
L_0x55b27bbbb210 .part L_0x55b27bbbb670, 4, 1;
L_0x55b27bbbb370 .part L_0x55b27bbbb670, 0, 4;
L_0x55b27bbbb490 .concat [ 1 1 1 1], L_0x55b27bbbb710, L_0x55b27bbbb710, L_0x55b27bbbb710, L_0x55b27bbbb710;
S_0x55b27bb92410 .scope module, "number_decoder_nibble14" "number_decoder" 5 44, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbac60 .functor AND 1, L_0x55b27bbbab90, L_0x55b27bbbb0f0, C4<1>, C4<1>;
L_0x55b27bbbaf90 .functor AND 4, L_0x55b27bbbad50, L_0x55b27bbbae70, C4<1111>, C4<1111>;
v0x55b27bb92660_0 .net *"_ivl_1", 0 0, L_0x55b27bbbab90;  1 drivers
v0x55b27bb92760_0 .net *"_ivl_5", 3 0, L_0x55b27bbbad50;  1 drivers
v0x55b27bb92840_0 .net *"_ivl_6", 3 0, L_0x55b27bbbae70;  1 drivers
v0x55b27bb92930_0 .net "code", 4 0, L_0x55b27bbbb050;  1 drivers
v0x55b27bb92a10_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbac60;  1 drivers
v0x55b27bb92b20_0 .net "nibble", 3 0, L_0x55b27bbbaf90;  1 drivers
v0x55b27bb92c00_0 .net "this_nibble_valid", 0 0, L_0x55b27bbbb0f0;  1 drivers
L_0x55b27bbbab90 .part L_0x55b27bbbb050, 4, 1;
L_0x55b27bbbad50 .part L_0x55b27bbbb050, 0, 4;
L_0x55b27bbbae70 .concat [ 1 1 1 1], L_0x55b27bbbb0f0, L_0x55b27bbbb0f0, L_0x55b27bbbb0f0, L_0x55b27bbbb0f0;
S_0x55b27bb92d40 .scope module, "number_decoder_nibble15" "number_decoder" 5 36, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x7f30f6230720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55b27bbba820 .functor AND 1, L_0x55b27bbba720, L_0x7f30f6230720, C4<1>, C4<1>;
L_0x7f30f6230960 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55b27bbbaa30 .functor AND 4, L_0x55b27bbba910, L_0x7f30f6230960, C4<1111>, C4<1111>;
v0x55b27bb92f90_0 .net *"_ivl_1", 0 0, L_0x55b27bbba720;  1 drivers
v0x55b27bb93090_0 .net *"_ivl_5", 3 0, L_0x55b27bbba910;  1 drivers
v0x55b27bb93170_0 .net *"_ivl_6", 3 0, L_0x7f30f6230960;  1 drivers
v0x55b27bb93260_0 .net "code", 4 0, L_0x55b27bbbaaf0;  1 drivers
v0x55b27bb93340_0 .net "next_nibble_valid", 0 0, L_0x55b27bbba820;  1 drivers
v0x55b27bb93450_0 .net "nibble", 3 0, L_0x55b27bbbaa30;  1 drivers
v0x55b27bb93530_0 .net "this_nibble_valid", 0 0, L_0x7f30f6230720;  1 drivers
L_0x55b27bbba720 .part L_0x55b27bbbaaf0, 4, 1;
L_0x55b27bbba910 .part L_0x55b27bbbaaf0, 0, 4;
S_0x55b27bb93670 .scope module, "number_decoder_nibble3" "number_decoder" 5 132, 7 1 0, S_0x55b27bb54260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "next_nibble_valid";
    .port_info 1 /OUTPUT 4 "nibble";
    .port_info 2 /INPUT 5 "code";
    .port_info 3 /INPUT 1 "this_nibble_valid";
L_0x55b27bbbf510 .functor AND 1, L_0x55b27bbbf470, L_0x55b27bbbfc40, C4<1>, C4<1>;
L_0x55b27bbbf8d0 .functor AND 4, L_0x55b27bbbf600, L_0x55b27bbbf720, C4<1111>, C4<1111>;
v0x55b27bb938c0_0 .net *"_ivl_1", 0 0, L_0x55b27bbbf470;  1 drivers
v0x55b27bb939c0_0 .net *"_ivl_5", 3 0, L_0x55b27bbbf600;  1 drivers
v0x55b27bb93aa0_0 .net *"_ivl_6", 3 0, L_0x55b27bbbf720;  1 drivers
v0x55b27bb93b90_0 .net "code", 4 0, L_0x55b27bbbf990;  1 drivers
v0x55b27bb93c70_0 .net "next_nibble_valid", 0 0, L_0x55b27bbbf510;  1 drivers
v0x55b27bb93d80_0 .net "nibble", 3 0, L_0x55b27bbbf8d0;  1 drivers
v0x55b27bb93e60_0 .net "this_nibble_valid", 0 0, L_0x55b27bbbfc40;  1 drivers
L_0x55b27bbbf470 .part L_0x55b27bbbf990, 4, 1;
L_0x55b27bbbf600 .part L_0x55b27bbbf990, 0, 4;
L_0x55b27bbbf720 .concat [ 1 1 1 1], L_0x55b27bbbfc40, L_0x55b27bbbfc40, L_0x55b27bbbfc40, L_0x55b27bbbfc40;
S_0x55b27bb48e10 .scope module, "bits_testbench" "bits_testbench" 8 3;
 .timescale -9 -9;
v0x55b27bb9bfe0_1023 .array/port v0x55b27bb9bfe0, 1023;
L_0x55b27bbc2aa0 .functor BUFZ 32, v0x55b27bb9bfe0_1023, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b27bba6950_0 .net "clk", 0 0, v0x55b27bb9b920_0;  1 drivers
v0x55b27bba69f0_0 .net "expectedBytes", 31 0, L_0x55b27bbc2aa0;  1 drivers
v0x55b27bba6ad0_0 .net "imem_addr", 9 0, v0x55b27bb99a90_0;  1 drivers
v0x55b27bba6b70_0 .net "imem_ceb", 0 0, v0x55b27bb99c30_0;  1 drivers
v0x55b27bba6c10_0 .net "imem_rdata", 31 0, v0x55b27bba6050_0;  1 drivers
v0x55b27bba6d20_0 .net "imem_web", 0 0, v0x55b27bb99e90_0;  1 drivers
v0x55b27bba6dc0_0 .net "paddr", 7 0, v0x55b27bb96790_0;  1 drivers
v0x55b27bba6e80_0 .net "penable", 0 0, v0x55b27bb96870_0;  1 drivers
v0x55b27bba6f20_0 .net "prdata", 31 0, v0x55b27bb98020_0;  1 drivers
v0x55b27bba7050_0 .net "psel", 0 0, v0x55b27bb96a20_0;  1 drivers
v0x55b27bba70f0_0 .net "pwdata", 31 0, v0x55b27bb96b30_0;  1 drivers
v0x55b27bba71b0_0 .net "pwrite", 0 0, v0x55b27bb96c10_0;  1 drivers
v0x55b27bba7250_0 .net "resetB", 0 0, v0x55b27bba6870_0;  1 drivers
E_0x55b27baf9350 .event posedge, v0x55b27bb98670_0;
E_0x55b27bb95920 .event negedge, v0x55b27bb98670_0;
L_0x55b27bbc2750 .part v0x55b27bb96790_0, 2, 6;
S_0x55b27bb95980 .scope module, "apb_driver" "apb_driver" 8 67, 9 1 0, S_0x55b27bb48e10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "paddr";
    .port_info 1 /OUTPUT 1 "pwrite";
    .port_info 2 /OUTPUT 1 "psel";
    .port_info 3 /OUTPUT 1 "penable";
    .port_info 4 /OUTPUT 32 "pwdata";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 32 "prdata";
v0x55b27bb966b0_0 .net "clk", 0 0, v0x55b27bb9b920_0;  alias, 1 drivers
v0x55b27bb96790_0 .var "paddr", 7 0;
v0x55b27bb96870_0 .var "penable", 0 0;
v0x55b27bb96940_0 .net "prdata", 31 0, v0x55b27bb98020_0;  alias, 1 drivers
v0x55b27bb96a20_0 .var "psel", 0 0;
v0x55b27bb96b30_0 .var "pwdata", 31 0;
v0x55b27bb96c10_0 .var "pwrite", 0 0;
S_0x55b27bb95c20 .scope task, "idle" "idle" 9 76, 9 76 0, S_0x55b27bb95980;
 .timescale -9 -9;
E_0x55b27bb95e20 .event negedge, v0x55b27bb966b0_0;
TD_bits_testbench.apb_driver.idle ;
    %wait E_0x55b27bb95e20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb96a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb96870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb96c10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b27bb96790_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b27bb96b30_0, 0, 32;
    %end;
S_0x55b27bb95ea0 .scope task, "read" "read" 9 53, 9 53 0, S_0x55b27bb95980;
 .timescale -9 -9;
v0x55b27bb96100_0 .var "addr", 7 0;
v0x55b27bb96200_0 .var "data", 31 0;
E_0x55b27bb960a0 .event posedge, v0x55b27bb966b0_0;
TD_bits_testbench.apb_driver.read ;
    %wait E_0x55b27bb95e20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb96a20_0, 0, 1;
    %load/vec4 v0x55b27bb96100_0;
    %store/vec4 v0x55b27bb96790_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb96870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb96c10_0, 0, 1;
    %wait E_0x55b27bb95e20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb96870_0, 0, 1;
    %wait E_0x55b27bb960a0;
    %delay 1, 0;
    %load/vec4 v0x55b27bb96940_0;
    %store/vec4 v0x55b27bb96200_0, 0, 32;
    %end;
S_0x55b27bb962e0 .scope task, "write" "write" 9 30, 9 30 0, S_0x55b27bb95980;
 .timescale -9 -9;
v0x55b27bb964f0_0 .var "addr", 7 0;
v0x55b27bb965d0_0 .var "data", 31 0;
TD_bits_testbench.apb_driver.write ;
    %wait E_0x55b27bb95e20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb96a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb96c10_0, 0, 1;
    %load/vec4 v0x55b27bb964f0_0;
    %store/vec4 v0x55b27bb96790_0, 0, 8;
    %load/vec4 v0x55b27bb965d0_0;
    %store/vec4 v0x55b27bb96b30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb96870_0, 0, 1;
    %wait E_0x55b27bb95e20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb96870_0, 0, 1;
    %end;
S_0x55b27bb96df0 .scope module, "bits_top" "bits_top" 8 19, 10 1 0, S_0x55b27bb48e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "pready";
    .port_info 1 /OUTPUT 32 "prdata";
    .port_info 2 /OUTPUT 1 "pslverr";
    .port_info 3 /OUTPUT 1 "imem_ceb";
    .port_info 4 /OUTPUT 1 "imem_web";
    .port_info 5 /OUTPUT 10 "imem_addr";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "resetB";
    .port_info 8 /INPUT 6 "paddr";
    .port_info 9 /INPUT 1 "psel";
    .port_info 10 /INPUT 1 "penable";
    .port_info 11 /INPUT 1 "pwrite";
    .port_info 12 /INPUT 32 "pwdata";
    .port_info 13 /INPUT 32 "imem_rdata";
    .port_info 14 /NODIR 0 "";
v0x55b27bb9a810_0 .net "clk", 0 0, v0x55b27bb9b920_0;  alias, 1 drivers
v0x55b27bb9a8d0_0 .net "expectedBytes", 15 0, v0x55b27bb97d90_0;  1 drivers
v0x55b27bb9a990_0 .net "imem_addr", 9 0, v0x55b27bb99a90_0;  alias, 1 drivers
v0x55b27bb9aa60_0 .net "imem_ceb", 0 0, v0x55b27bb99c30_0;  alias, 1 drivers
v0x55b27bb9ab30_0 .net "imem_rdata", 31 0, v0x55b27bba6050_0;  alias, 1 drivers
v0x55b27bb9ac20_0 .net "imem_web", 0 0, v0x55b27bb99e90_0;  alias, 1 drivers
v0x55b27bb9acf0_0 .net "paddr", 7 2, L_0x55b27bbc2750;  1 drivers
v0x55b27bb9adc0_0 .net "penable", 0 0, v0x55b27bb96870_0;  alias, 1 drivers
v0x55b27bb9aeb0_0 .net "prdata", 31 0, v0x55b27bb98020_0;  alias, 1 drivers
o0x7f30f627d818 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b27bb9af50_0 .net "pready", 0 0, o0x7f30f627d818;  0 drivers
v0x55b27bb9aff0_0 .net "psel", 0 0, v0x55b27bb96a20_0;  alias, 1 drivers
o0x7f30f627d848 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b27bb9b0e0_0 .net "pslverr", 0 0, o0x7f30f627d848;  0 drivers
v0x55b27bb9b180_0 .net "pwdata", 31 0, v0x55b27bb96b30_0;  alias, 1 drivers
v0x55b27bb9b290_0 .net "pwrite", 0 0, v0x55b27bb96c10_0;  alias, 1 drivers
v0x55b27bb9b380_0 .net "resetB", 0 0, v0x55b27bba6870_0;  alias, 1 drivers
v0x55b27bb9b470_0 .net "start", 0 0, v0x55b27bb98710_0;  1 drivers
S_0x55b27bb97160 .scope module, "bits_regs" "bits_regs" 10 53, 11 3 0, S_0x55b27bb96df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "pready";
    .port_info 1 /OUTPUT 32 "prdata";
    .port_info 2 /OUTPUT 1 "pslverr";
    .port_info 3 /OUTPUT 16 "expected_bytes";
    .port_info 4 /OUTPUT 1 "start";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "resetB";
    .port_info 7 /INPUT 6 "paddr";
    .port_info 8 /INPUT 1 "psel";
    .port_info 9 /INPUT 1 "penable";
    .port_info 10 /INPUT 1 "pwrite";
    .port_info 11 /INPUT 32 "pwdata";
    .port_info 12 /INPUT 1 "done";
    .port_info 13 /INPUT 64 "bits_value";
    .port_info 14 /INPUT 1 "bits_enable";
    .port_info 15 /INPUT 16 "version_sum";
    .port_info 16 /NODIR 0 "";
L_0x55b27bbc2370 .functor AND 1, v0x55b27bb96a20_0, v0x55b27bb96870_0, C4<1>, C4<1>;
L_0x55b27bbc2500 .functor AND 1, L_0x55b27bbc2370, v0x55b27bb96c10_0, C4<1>, C4<1>;
L_0x55b27bbc2600 .functor AND 1, v0x55b27bb96a20_0, v0x55b27bb96870_0, C4<1>, C4<1>;
L_0x55b27bbc2670 .functor NOT 1, v0x55b27bb96c10_0, C4<0>, C4<0>, C4<0>;
L_0x55b27bbc26e0 .functor AND 1, L_0x55b27bbc2600, L_0x55b27bbc2670, C4<1>, C4<1>;
v0x55b27bb97590_0 .net *"_ivl_10", 0 0, L_0x55b27bbc2670;  1 drivers
v0x55b27bb97690_0 .net *"_ivl_4", 0 0, L_0x55b27bbc2370;  1 drivers
v0x55b27bb97770_0 .net *"_ivl_8", 0 0, L_0x55b27bbc2600;  1 drivers
L_0x7f30f6230888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b27bb97830_0 .net "bits_enable", 0 0, L_0x7f30f6230888;  1 drivers
L_0x7f30f6230840 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb978f0_0 .net "bits_value", 63 0, L_0x7f30f6230840;  1 drivers
v0x55b27bb97a20_0 .var "bits_value_latched", 63 0;
v0x55b27bb97b00_0 .net "clk", 0 0, v0x55b27bb9b920_0;  alias, 1 drivers
L_0x7f30f62307f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b27bb97ba0_0 .net "done", 0 0, L_0x7f30f62307f8;  1 drivers
v0x55b27bb97c40_0 .var "done_latched", 0 0;
v0x55b27bb97d90_0 .var "expected_bytes", 15 0;
v0x55b27bb97e70_0 .net "paddr", 7 2, L_0x55b27bbc2750;  alias, 1 drivers
v0x55b27bb97f50_0 .net "penable", 0 0, v0x55b27bb96870_0;  alias, 1 drivers
v0x55b27bb98020_0 .var "prdata", 31 0;
L_0x7f30f6230768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b27bb980f0_0 .net "pready", 0 0, L_0x7f30f6230768;  1 drivers
v0x55b27bb98190_0 .net "psel", 0 0, v0x55b27bb96a20_0;  alias, 1 drivers
L_0x7f30f62307b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b27bb98260_0 .net "pslverr", 0 0, L_0x7f30f62307b0;  1 drivers
v0x55b27bb98300_0 .net "pwdata", 31 0, v0x55b27bb96b30_0;  alias, 1 drivers
v0x55b27bb98500_0 .net "pwrite", 0 0, v0x55b27bb96c10_0;  alias, 1 drivers
v0x55b27bb985d0_0 .net "read_cycle", 0 0, L_0x55b27bbc26e0;  1 drivers
v0x55b27bb98670_0 .net "resetB", 0 0, v0x55b27bba6870_0;  alias, 1 drivers
v0x55b27bb98710_0 .var "start", 0 0;
L_0x7f30f62308d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bb987d0_0 .net "version_sum", 15 0, L_0x7f30f62308d0;  1 drivers
v0x55b27bb988b0_0 .var "version_sum_latched", 15 0;
v0x55b27bb98990_0 .net "write_cycle", 0 0, L_0x55b27bbc2500;  1 drivers
E_0x55b27bb95b30/0 .event negedge, v0x55b27bb98670_0;
E_0x55b27bb95b30/1 .event posedge, v0x55b27bb966b0_0;
E_0x55b27bb95b30 .event/or E_0x55b27bb95b30/0, E_0x55b27bb95b30/1;
E_0x55b27bb97520/0 .event anyedge, v0x55b27bb97e70_0, v0x55b27bb97a20_0, v0x55b27bb988b0_0, v0x55b27bb97ba0_0;
E_0x55b27bb97520/1 .event anyedge, v0x55b27bb985d0_0;
E_0x55b27bb97520 .event/or E_0x55b27bb97520/0, E_0x55b27bb97520/1;
S_0x55b27bb98c50 .scope module, "imem_controller" "imem_controller" 10 83, 12 1 0, S_0x55b27bb96df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "imem_ceb";
    .port_info 1 /OUTPUT 1 "imem_web";
    .port_info 2 /OUTPUT 10 "imem_addr";
    .port_info 3 /OUTPUT 1 "done_reading_memory";
    .port_info 4 /OUTPUT 128 "instruction_word";
    .port_info 5 /OUTPUT 16 "instruction_valid_bytes";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "resetB";
    .port_info 8 /INPUT 32 "imem_rdata";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /INPUT 16 "expectedBytes";
P_0x55b27bb98e00 .param/l "DONE" 0 12 67, C4<1111>;
P_0x55b27bb98e40 .param/l "FINISH_RD" 0 12 65, C4<0110>;
P_0x55b27bb98e80 .param/l "IDLE" 0 12 59, C4<0000>;
P_0x55b27bb98ec0 .param/l "READ_INST0" 0 12 61, C4<0010>;
P_0x55b27bb98f00 .param/l "READ_INST1" 0 12 62, C4<0011>;
P_0x55b27bb98f40 .param/l "READ_INST2" 0 12 63, C4<0100>;
P_0x55b27bb98f80 .param/l "READ_INST3" 0 12 64, C4<0101>;
P_0x55b27bb98fc0 .param/l "READ_WAIT" 0 12 60, C4<0001>;
v0x55b27bb99520_0 .var "byteCounter", 16 0;
v0x55b27bb99620_0 .var "byteCounter_next", 16 0;
v0x55b27bb99700_0 .net "clk", 0 0, v0x55b27bb9b920_0;  alias, 1 drivers
v0x55b27bb99820_0 .var "done_reading_memory", 0 0;
v0x55b27bb998c0_0 .var "done_reading_memory_next", 0 0;
v0x55b27bb999d0_0 .net "expectedBytes", 15 0, v0x55b27bb97d90_0;  alias, 1 drivers
v0x55b27bb99a90_0 .var "imem_addr", 9 0;
v0x55b27bb99b50_0 .var "imem_addr_next", 9 0;
v0x55b27bb99c30_0 .var "imem_ceb", 0 0;
v0x55b27bb99cf0_0 .var "imem_ceb_next", 0 0;
v0x55b27bb99db0_0 .net "imem_rdata", 31 0, v0x55b27bba6050_0;  alias, 1 drivers
v0x55b27bb99e90_0 .var "imem_web", 0 0;
v0x55b27bb99f50_0 .var "imem_web_next", 0 0;
o0x7f30f627d518 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55b27bb9a010_0 .net "instruction_valid_bytes", 15 0, o0x7f30f627d518;  0 drivers
v0x55b27bb9a0f0_0 .var "instruction_word", 127 0;
v0x55b27bb9a1d0_0 .var "instruction_word_next", 127 0;
v0x55b27bb9a2b0_0 .net "resetB", 0 0, v0x55b27bba6870_0;  alias, 1 drivers
v0x55b27bb9a460_0 .net "start", 0 0, v0x55b27bb98710_0;  alias, 1 drivers
v0x55b27bb9a530_0 .var "state", 3 0;
v0x55b27bb9a5d0_0 .var "state_next", 3 0;
E_0x55b27bb994a0/0 .event anyedge, v0x55b27bb9a0f0_0, v0x55b27bb99a90_0, v0x55b27bb99520_0, v0x55b27bb97d90_0;
E_0x55b27bb994a0/1 .event anyedge, v0x55b27bb98710_0, v0x55b27bb9a530_0;
E_0x55b27bb994a0 .event/or E_0x55b27bb994a0/0, E_0x55b27bb994a0/1;
S_0x55b27bb9b720 .scope module, "clk_generator" "clk_generator" 8 58, 13 1 0, S_0x55b27bb48e10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk";
v0x55b27bb9b920_0 .var "clk", 0 0;
S_0x55b27bb9bab0 .scope module, "imem" "mem1024x32" 8 46, 14 1 0, S_0x55b27bb48e10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "rdata";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ceb";
    .port_info 3 /INPUT 1 "web";
    .port_info 4 /INPUT 10 "addr";
    .port_info 5 /INPUT 32 "wdata";
v0x55b27bb9bd20_0 .net "addr", 9 0, v0x55b27bb99a90_0;  alias, 1 drivers
v0x55b27bb9be30_0 .net "ceb", 0 0, v0x55b27bb99c30_0;  alias, 1 drivers
v0x55b27bb9bf40_0 .net "clk", 0 0, v0x55b27bb9b920_0;  alias, 1 drivers
v0x55b27bb9bfe0 .array "mem", 1023 0, 31 0;
v0x55b27bba6050_0 .var "rdata", 31 0;
L_0x7f30f6230918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b27bba61b0_0 .net "wdata", 31 0, L_0x7f30f6230918;  1 drivers
v0x55b27bba6290_0 .net "web", 0 0, v0x55b27bb99e90_0;  alias, 1 drivers
S_0x55b27bba6480 .scope module, "reset_generator" "reset_generator" 8 62, 15 1 0, S_0x55b27bb48e10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "resetB";
    .port_info 1 /INPUT 1 "clk";
v0x55b27bba66d0_0 .net "clk", 0 0, v0x55b27bb9b920_0;  alias, 1 drivers
v0x55b27bba6790_0 .var "counter", 4 0;
v0x55b27bba6870_0 .var "resetB", 0 0;
S_0x55b27bb4b220 .scope module, "dumpvars" "dumpvars" 16 1;
 .timescale -9 -9;
S_0x55b27bb4d630 .scope module, "mem16384x64" "mem16384x64" 17 1;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 64 "rdata";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ceb";
    .port_info 3 /INPUT 1 "web";
    .port_info 4 /INPUT 14 "addr";
    .port_info 5 /INPUT 64 "wdata";
o0x7f30f6289d58 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x55b27bba7400_0 .net "addr", 13 0, o0x7f30f6289d58;  0 drivers
o0x7f30f6289d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b27bba7500_0 .net "ceb", 0 0, o0x7f30f6289d88;  0 drivers
o0x7f30f6289db8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b27bba75c0_0 .net "clk", 0 0, o0x7f30f6289db8;  0 drivers
v0x55b27bba7660 .array "mem", 16383 0, 63 0;
v0x55b27bba7720_0 .var "rdata", 63 0;
o0x7f30f6289e18 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b27bba7800_0 .net "wdata", 63 0, o0x7f30f6289e18;  0 drivers
o0x7f30f6289e48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b27bba78e0_0 .net "web", 0 0, o0x7f30f6289e48;  0 drivers
E_0x55b27bba7380 .event posedge, v0x55b27bba75c0_0;
    .scope S_0x55b27bb422b0;
T_3 ;
    %wait E_0x55b27bb7f8a0;
    %load/vec4 v0x55b27bb73d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55b27bb869a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55b27bb86a80_0;
    %assign/vec4 v0x55b27bb869a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b27bb422b0;
T_4 ;
    %wait E_0x55b27ba90120;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55b27bb86a80_0, 0, 64;
    %load/vec4 v0x55b27bb74320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x55b27bb74b20_0;
    %load/vec4 v0x55b27bb751b0_0;
    %add;
    %store/vec4 v0x55b27bb86a80_0, 0, 64;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x55b27bb74b20_0;
    %load/vec4 v0x55b27bb751b0_0;
    %mul;
    %store/vec4 v0x55b27bb86a80_0, 0, 64;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x55b27bb751b0_0;
    %load/vec4 v0x55b27bb74b20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %load/vec4 v0x55b27bb74b20_0;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %load/vec4 v0x55b27bb751b0_0;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x55b27bb86a80_0, 0, 64;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x55b27bb74b20_0;
    %load/vec4 v0x55b27bb751b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0x55b27bb74b20_0;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v0x55b27bb751b0_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v0x55b27bb86a80_0, 0, 64;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 0, 0, 63;
    %load/vec4 v0x55b27bb751b0_0;
    %load/vec4 v0x55b27bb74b20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b27bb86a80_0, 0, 64;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 63;
    %load/vec4 v0x55b27bb74b20_0;
    %load/vec4 v0x55b27bb751b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b27bb86a80_0, 0, 64;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 63;
    %load/vec4 v0x55b27bb74b20_0;
    %load/vec4 v0x55b27bb751b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b27bb86a80_0, 0, 64;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55b27bb87c20;
T_5 ;
    %wait E_0x55b27bb87f30;
    %load/vec4 v0x55b27bb8a5b0_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55b27bb8a8b0_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 80, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55b27bb89fd0_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 75, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55b27bb8a250_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x55b27bb8aa70_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 65, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x55b27bb8ac30_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0x55b27bb89e50_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x55b27bb8a990_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 50, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0x55b27bb8a410_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 45, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0x55b27bb89d70_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 40, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %load/vec4 v0x55b27bb8a710_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v0x55b27bb8a7d0_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 30, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.22, 8;
    %load/vec4 v0x55b27bb8a090_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %load/vec4 v0x55b27bb8a170_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 20, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.25;
T_5.24 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.26, 8;
    %load/vec4 v0x55b27bb8ab50_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.27;
T_5.26 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.28, 8;
    %load/vec4 v0x55b27bb8ad10_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 10, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
    %jmp T_5.29;
T_5.28 ;
    %load/vec4 v0x55b27bb8adf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.30, 8;
    %load/vec4 v0x55b27bb8a5b0_0;
    %store/vec4 v0x55b27bb89cb0_0, 0, 64;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v0x55b27bb89b50_0, 0, 7;
T_5.30 ;
T_5.29 ;
T_5.27 ;
T_5.25 ;
T_5.23 ;
T_5.21 ;
T_5.19 ;
T_5.17 ;
T_5.15 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b27bb87c20;
T_6 ;
    %wait E_0x55b27bb87eb0;
    %load/vec4 v0x55b27bb8a670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55b27bb8a4f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55b27bb89a90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55b27bb89f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55b27bb89cb0_0;
    %assign/vec4 v0x55b27bb8a4f0_0, 0;
    %load/vec4 v0x55b27bb89b50_0;
    %assign/vec4 v0x55b27bb89a90_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b27bb97160;
T_7 ;
    %wait E_0x55b27bb97520;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b27bb98020_0, 0, 32;
    %load/vec4 v0x55b27bb97e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x55b27bb97ba0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x55b27bb98020_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55b27bb97d90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b27bb98020_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55b27bb988b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b27bb98020_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x55b27bb97a20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55b27bb98020_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55b27bb97a20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55b27bb98020_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55b27bb97160;
T_8 ;
    %wait E_0x55b27bb95b30;
    %load/vec4 v0x55b27bb98670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b27bb98710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b27bb97d90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55b27bb98500_0;
    %load/vec4 v0x55b27bb97e70_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55b27bb98300_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55b27bb98710_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55b27bb98500_0;
    %load/vec4 v0x55b27bb97e70_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55b27bb98300_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x55b27bb97d90_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b27bb98710_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b27bb97160;
T_9 ;
    %wait E_0x55b27bb95b30;
    %load/vec4 v0x55b27bb98670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b27bb97c40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b27bb988b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55b27bb97a20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55b27bb98710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b27bb97c40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b27bb988b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55b27bb97a20_0, 0, 64;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55b27bb97ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b27bb97c40_0, 0;
    %load/vec4 v0x55b27bb987d0_0;
    %assign/vec4 v0x55b27bb988b0_0, 0;
    %load/vec4 v0x55b27bb978f0_0;
    %assign/vec4 v0x55b27bb97a20_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b27bb98c50;
T_10 ;
    %wait E_0x55b27bb994a0;
    %load/vec4 v0x55b27bb9a530_0;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb99cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb99f50_0, 0, 1;
    %load/vec4 v0x55b27bb99a90_0;
    %store/vec4 v0x55b27bb99b50_0, 0, 10;
    %load/vec4 v0x55b27bb99520_0;
    %store/vec4 v0x55b27bb99620_0, 0, 17;
    %load/vec4 v0x55b27bb9a0f0_0;
    %store/vec4 v0x55b27bb9a1d0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb998c0_0, 0, 1;
    %load/vec4 v0x55b27bb9a530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x55b27bb9a460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb99cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb99f50_0, 0, 1;
    %load/vec4 v0x55b27bb99a90_0;
    %store/vec4 v0x55b27bb99b50_0, 0, 10;
    %load/vec4 v0x55b27bb99520_0;
    %addi 4, 0, 17;
    %store/vec4 v0x55b27bb99620_0, 0, 17;
T_10.8 ;
    %jmp T_10.7;
T_10.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %load/vec4 v0x55b27bb99520_0;
    %load/vec4 v0x55b27bb999d0_0;
    %pad/u 17;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.10, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb99cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb99f50_0, 0, 1;
    %load/vec4 v0x55b27bb99a90_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55b27bb99b50_0, 0, 10;
    %load/vec4 v0x55b27bb99520_0;
    %addi 4, 0, 17;
    %store/vec4 v0x55b27bb99620_0, 0, 17;
T_10.10 ;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x55b27bb99520_0;
    %load/vec4 v0x55b27bb999d0_0;
    %pad/u 17;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.12, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb99cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb99f50_0, 0, 1;
    %load/vec4 v0x55b27bb99a90_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55b27bb99b50_0, 0, 10;
    %load/vec4 v0x55b27bb99520_0;
    %addi 4, 0, 17;
    %store/vec4 v0x55b27bb99620_0, 0, 17;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb998c0_0, 0, 1;
T_10.13 ;
    %load/vec4 v0x55b27bb99db0_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b27bb9a1d0_0, 4, 32;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x55b27bb99520_0;
    %load/vec4 v0x55b27bb999d0_0;
    %pad/u 17;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.14, 5;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb99cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb99f50_0, 0, 1;
    %load/vec4 v0x55b27bb99a90_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55b27bb99b50_0, 0, 10;
    %load/vec4 v0x55b27bb99520_0;
    %addi 4, 0, 17;
    %store/vec4 v0x55b27bb99620_0, 0, 17;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb998c0_0, 0, 1;
T_10.15 ;
    %load/vec4 v0x55b27bb99db0_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b27bb9a1d0_0, 4, 32;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x55b27bb99520_0;
    %load/vec4 v0x55b27bb999d0_0;
    %pad/u 17;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.16, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb99cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb99f50_0, 0, 1;
    %load/vec4 v0x55b27bb99a90_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55b27bb99b50_0, 0, 10;
    %load/vec4 v0x55b27bb99520_0;
    %addi 4, 0, 17;
    %store/vec4 v0x55b27bb99620_0, 0, 17;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb998c0_0, 0, 1;
T_10.17 ;
    %load/vec4 v0x55b27bb99db0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b27bb9a1d0_0, 4, 32;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x55b27bb99520_0;
    %load/vec4 v0x55b27bb999d0_0;
    %pad/u 17;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.18, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %jmp T_10.19;
T_10.18 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb998c0_0, 0, 1;
T_10.19 ;
    %load/vec4 v0x55b27bb99db0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b27bb9a1d0_0, 4, 32;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x55b27bb99520_0;
    %load/vec4 v0x55b27bb999d0_0;
    %pad/u 17;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.20, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb99cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb99f50_0, 0, 1;
    %load/vec4 v0x55b27bb99a90_0;
    %addi 1, 0, 10;
    %store/vec4 v0x55b27bb99b50_0, 0, 10;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55b27bb9a5d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bb998c0_0, 0, 1;
T_10.21 ;
    %load/vec4 v0x55b27bb99db0_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b27bb9a1d0_0, 4, 32;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55b27bb98c50;
T_11 ;
    %wait E_0x55b27bb95b30;
    %load/vec4 v0x55b27bb9a2b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b27bb9a530_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55b27bb99520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b27bb99c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b27bb99e90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55b27bb99a90_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x55b27bb9a0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b27bb99820_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55b27bb9a5d0_0;
    %assign/vec4 v0x55b27bb9a530_0, 0;
    %load/vec4 v0x55b27bb99620_0;
    %assign/vec4 v0x55b27bb99520_0, 0;
    %load/vec4 v0x55b27bb99cf0_0;
    %assign/vec4 v0x55b27bb99c30_0, 0;
    %load/vec4 v0x55b27bb99f50_0;
    %assign/vec4 v0x55b27bb99e90_0, 0;
    %load/vec4 v0x55b27bb99b50_0;
    %assign/vec4 v0x55b27bb99a90_0, 0;
    %load/vec4 v0x55b27bb9a1d0_0;
    %assign/vec4 v0x55b27bb9a0f0_0, 0;
    %load/vec4 v0x55b27bb998c0_0;
    %assign/vec4 v0x55b27bb99820_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55b27bb9bab0;
T_12 ;
    %vpi_call 14 22 "$readmemh", "memory.mem", v0x55b27bb9bfe0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x55b27bb9bab0;
T_13 ;
    %wait E_0x55b27bb960a0;
    %load/vec4 v0x55b27bb9be30_0;
    %nor/r;
    %load/vec4 v0x55b27bba6290_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55b27bba61b0_0;
    %load/vec4 v0x55b27bb9bd20_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b27bb9bfe0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55b27bb9bab0;
T_14 ;
    %wait E_0x55b27bb960a0;
    %load/vec4 v0x55b27bb9be30_0;
    %nor/r;
    %load/vec4 v0x55b27bba6290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55b27bb9bd20_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55b27bb9bfe0, 4;
    %assign/vec4 v0x55b27bba6050_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55b27bb9b720;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bb9b920_0, 0, 1;
T_15.0 ;
    %delay 5, 0;
    %load/vec4 v0x55b27bb9b920_0;
    %inv;
    %store/vec4 v0x55b27bb9b920_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x55b27bba6480;
T_16 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55b27bba6790_0, 0, 5;
    %wait E_0x55b27bb95e20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bba6870_0, 0, 1;
    %wait E_0x55b27bb95e20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b27bba6870_0, 0, 1;
T_16.0 ;
    %load/vec4 v0x55b27bba6790_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.1, 5;
    %wait E_0x55b27bb960a0;
    %load/vec4 v0x55b27bba6790_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55b27bba6790_0, 0, 5;
    %jmp T_16.0;
T_16.1 ;
    %wait E_0x55b27bb95e20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b27bba6870_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55b27bb48e10;
T_17 ;
    %wait E_0x55b27bb95920;
    %wait E_0x55b27baf9350;
    %wait E_0x55b27bb95e20;
    %fork TD_bits_testbench.apb_driver.idle, S_0x55b27bb95c20;
    %join;
    %wait E_0x55b27bb95e20;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x55b27bb964f0_0, 0, 8;
    %load/vec4 v0x55b27bba69f0_0;
    %store/vec4 v0x55b27bb965d0_0, 0, 32;
    %fork TD_bits_testbench.apb_driver.write, S_0x55b27bb962e0;
    %join;
    %fork TD_bits_testbench.apb_driver.idle, S_0x55b27bb95c20;
    %join;
    %wait E_0x55b27bb95e20;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b27bb964f0_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55b27bb965d0_0, 0, 32;
    %fork TD_bits_testbench.apb_driver.write, S_0x55b27bb962e0;
    %join;
    %fork TD_bits_testbench.apb_driver.idle, S_0x55b27bb95c20;
    %join;
    %delay 500, 0;
    %vpi_call 8 94 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x55b27bb4b220;
T_18 ;
    %vpi_call 16 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b27bb48e10 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x55b27bb4d630;
T_19 ;
    %wait E_0x55b27bba7380;
    %load/vec4 v0x55b27bba7500_0;
    %nor/r;
    %load/vec4 v0x55b27bba78e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x55b27bba7800_0;
    %load/vec4 v0x55b27bba7400_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b27bba7660, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55b27bb4d630;
T_20 ;
    %wait E_0x55b27bba7380;
    %load/vec4 v0x55b27bba7500_0;
    %nor/r;
    %load/vec4 v0x55b27bba78e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55b27bba7400_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55b27bba7660, 4;
    %assign/vec4 v0x55b27bba7720_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./verilog/operator.v";
    "./verilog/bits_core.v";
    "./verilog/bits_fsm.v";
    "./verilog/number_top.v";
    "./verilog/number_brian.v";
    "./verilog/number_decoder.v";
    "./testbench/bits_testbench.v";
    "./testbench/apb_driver.v";
    "./verilog/bits_top.v";
    "./verilog/bits_regs.v";
    "./verilog/imem_controller.v";
    "./testbench/clk_generator.v";
    "./testbench/mem1024x32.v";
    "./testbench/reset_generator.v";
    "./testbench/dumpvars.v";
    "./testbench/mem16384x64.v";
