

================================================================
== Vitis HLS Report for 'Mem2Stream_Batch_64u_3072u_s'
================================================================
* Date:           Thu May 29 09:36:27 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108  |Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16  |      387|      387|   3.870 us|   3.870 us|   387|   387|       no|
        |grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117   |Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1   |     6147|     6147|  61.470 us|  61.470 us|  6147|  6147|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_166_1  |        ?|        ?|  398 ~ 6158|          -|          -|     ?|        no|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    246|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     160|    172|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    384|    -|
|Register         |        -|    -|     122|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     282|    802|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+----+-----+
    |grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117   |Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1   |        0|   0|  82|  86|    0|
    |grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108  |Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16  |        0|   0|  78|  86|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+----+-----+
    |Total                                                             |                                                       |        0|   0| 160| 172|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln140_fu_182_p2               |         +|   0|  0|  71|          64|          64|
    |rep_10_fu_207_p2                  |         +|   0|  0|  39|          32|           1|
    |rep_9_fu_217_p2                   |         +|   0|  0|  39|          32|           5|
    |sub_ln170_fu_164_p2               |         -|   0|  0|  39|          32|          32|
    |icmp_ln166_fu_138_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln168_fu_147_p2              |      icmp|   0|  0|  13|           4|           4|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 246|         199|         141|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  106|         21|    1|         21|
    |ap_done                 |    9|          2|    1|          2|
    |hostmem_blk_n_AR        |    9|          2|    1|          2|
    |inter0_din              |    9|          2|   64|        128|
    |inter0_write            |   14|          3|    1|          3|
    |m_axi_hostmem_ARADDR    |   20|          4|   64|        256|
    |m_axi_hostmem_ARBURST   |   14|          3|    2|          6|
    |m_axi_hostmem_ARCACHE   |   14|          3|    4|         12|
    |m_axi_hostmem_ARID      |   14|          3|    1|          3|
    |m_axi_hostmem_ARLEN     |   25|          5|   32|        160|
    |m_axi_hostmem_ARLOCK    |   14|          3|    2|          6|
    |m_axi_hostmem_ARPROT    |   14|          3|    3|          9|
    |m_axi_hostmem_ARQOS     |   14|          3|    4|         12|
    |m_axi_hostmem_ARREGION  |   14|          3|    4|         12|
    |m_axi_hostmem_ARSIZE    |   14|          3|    3|          9|
    |m_axi_hostmem_ARUSER    |   14|          3|    1|          3|
    |m_axi_hostmem_ARVALID   |   20|          4|    1|          4|
    |m_axi_hostmem_RREADY    |   14|          3|    1|          3|
    |numReps_c160_blk_n      |    9|          2|    1|          2|
    |real_start              |    9|          2|    1|          2|
    |rep_fu_76               |   14|          3|   32|         96|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  384|         80|  224|        751|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  20|   0|   20|          0|
    |ap_done_reg                                                                    |   1|   0|    1|          0|
    |empty_reg_245                                                                  |   4|   0|    4|          0|
    |grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_16_fu_108_ap_start_reg  |   1|   0|    1|          0|
    |grp_Mem2Stream_Batch_64u_3072u_Pipeline_VITIS_LOOP_140_1_fu_117_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln168_reg_256                                                             |   1|   0|    1|          0|
    |rep_fu_76                                                                      |  32|   0|   32|          0|
    |start_once_reg                                                                 |   1|   0|    1|          0|
    |trunc_ln2_reg_260                                                              |  61|   0|   61|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 122|   0|  122|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 3072u>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 3072u>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 3072u>|  return value|
|start_full_n                 |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 3072u>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 3072u>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 3072u>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 3072u>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 3072u>|  return value|
|start_out                    |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 3072u>|  return value|
|start_write                  |  out|    1|  ap_ctrl_hs|  Mem2Stream_Batch<64u, 3072u>|  return value|
|m_axi_hostmem_AWVALID        |  out|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_AWREADY        |   in|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_AWADDR         |  out|   64|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_AWID           |  out|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_AWLEN          |  out|   32|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_AWSIZE         |  out|    3|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_AWBURST        |  out|    2|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_AWLOCK         |  out|    2|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_AWCACHE        |  out|    4|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_AWPROT         |  out|    3|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_AWQOS          |  out|    4|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_AWREGION       |  out|    4|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_AWUSER         |  out|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_WVALID         |  out|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_WREADY         |   in|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_WDATA          |  out|   64|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_WSTRB          |  out|    8|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_WLAST          |  out|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_WID            |  out|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_WUSER          |  out|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARVALID        |  out|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARREADY        |   in|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARADDR         |  out|   64|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARID           |  out|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARLEN          |  out|   32|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARSIZE         |  out|    3|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARBURST        |  out|    2|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARLOCK         |  out|    2|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARCACHE        |  out|    4|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARPROT         |  out|    3|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARQOS          |  out|    4|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARREGION       |  out|    4|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_ARUSER         |  out|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_RVALID         |   in|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_RREADY         |  out|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_RDATA          |   in|   64|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_RLAST          |   in|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_RID            |   in|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_RFIFONUM       |   in|    9|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_RUSER          |   in|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_RRESP          |   in|    2|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_BVALID         |   in|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_BREADY         |  out|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_BRESP          |   in|    2|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_BID            |   in|    1|       m_axi|                       hostmem|       pointer|
|m_axi_hostmem_BUSER          |   in|    1|       m_axi|                       hostmem|       pointer|
|in_r                         |   in|   64|     ap_none|                          in_r|        scalar|
|inter0_din                   |  out|   64|     ap_fifo|                        inter0|       pointer|
|inter0_num_data_valid        |   in|    3|     ap_fifo|                        inter0|       pointer|
|inter0_fifo_cap              |   in|    3|     ap_fifo|                        inter0|       pointer|
|inter0_full_n                |   in|    1|     ap_fifo|                        inter0|       pointer|
|inter0_write                 |  out|    1|     ap_fifo|                        inter0|       pointer|
|numReps                      |   in|   32|     ap_none|                       numReps|        scalar|
|numReps_c160_din             |  out|   32|     ap_fifo|                  numReps_c160|       pointer|
|numReps_c160_num_data_valid  |   in|    3|     ap_fifo|                  numReps_c160|       pointer|
|numReps_c160_fifo_cap        |   in|    3|     ap_fifo|                  numReps_c160|       pointer|
|numReps_c160_full_n          |   in|    1|     ap_fifo|                  numReps_c160|       pointer|
|numReps_c160_write           |  out|    1|     ap_fifo|                  numReps_c160|       pointer|
+-----------------------------+-----+-----+------------+------------------------------+--------------+

