
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.746355                       # Number of seconds simulated
sim_ticks                                1746354632500                       # Number of ticks simulated
final_tick                               1746354632500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 444603                       # Simulator instruction rate (inst/s)
host_op_rate                                   779224                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1552869640                       # Simulator tick rate (ticks/s)
host_mem_usage                                 651596                       # Number of bytes of host memory used
host_seconds                                  1124.60                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313784                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       442769152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          442812352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     75779328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75779328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6918268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6918943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1184052                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1184052                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              24737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          253539083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             253563820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         24737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            24737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43392863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43392863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43392863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             24737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         253539083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            296956684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6918943                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1184052                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6918943                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1184052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              442249472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  562880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75778304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               442812352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75779328                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   8795                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            444186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            428284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            428195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            437818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            420689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            423602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            428277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            420300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            427851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            425578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           427756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           434214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           440722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           442561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           439516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           440599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             72806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             70700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             71464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             70574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76174                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1746339419500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6918943                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1184052                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6910148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  71094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  71095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  71093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  71092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  71092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  71093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  71092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6009656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.199239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.395360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   108.250208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5357858     89.15%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       473589      7.88%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57490      0.96%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23708      0.39%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17055      0.28%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13550      0.23%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10339      0.17%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6995      0.12%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        49072      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6009656                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        71092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      97.199994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.988316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    152.135397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         62664     88.14%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6043      8.50%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1865      2.62%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          445      0.63%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           63      0.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         71092                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        71092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.654982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.629960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46894     65.96%     65.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1841      2.59%     68.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22348     31.44%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         71092                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 215939641500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            345504916500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                34550740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31249.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49999.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       253.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    253.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1488162                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  596366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     215517.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21298355820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11320344585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             24499846140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3088230300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         133325250240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         113826743370                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4405831680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    502924831050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     81604202400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      49331624040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           945638861865                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            541.493029                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1485222346750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5386374000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   56492930000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 169814538000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 212511381500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  199244138250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1102905270750                       # Time in different power states
system.mem_ctrls_1.actEnergy              21610588020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11486299935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             24838610580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3092437620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         133127336160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         113768542950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4513276320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    502989407490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     80742975360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      49756859460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           945939970965                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            541.665451                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1485076775000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5331177250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   56408640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 171763441250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 210269030500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  199536326000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1103046017500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3492709265                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313784                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966681                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966681                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046955                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076420                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505516                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763597                       # number of memory refs
system.cpu.num_load_insts                   221285041                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3492709265                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420257     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285041     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313784                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          12425453                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.847793                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           281351248                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12426477                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.641272                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         678767500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.847793                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          648                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2362648277                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2362648277                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    209264758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       209264758                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72086490                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72086490                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     281351248                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        281351248                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    281351248                       # number of overall hits
system.cpu.dcache.overall_hits::total       281351248                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12034410                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12034410                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       392067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       392067                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12426477                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12426477                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12426477                       # number of overall misses
system.cpu.dcache.overall_misses::total      12426477                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 763713060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 763713060000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23920763000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23920763000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 787633823000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 787633823000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 787633823000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 787633823000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.054381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054381                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005409                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.042299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042299                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.042299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042299                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63460.781210                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63460.781210                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61011.926533                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61011.926533                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63383.517549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63383.517549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63383.517549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63383.517549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2479572                       # number of writebacks
system.cpu.dcache.writebacks::total           2479572                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12034410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12034410                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       392067                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       392067                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12426477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12426477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12426477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12426477                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 751678650000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 751678650000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23528696000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23528696000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 775207346000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 775207346000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 775207346000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 775207346000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.054381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.042299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042299                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62460.781210                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62460.781210                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60011.926533                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60011.926533                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62383.517549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62383.517549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62383.517549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62383.517549                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 8                       # number of replacements
system.cpu.icache.tags.tagsinuse           632.762159                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317267                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1001948.619822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   632.762159                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.617932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.617932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          668                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          668                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5418544220                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5418544220                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677317267                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317267                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317267                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317267                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317267                       # number of overall hits
system.cpu.icache.overall_hits::total       677317267                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     59361000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59361000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     59361000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59361000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     59361000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59361000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 87812.130178                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87812.130178                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 87812.130178                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87812.130178                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 87812.130178                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87812.130178                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks            8                       # number of writebacks
system.cpu.icache.writebacks::total                 8                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     58685000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58685000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     58685000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58685000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     58685000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58685000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 86812.130178                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86812.130178                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 86812.130178                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86812.130178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 86812.130178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86812.130178                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6926618                       # number of replacements
system.l2.tags.tagsinuse                  8182.516559                       # Cycle average of tags in use
system.l2.tags.total_refs                    17914995                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6934810                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.583343                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4936698000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       29.547617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.353241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8151.615701                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.995070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998842                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 205755714                       # Number of tag accesses
system.l2.tags.data_accesses                205755714                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2479572                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2479572                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            8                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                8                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             170030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                170030                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5338179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5338179                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               5508209                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5508210                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              5508209                       # number of overall hits
system.l2.overall_hits::total                 5508210                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           222037                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              222037                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6696231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6696231                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6918268                       # number of demand (read+write) misses
system.l2.demand_misses::total                6918943                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            6918268                       # number of overall misses
system.l2.overall_misses::total               6918943                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21155280000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21155280000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     57658000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57658000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 677576155500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 677576155500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      57658000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  698731435500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     698789093500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     57658000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 698731435500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    698789093500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2479572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2479572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            8                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            8                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         392067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            392067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12034410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12034410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12426477                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12427153                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12426477                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12427153                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.566324                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.566324                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.556424                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.556424                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.556736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.556760                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.556736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.556760                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95278.174358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95278.174358                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85419.259259                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85419.259259                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101187.691330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101187.691330                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85419.259259                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 100998.029492                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100996.509655                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85419.259259                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 100998.029492                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100996.509655                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1184052                       # number of writebacks
system.l2.writebacks::total                   1184052                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2808                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       222037                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         222037                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6696231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6696231                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6918268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6918943                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6918268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6918943                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18934910000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18934910000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     50908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 610613845500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 610613845500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     50908000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 629548755500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 629599663500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     50908000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 629548755500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 629599663500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.566324                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.566324                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.556424                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.556424                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.556736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.556760                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.556736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.556760                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85278.174358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85278.174358                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75419.259259                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75419.259259                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91187.691330                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91187.691330                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75419.259259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 90998.029492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90996.509655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75419.259259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 90998.029492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90996.509655                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      13829011                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6910068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6696906                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1184052                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5726016                       # Transaction distribution
system.membus.trans_dist::ReadExReq            222037                       # Transaction distribution
system.membus.trans_dist::ReadExResp           222037                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6696906                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20747954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20747954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20747954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    518591680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    518591680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               518591680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6918943                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6918943    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6918943                       # Request fanout histogram
system.membus.reqLayer2.occupancy         18572283500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        38553121500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     24852614                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     12425461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          19358                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        19358                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1746354632500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12035086                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3663624                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            8                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15688447                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           392067                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          392067                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12034410                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37278407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37279767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    953987136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              954030912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6926618                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75779328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19353771                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031611                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19334412     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19359      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19353771                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14905887000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18639715500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
