digraph L1Cache { 
NP -> L1_IS[label="Load / Ifetch"] ;
NP -> L1_IM[label="Store"] ;
L1_I -> L1_IS[label="Load / Ifetch"] ;
L1_I -> L1_IM[label="Store"] ;
L1_S -> L1_IM[label="Store"] ;
L1_S -> L1_I[label="L1_INV_S"] ;
L1_S -> L1_SI[label="L1_Replacement / L1_WriteBack"] ;
L1_M -> L1_I[label="L1_INV"] ;
L1_M -> L1_S[label="L1_DownGrade"] ;
L1_M -> L1_MI[label="L1_Replacement / L1_WriteBack"] ;
L1_IS -> L1_ISI[label="L1_INV_S"] ;
L1_IS -> L1_S[label="L1_Data"] ;
L1_IS -> L1_I[label="L1_Data_I"] ;
L1_ISI -> L1_I[label="L1_Data"] ;
L1_IM -> L1_IMI[label="L1_INV"] ;
L1_IM -> L1_IMS[label="L1_DownGrade"] ;
L1_IM -> L1_M[label="L1_Data"] ;
L1_IM -> L1_S[label="L1_Data_S"] ;
L1_IM -> L1_I[label="L1_Data_I"] ;
L1_IMI -> L1_I[label="L1_Data"] ;
L1_IMS -> L1_IMSI[label="L1_INV_S"] ;
L1_IMS -> L1_S[label="L1_Data"] ;
L1_IMSI -> L1_I[label="L1_Data"] ;
L1_SI -> L1_I[label="L1_PutAck"] ;
L1_MI -> L1_SI[label="L1_DownGrade"] ;
L1_MI -> L1_I[label="L1_PutAck
}