{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715506780886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715506780887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 12:39:40 2024 " "Processing started: Sun May 12 12:39:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715506780887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715506780887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715506780887 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715506781474 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Test_02_ultrsonics_distance.v(37) " "Verilog HDL information at Test_02_ultrsonics_distance.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1715506781603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_02_ultrsonics_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file test_02_ultrsonics_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_02_ultrsonics_distance " "Found entity 1: Test_02_ultrsonics_distance" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715506781610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715506781610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setsevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file setsevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 setSevenseg " "Found entity 1: setSevenseg" {  } { { "setSevenseg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/setSevenseg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715506781610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715506781610 ""}
{ "Error" "EVRFX_VERI_TASK_WRONG_USAGE" "setSevenseg Test_02_ultrsonics_distance.v(56) " "Verilog HDL error at Test_02_ultrsonics_distance.v(56): \"setSevenseg\" is not a task or void function" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 56 0 0 } }  } 0 10159 "Verilog HDL error at %2!s!: \"%1!s!\" is not a task or void function" 0 0 "Quartus II" 0 -1 1715506781620 ""}
{ "Error" "EVRFX_VERI_TASK_WRONG_USAGE" "setSevenseg Test_02_ultrsonics_distance.v(58) " "Verilog HDL error at Test_02_ultrsonics_distance.v(58): \"setSevenseg\" is not a task or void function" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 58 0 0 } }  } 0 10159 "Verilog HDL error at %2!s!: \"%1!s!\" is not a task or void function" 0 0 "Quartus II" 0 -1 1715506781620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/output_files/Test_02_ultrsonics_distance.map.smsg " "Generated suppressed messages file C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/output_files/Test_02_ultrsonics_distance.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715506781670 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715506781770 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 12 12:39:41 2024 " "Processing ended: Sun May 12 12:39:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715506781770 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715506781770 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715506781770 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715506781770 ""}
