// Seed: 2527723757
module module_0 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    output tri id_5,
    input wire id_6,
    output wand id_7,
    input supply0 id_8,
    output wand id_9,
    input tri id_10,
    output wand id_11,
    input uwire id_12,
    input tri1 id_13,
    output wire id_14,
    input uwire id_15,
    output supply0 id_16,
    input tri0 id_17,
    input wand id_18,
    output uwire id_19
    , id_32,
    output wand id_20
    , id_33,
    input tri0 id_21,
    output supply1 id_22,
    input wor id_23,
    output tri0 id_24,
    input wand id_25,
    output uwire id_26,
    input uwire id_27,
    output wor id_28,
    input tri id_29,
    input wor id_30
);
  assign id_16 = id_2;
  assign module_1.type_33 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input uwire id_9,
    output tri1 id_10,
    output supply1 id_11,
    output tri1 id_12,
    input wor id_13,
    input tri id_14,
    input tri1 id_15,
    input supply0 id_16,
    input wand id_17,
    input wor id_18,
    output wor id_19,
    input supply0 id_20,
    input wor id_21,
    output wor id_22,
    input wire id_23,
    input tri0 id_24
);
  wire id_26, id_27;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_14,
      id_14,
      id_12,
      id_19,
      id_16,
      id_19,
      id_15,
      id_10,
      id_17,
      id_1,
      id_17,
      id_24,
      id_2,
      id_24,
      id_6,
      id_0,
      id_20,
      id_1,
      id_11,
      id_13,
      id_4,
      id_24,
      id_8,
      id_15,
      id_11,
      id_5,
      id_8,
      id_0,
      id_15
  );
  assign id_2 = 1'b0;
  wire id_28;
endmodule
