

================================================================
== Vivado HLS Report for 'upzero'
================================================================
* Date:           Sat May 27 12:14:13 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   60|   18|   60|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         2|          -|          -|     6|    no    |
        |- Loop 2  |   54|   54|         9|          -|          -|     6|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & !exitcond)
	12  / (!tmp & exitcond) | (tmp & exitcond1)
	11  / (tmp & !exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	2  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
* FSM state operations: 

 <State 1>: 2.93ns
ST_1: dlt_read (4)  [1/1] 0.00ns
:0  %dlt_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dlt)

ST_1: dlti_addr (5)  [1/1] 0.00ns
:1  %dlti_addr = getelementptr [6 x i32]* %dlti, i64 0, i64 0

ST_1: tmp (6)  [1/1] 2.93ns  loc: adpcm.c:534
:2  %tmp = icmp eq i32 %dlt_read, 0

ST_1: StgValue_20 (7)  [1/1] 0.00ns  loc: adpcm.c:534
:3  br i1 %tmp, label %.preheader2.preheader, label %.preheader.preheader

ST_1: tmp_1 (9)  [1/1] 0.00ns  loc: adpcm.c:540
.preheader.preheader:0  %tmp_1 = sext i32 %dlt_read to i64

ST_1: StgValue_22 (10)  [1/1] 1.57ns  loc: adpcm.c:539
.preheader.preheader:1  br label %.preheader

ST_1: StgValue_23 (37)  [1/1] 1.57ns  loc: adpcm.c:535
.preheader2.preheader:0  br label %.preheader2


 <State 2>: 2.39ns
ST_2: i_1 (12)  [1/1] 0.00ns
.preheader:0  %i_1 = phi i3 [ %i_3, %2 ], [ 0, %.preheader.preheader ]

ST_2: exitcond (13)  [1/1] 1.94ns  loc: adpcm.c:539
.preheader:1  %exitcond = icmp eq i3 %i_1, -2

ST_2: empty_26 (14)  [1/1] 0.00ns
.preheader:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_2: i_3 (15)  [1/1] 0.75ns  loc: adpcm.c:539
.preheader:3  %i_3 = add i3 %i_1, 1

ST_2: StgValue_28 (16)  [1/1] 0.00ns  loc: adpcm.c:539
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %2

ST_2: tmp_8 (18)  [1/1] 0.00ns  loc: adpcm.c:540
:0  %tmp_8 = zext i3 %i_1 to i64

ST_2: dlti_addr_6 (19)  [1/1] 0.00ns  loc: adpcm.c:540
:1  %dlti_addr_6 = getelementptr [6 x i32]* %dlti, i64 0, i64 %tmp_8

ST_2: dlti_load (20)  [2/2] 2.39ns  loc: adpcm.c:540
:2  %dlti_load = load i32* %dlti_addr_6, align 4

ST_2: bli_addr_1 (25)  [1/1] 0.00ns  loc: adpcm.c:544
:7  %bli_addr_1 = getelementptr [6 x i32]* %bli, i64 0, i64 %tmp_8

ST_2: StgValue_33 (35)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_2: i (39)  [1/1] 0.00ns
.preheader2:0  %i = phi i3 [ %i_2, %1 ], [ 0, %.preheader2.preheader ]

ST_2: exitcond1 (40)  [1/1] 1.94ns  loc: adpcm.c:535
.preheader2:1  %exitcond1 = icmp eq i3 %i, -2

ST_2: empty (41)  [1/1] 0.00ns
.preheader2:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_2: i_2 (42)  [1/1] 0.75ns  loc: adpcm.c:535
.preheader2:3  %i_2 = add i3 %i, 1

ST_2: StgValue_38 (43)  [1/1] 0.00ns  loc: adpcm.c:535
.preheader2:4  br i1 %exitcond1, label %.loopexit.loopexit6, label %1

ST_2: tmp_2 (45)  [1/1] 0.00ns  loc: adpcm.c:536
:0  %tmp_2 = zext i3 %i to i64

ST_2: bli_addr (46)  [1/1] 0.00ns  loc: adpcm.c:536
:1  %bli_addr = getelementptr [6 x i32]* %bli, i64 0, i64 %tmp_2

ST_2: bli_load (47)  [2/2] 2.39ns  loc: adpcm.c:536
:2  %bli_load = load i32* %bli_addr, align 4

ST_2: StgValue_42 (55)  [1/1] 0.00ns
.loopexit.loopexit6:0  br label %.loopexit

ST_2: dlti_addr_1 (57)  [1/1] 0.00ns  loc: adpcm.c:549
.loopexit:0  %dlti_addr_1 = getelementptr [6 x i32]* %dlti, i64 0, i64 4

ST_2: dlti_load_1 (58)  [2/2] 2.39ns  loc: adpcm.c:549
.loopexit:1  %dlti_load_1 = load i32* %dlti_addr_1, align 4

ST_2: dlti_addr_3 (61)  [1/1] 0.00ns  loc: adpcm.c:550
.loopexit:4  %dlti_addr_3 = getelementptr [6 x i32]* %dlti, i64 0, i64 3

ST_2: dlti_load_2 (62)  [2/2] 2.39ns  loc: adpcm.c:550
.loopexit:5  %dlti_load_2 = load i32* %dlti_addr_3, align 4


 <State 3>: 2.39ns
ST_3: dlti_load (20)  [1/2] 2.39ns  loc: adpcm.c:540
:2  %dlti_load = load i32* %dlti_addr_6, align 4


 <State 4>: 6.68ns
ST_4: tmp_9 (21)  [1/1] 0.00ns  loc: adpcm.c:540
:3  %tmp_9 = sext i32 %dlti_load to i64

ST_4: tmp_s (22)  [6/6] 6.68ns  loc: adpcm.c:540
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9


 <State 5>: 6.68ns
ST_5: tmp_s (22)  [5/6] 6.68ns  loc: adpcm.c:540
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9


 <State 6>: 6.68ns
ST_6: tmp_s (22)  [4/6] 6.68ns  loc: adpcm.c:540
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9


 <State 7>: 6.68ns
ST_7: tmp_s (22)  [3/6] 6.68ns  loc: adpcm.c:540
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9


 <State 8>: 6.68ns
ST_8: tmp_s (22)  [2/6] 6.68ns  loc: adpcm.c:540
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9

ST_8: bli_load_1 (26)  [2/2] 2.39ns  loc: adpcm.c:544
:8  %bli_load_1 = load i32* %bli_addr_1, align 4


 <State 9>: 6.68ns
ST_9: tmp_s (22)  [1/6] 6.68ns  loc: adpcm.c:540
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9

ST_9: bli_load_1 (26)  [1/2] 2.39ns  loc: adpcm.c:544
:8  %bli_load_1 = load i32* %bli_addr_1, align 4


 <State 10>: 7.41ns
ST_10: tmp_7 (23)  [1/1] 0.00ns  loc: adpcm.c:540 (grouped into LUT with out node tmp_5)
:5  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_s, i32 63)

ST_10: wd2_cast_cast_cast (24)  [1/1] 0.00ns  loc: adpcm.c:540 (grouped into LUT with out node tmp_5)
:6  %wd2_cast_cast_cast = select i1 %tmp_7, i32 -128, i32 128

ST_10: tmp_10_cast (27)  [1/1] 0.00ns  loc: adpcm.c:544
:9  %tmp_10_cast = sext i32 %bli_load_1 to i40

ST_10: p_shl1 (28)  [1/1] 0.00ns  loc: adpcm.c:544
:10  %p_shl1 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %bli_load_1, i8 0)

ST_10: tmp_3 (29)  [1/1] 2.63ns  loc: adpcm.c:544
:11  %tmp_3 = sub i40 %p_shl1, %tmp_10_cast

ST_10: wd3 (30)  [1/1] 0.00ns  loc: adpcm.c:544 (grouped into LUT with out node tmp_5)
:12  %wd3 = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_3, i32 8, i32 39)

ST_10: tmp_5 (31)  [1/1] 2.39ns  loc: adpcm.c:545 (out node of the LUT)
:13  %tmp_5 = add nsw i32 %wd2_cast_cast_cast, %wd3

ST_10: StgValue_64 (32)  [1/1] 2.39ns  loc: adpcm.c:545
:14  store i32 %tmp_5, i32* %bli_addr_1, align 4

ST_10: StgValue_65 (33)  [1/1] 0.00ns  loc: adpcm.c:539
:15  br label %.preheader


 <State 11>: 7.41ns
ST_11: bli_load (47)  [1/2] 2.39ns  loc: adpcm.c:536
:2  %bli_load = load i32* %bli_addr, align 4

ST_11: tmp_3_cast (48)  [1/1] 0.00ns  loc: adpcm.c:536
:3  %tmp_3_cast = sext i32 %bli_load to i40

ST_11: p_shl (49)  [1/1] 0.00ns  loc: adpcm.c:536
:4  %p_shl = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %bli_load, i8 0)

ST_11: tmp_4 (50)  [1/1] 2.63ns  loc: adpcm.c:536
:5  %tmp_4 = sub i40 %p_shl, %tmp_3_cast

ST_11: tmp_6 (51)  [1/1] 0.00ns  loc: adpcm.c:536
:6  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_4, i32 8, i32 39)

ST_11: StgValue_71 (52)  [1/1] 2.39ns  loc: adpcm.c:536
:7  store i32 %tmp_6, i32* %bli_addr, align 4

ST_11: StgValue_72 (53)  [1/1] 0.00ns  loc: adpcm.c:535
:8  br label %.preheader2


 <State 12>: 2.39ns
ST_12: dlti_load_1 (58)  [1/2] 2.39ns  loc: adpcm.c:549
.loopexit:1  %dlti_load_1 = load i32* %dlti_addr_1, align 4

ST_12: dlti_load_2 (62)  [1/2] 2.39ns  loc: adpcm.c:550
.loopexit:5  %dlti_load_2 = load i32* %dlti_addr_3, align 4

ST_12: dlti_addr_4 (64)  [1/1] 0.00ns  loc: adpcm.c:551
.loopexit:7  %dlti_addr_4 = getelementptr [6 x i32]* %dlti, i64 0, i64 2

ST_12: dlti_load_3 (65)  [2/2] 2.39ns  loc: adpcm.c:551
.loopexit:8  %dlti_load_3 = load i32* %dlti_addr_4, align 4

ST_12: dlti_addr_5 (67)  [1/1] 0.00ns  loc: adpcm.c:552
.loopexit:10  %dlti_addr_5 = getelementptr [6 x i32]* %dlti, i64 0, i64 1

ST_12: dlti_load_4 (68)  [2/2] 2.39ns  loc: adpcm.c:552
.loopexit:11  %dlti_load_4 = load i32* %dlti_addr_5, align 4


 <State 13>: 2.39ns
ST_13: dlti_addr_2 (59)  [1/1] 0.00ns  loc: adpcm.c:549
.loopexit:2  %dlti_addr_2 = getelementptr [6 x i32]* %dlti, i64 0, i64 5

ST_13: StgValue_80 (60)  [1/1] 2.39ns  loc: adpcm.c:549
.loopexit:3  store i32 %dlti_load_1, i32* %dlti_addr_2, align 4

ST_13: dlti_load_3 (65)  [1/2] 2.39ns  loc: adpcm.c:551
.loopexit:8  %dlti_load_3 = load i32* %dlti_addr_4, align 4

ST_13: dlti_load_4 (68)  [1/2] 2.39ns  loc: adpcm.c:552
.loopexit:11  %dlti_load_4 = load i32* %dlti_addr_5, align 4

ST_13: dlti_load_5 (70)  [2/2] 2.39ns  loc: adpcm.c:553
.loopexit:13  %dlti_load_5 = load i32* %dlti_addr, align 4


 <State 14>: 2.39ns
ST_14: StgValue_84 (63)  [1/1] 2.39ns  loc: adpcm.c:550
.loopexit:6  store i32 %dlti_load_2, i32* %dlti_addr_1, align 4

ST_14: StgValue_85 (66)  [1/1] 2.39ns  loc: adpcm.c:551
.loopexit:9  store i32 %dlti_load_3, i32* %dlti_addr_3, align 4

ST_14: dlti_load_5 (70)  [1/2] 2.39ns  loc: adpcm.c:553
.loopexit:13  %dlti_load_5 = load i32* %dlti_addr, align 4


 <State 15>: 2.39ns
ST_15: StgValue_87 (69)  [1/1] 2.39ns  loc: adpcm.c:552
.loopexit:12  store i32 %dlti_load_4, i32* %dlti_addr_4, align 4

ST_15: StgValue_88 (71)  [1/1] 2.39ns  loc: adpcm.c:553
.loopexit:14  store i32 %dlti_load_5, i32* %dlti_addr_5, align 4


 <State 16>: 2.39ns
ST_16: StgValue_89 (72)  [1/1] 2.39ns  loc: adpcm.c:554
.loopexit:15  store i32 %dlt_read, i32* %dlti_addr, align 4

ST_16: StgValue_90 (73)  [1/1] 0.00ns  loc: adpcm.c:555
.loopexit:16  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.93ns
The critical path consists of the following:
	wire read on port 'dlt' [4]  (0 ns)
	'icmp' operation ('tmp', adpcm.c:534) [6]  (2.93 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', adpcm.c:539) [12]  (0 ns)
	'getelementptr' operation ('dlti_addr_6', adpcm.c:540) [19]  (0 ns)
	'load' operation ('dlti_load', adpcm.c:540) on array 'dlti' [20]  (2.39 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'load' operation ('dlti_load', adpcm.c:540) on array 'dlti' [20]  (2.39 ns)

 <State 4>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_s', adpcm.c:540) [22]  (6.68 ns)

 <State 5>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_s', adpcm.c:540) [22]  (6.68 ns)

 <State 6>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_s', adpcm.c:540) [22]  (6.68 ns)

 <State 7>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_s', adpcm.c:540) [22]  (6.68 ns)

 <State 8>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_s', adpcm.c:540) [22]  (6.68 ns)

 <State 9>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_s', adpcm.c:540) [22]  (6.68 ns)

 <State 10>: 7.41ns
The critical path consists of the following:
	'sub' operation ('tmp_3', adpcm.c:544) [29]  (2.63 ns)
	'add' operation ('tmp_5', adpcm.c:545) [31]  (2.39 ns)
	'store' operation (adpcm.c:545) of variable 'tmp_5', adpcm.c:545 on array 'bli' [32]  (2.39 ns)

 <State 11>: 7.41ns
The critical path consists of the following:
	'load' operation ('bli_load', adpcm.c:536) on array 'bli' [47]  (2.39 ns)
	'sub' operation ('tmp_4', adpcm.c:536) [50]  (2.63 ns)
	'store' operation (adpcm.c:536) of variable 'tmp_6', adpcm.c:536 on array 'bli' [52]  (2.39 ns)

 <State 12>: 2.39ns
The critical path consists of the following:
	'load' operation ('dlti_load_1', adpcm.c:549) on array 'dlti' [58]  (2.39 ns)

 <State 13>: 2.39ns
The critical path consists of the following:
	'getelementptr' operation ('dlti_addr_2', adpcm.c:549) [59]  (0 ns)
	'store' operation (adpcm.c:549) of variable 'dlti_load_1', adpcm.c:549 on array 'dlti' [60]  (2.39 ns)

 <State 14>: 2.39ns
The critical path consists of the following:
	'store' operation (adpcm.c:550) of variable 'dlti_load_2', adpcm.c:550 on array 'dlti' [63]  (2.39 ns)

 <State 15>: 2.39ns
The critical path consists of the following:
	'store' operation (adpcm.c:552) of variable 'dlti_load_4', adpcm.c:552 on array 'dlti' [69]  (2.39 ns)

 <State 16>: 2.39ns
The critical path consists of the following:
	'store' operation (adpcm.c:554) of variable 'dlt' on array 'dlti' [72]  (2.39 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
