cocci_test_suite() {
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 945 */;
	struct pp_clock_levels_with_latency *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 922 */;
	struct vega20_dpm_state *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 702 */;
	void cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 702 */;
	struct smu_11_0_cmn2aisc_mapping cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 63 */[SMU_MSG_MAX_COUNT];
	enum amd_pm_state_type cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 628 */;
	uint64_t *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 599 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 592 */;
	ATOM_Vega20_POWERPLAYTABLE *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 566 */;
	uint8_t **cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 484 */;
	struct atom_smc_dpm_info_v4_4 *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 477 */;
	PPTable_t *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 476 */;
	struct smu_table_context *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 475 */;
	PPTable_t cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 466 */;
	struct smu_power_state cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 366 */;
	struct vega20_dpm_table cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 351 */;
	struct smu_dpm_context *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 346 */;
	struct smu_context *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 344 */;
	int cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 344 */;
	Watermarks_t cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 324 */;
	struct smu_table *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 318 */;
	const struct pptable_funcs cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 3170 */;
	enum pp_df_cstate cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 3128 */;
	struct smu_temperature_range *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 3101 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 3072 */;
	uint16_t cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 3057 */;
	Watermarks_t *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 3046 */;
	struct dm_pp_wm_sets_with_clock_ranges_soc15 *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 3041 */;
	enum PP_SMC_POWER_PROFILE cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 303 */;
	SmuMetrics_t cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2932 */;
	enum amd_pp_sensors cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2928 */;
	uint64_t cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2850 */;
	unsigned long cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2848 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2847 */[2];
	int32_t cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2606 */;
	struct pp_clock_levels_with_latency cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2605 */;
	struct vega20_od8_settings *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2603 */;
	OverDriveTable_t *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2598 */;
	long *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2595 */;
	enum PP_OD_DPM_TABLE_COMMAND cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2594 */;
	PPCLK_e cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2535 */;
	struct smu_11_0_cmn2aisc_mapping cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 245 */;
	struct pp_display_clock_request cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2240 */;
	struct smu_clocks cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2239 */;
	struct smu_11_0_cmn2aisc_mapping cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 218 */[PP_SMC_POWER_PROFILE_COUNT];
	struct smu_11_0_cmn2aisc_mapping cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 213 */[SMU_POWER_SOURCE_COUNT];
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2094 */;
	bool cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2092 */;
	struct vega20_single_dpm_table *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2091 */;
	struct vega20_dpm_table *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 2090 */;
	struct smu_11_0_cmn2aisc_mapping cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 200 */[SMU_TABLE_COUNT];
	enum amd_dpm_forced_level cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 1971 */;
	const char *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 1774 */[];
	int16_t cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 1773 */;
	DpmActivityMonitorCoeffInt_t cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 1771 */;
	char *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 1769 */;
	OverDriveTable_t cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 1706 */;
	void *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 1683 */;
	SmuMetrics_t *cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 1676 */;
	struct smu_11_0_cmn2aisc_mapping cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 164 */[SMU_FEATURE_COUNT];
	struct smu_11_0_cmn2aisc_mapping cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 150 */[SMU_CLK_COUNT];
	struct vega20_od8_settings cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 1499 */;
	enum smu_clk_type cocci_id/* drivers/gpu/drm/amd/powerplay/vega20_ppt.c 1271 */;
}
