Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Mar 15 18:26:09 2020
| Host         : neo-VirtualBox running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file nexys_a7_nnCpu_timing_summary_routed.rpt -pb nexys_a7_nnCpu_timing_summary_routed.pb -rpx nexys_a7_nnCpu_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_a7_nnCpu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3240 register/latch pins with no clock driven by root clock pin: CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20816 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.010        0.000                      0                   69        0.230        0.000                      0                   69        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.010        0.000                      0                   69        0.230        0.000                      0                   69        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 vgaTop/display/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.992ns (27.182%)  route 2.657ns (72.818%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.613     5.215    vgaTop/display/CLK
    SLICE_X61Y107        FDRE                                         r  vgaTop/display/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.419     5.634 r  vgaTop/display/h_count_reg[3]/Q
                         net (fo=14, routed)          0.756     6.390    vgaTop/display/h_count_reg[3]
    SLICE_X58Y107        LUT6 (Prop_lut6_I4_O)        0.299     6.689 f  vgaTop/display/v_count[9]_i_8/O
                         net (fo=2, routed)           0.667     7.356    vgaTop/display/v_count[9]_i_8_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.480 f  vgaTop/display/v_count[9]_i_4/O
                         net (fo=12, routed)          0.852     8.332    vgaTop/display/o_screenend0
    SLICE_X60Y107        LUT3 (Prop_lut3_I0_O)        0.150     8.482 r  vgaTop/display/h_count[5]_i_1/O
                         net (fo=1, routed)           0.383     8.865    vgaTop/display/p_0_in__0[5]
    SLICE_X61Y107        FDRE                                         r  vgaTop/display/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.492    14.914    vgaTop/display/CLK
    SLICE_X61Y107        FDRE                                         r  vgaTop/display/h_count_reg[5]/C
                         clock pessimism              0.301    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X61Y107        FDRE (Setup_fdre_C_D)       -0.305    14.875    vgaTop/display/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.021ns (26.073%)  route 2.895ns (73.927%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.614     5.216    vgaTop/display/CLK
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.694 r  vgaTop/display/v_count_reg[3]/Q
                         net (fo=17, routed)          1.489     7.184    vgaTop/display/v_count[3]
    SLICE_X59Y106        LUT4 (Prop_lut4_I0_O)        0.295     7.479 f  vgaTop/display/v_count[9]_i_10/O
                         net (fo=1, routed)           0.570     8.049    vgaTop/display/v_count[9]_i_10_n_0
    SLICE_X59Y106        LUT5 (Prop_lut5_I3_O)        0.124     8.173 r  vgaTop/display/v_count[9]_i_6/O
                         net (fo=10, routed)          0.835     9.008    vgaTop/display/v_count[9]_i_6_n_0
    SLICE_X60Y105        LUT2 (Prop_lut2_I0_O)        0.124     9.132 r  vgaTop/display/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.132    vgaTop/display/p_1_in[0]
    SLICE_X60Y105        FDRE                                         r  vgaTop/display/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.493    14.915    vgaTop/display/CLK
    SLICE_X60Y105        FDRE                                         r  vgaTop/display/v_count_reg[0]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)        0.077    15.233    vgaTop/display/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 1.021ns (26.093%)  route 2.892ns (73.907%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.614     5.216    vgaTop/display/CLK
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.694 r  vgaTop/display/v_count_reg[3]/Q
                         net (fo=17, routed)          1.489     7.184    vgaTop/display/v_count[3]
    SLICE_X59Y106        LUT4 (Prop_lut4_I0_O)        0.295     7.479 f  vgaTop/display/v_count[9]_i_10/O
                         net (fo=1, routed)           0.570     8.049    vgaTop/display/v_count[9]_i_10_n_0
    SLICE_X59Y106        LUT5 (Prop_lut5_I3_O)        0.124     8.173 r  vgaTop/display/v_count[9]_i_6/O
                         net (fo=10, routed)          0.832     9.005    vgaTop/display/v_count[9]_i_6_n_0
    SLICE_X60Y105        LUT4 (Prop_lut4_I2_O)        0.124     9.129 r  vgaTop/display/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.129    vgaTop/display/p_1_in[7]
    SLICE_X60Y105        FDRE                                         r  vgaTop/display/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.493    14.915    vgaTop/display/CLK
    SLICE_X60Y105        FDRE                                         r  vgaTop/display/v_count_reg[7]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)        0.081    15.237    vgaTop/display/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 1.047ns (26.561%)  route 2.895ns (73.439%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.614     5.216    vgaTop/display/CLK
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.694 r  vgaTop/display/v_count_reg[3]/Q
                         net (fo=17, routed)          1.489     7.184    vgaTop/display/v_count[3]
    SLICE_X59Y106        LUT4 (Prop_lut4_I0_O)        0.295     7.479 f  vgaTop/display/v_count[9]_i_10/O
                         net (fo=1, routed)           0.570     8.049    vgaTop/display/v_count[9]_i_10_n_0
    SLICE_X59Y106        LUT5 (Prop_lut5_I3_O)        0.124     8.173 r  vgaTop/display/v_count[9]_i_6/O
                         net (fo=10, routed)          0.835     9.008    vgaTop/display/v_count[9]_i_6_n_0
    SLICE_X60Y105        LUT3 (Prop_lut3_I0_O)        0.150     9.158 r  vgaTop/display/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.158    vgaTop/display/p_1_in[6]
    SLICE_X60Y105        FDRE                                         r  vgaTop/display/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.493    14.915    vgaTop/display/CLK
    SLICE_X60Y105        FDRE                                         r  vgaTop/display/v_count_reg[6]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)        0.118    15.274    vgaTop/display/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 1.047ns (26.581%)  route 2.892ns (73.419%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.614     5.216    vgaTop/display/CLK
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.694 r  vgaTop/display/v_count_reg[3]/Q
                         net (fo=17, routed)          1.489     7.184    vgaTop/display/v_count[3]
    SLICE_X59Y106        LUT4 (Prop_lut4_I0_O)        0.295     7.479 f  vgaTop/display/v_count[9]_i_10/O
                         net (fo=1, routed)           0.570     8.049    vgaTop/display/v_count[9]_i_10_n_0
    SLICE_X59Y106        LUT5 (Prop_lut5_I3_O)        0.124     8.173 r  vgaTop/display/v_count[9]_i_6/O
                         net (fo=10, routed)          0.832     9.005    vgaTop/display/v_count[9]_i_6_n_0
    SLICE_X60Y105        LUT5 (Prop_lut5_I3_O)        0.150     9.155 r  vgaTop/display/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.155    vgaTop/display/p_1_in[8]
    SLICE_X60Y105        FDRE                                         r  vgaTop/display/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.493    14.915    vgaTop/display/CLK
    SLICE_X60Y105        FDRE                                         r  vgaTop/display/v_count_reg[8]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)        0.118    15.274    vgaTop/display/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.021ns (26.640%)  route 2.812ns (73.360%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.614     5.216    vgaTop/display/CLK
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.694 r  vgaTop/display/v_count_reg[3]/Q
                         net (fo=17, routed)          1.489     7.184    vgaTop/display/v_count[3]
    SLICE_X59Y106        LUT4 (Prop_lut4_I0_O)        0.295     7.479 f  vgaTop/display/v_count[9]_i_10/O
                         net (fo=1, routed)           0.570     8.049    vgaTop/display/v_count[9]_i_10_n_0
    SLICE_X59Y106        LUT5 (Prop_lut5_I3_O)        0.124     8.173 r  vgaTop/display/v_count[9]_i_6/O
                         net (fo=10, routed)          0.752     8.925    vgaTop/display/v_count[9]_i_6_n_0
    SLICE_X58Y105        LUT3 (Prop_lut3_I0_O)        0.124     9.049 r  vgaTop/display/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.049    vgaTop/display/p_1_in[1]
    SLICE_X58Y105        FDRE                                         r  vgaTop/display/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.493    14.915    vgaTop/display/CLK
    SLICE_X58Y105        FDRE                                         r  vgaTop/display/v_count_reg[1]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X58Y105        FDRE (Setup_fdre_C_D)        0.081    15.237    vgaTop/display/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.047ns (27.135%)  route 2.812ns (72.865%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.614     5.216    vgaTop/display/CLK
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.694 r  vgaTop/display/v_count_reg[3]/Q
                         net (fo=17, routed)          1.489     7.184    vgaTop/display/v_count[3]
    SLICE_X59Y106        LUT4 (Prop_lut4_I0_O)        0.295     7.479 f  vgaTop/display/v_count[9]_i_10/O
                         net (fo=1, routed)           0.570     8.049    vgaTop/display/v_count[9]_i_10_n_0
    SLICE_X59Y106        LUT5 (Prop_lut5_I3_O)        0.124     8.173 r  vgaTop/display/v_count[9]_i_6/O
                         net (fo=10, routed)          0.752     8.925    vgaTop/display/v_count[9]_i_6_n_0
    SLICE_X58Y105        LUT3 (Prop_lut3_I0_O)        0.150     9.075 r  vgaTop/display/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.075    vgaTop/display/p_1_in[5]
    SLICE_X58Y105        FDRE                                         r  vgaTop/display/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.493    14.915    vgaTop/display/CLK
    SLICE_X58Y105        FDRE                                         r  vgaTop/display/v_count_reg[5]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X58Y105        FDRE (Setup_fdre_C_D)        0.118    15.274    vgaTop/display/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.127ns (31.343%)  route 2.469ns (68.657%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.614     5.216    vgaTop/display/CLK
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.694 f  vgaTop/display/v_count_reg[3]/Q
                         net (fo=17, routed)          1.489     7.184    vgaTop/display/v_count[3]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.323     7.507 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     7.943    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X59Y106        LUT3 (Prop_lut3_I0_O)        0.326     8.269 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.543     8.812    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.493    14.915    vgaTop/display/CLK
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[2]/C
                         clock pessimism              0.301    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X58Y106        FDRE (Setup_fdre_C_CE)      -0.169    15.012    vgaTop/display/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.127ns (31.343%)  route 2.469ns (68.657%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.614     5.216    vgaTop/display/CLK
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.694 f  vgaTop/display/v_count_reg[3]/Q
                         net (fo=17, routed)          1.489     7.184    vgaTop/display/v_count[3]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.323     7.507 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     7.943    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X59Y106        LUT3 (Prop_lut3_I0_O)        0.326     8.269 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.543     8.812    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.493    14.915    vgaTop/display/CLK
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[3]/C
                         clock pessimism              0.301    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X58Y106        FDRE (Setup_fdre_C_CE)      -0.169    15.012    vgaTop/display/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.127ns (31.343%)  route 2.469ns (68.657%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.614     5.216    vgaTop/display/CLK
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.478     5.694 f  vgaTop/display/v_count_reg[3]/Q
                         net (fo=17, routed)          1.489     7.184    vgaTop/display/v_count[3]
    SLICE_X59Y106        LUT5 (Prop_lut5_I4_O)        0.323     7.507 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     7.943    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X59Y106        LUT3 (Prop_lut3_I0_O)        0.326     8.269 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.543     8.812    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.493    14.915    vgaTop/display/CLK
    SLICE_X58Y106        FDRE                                         r  vgaTop/display/v_count_reg[4]/C
                         clock pessimism              0.301    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X58Y106        FDRE (Setup_fdre_C_CE)      -0.169    15.012    vgaTop/display/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  6.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.560     1.479    vgaTop/CLK
    SLICE_X59Y103        FDRE                                         r  vgaTop/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vgaTop/cnt_reg[10]/Q
                         net (fo=2, routed)           0.067     1.687    vgaTop/cnt[10]
    SLICE_X59Y103        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.814 r  vgaTop/cnt_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    vgaTop/cnt_reg[11]_i_1_n_4
    SLICE_X59Y103        FDRE                                         r  vgaTop/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.996    vgaTop/CLK
    SLICE_X59Y103        FDRE                                         r  vgaTop/cnt_reg[11]/C
                         clock pessimism             -0.516     1.479    
    SLICE_X59Y103        FDRE (Hold_fdre_C_D)         0.105     1.584    vgaTop/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.560     1.479    vgaTop/CLK
    SLICE_X59Y104        FDRE                                         r  vgaTop/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vgaTop/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.687    vgaTop/cnt[14]
    SLICE_X59Y104        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.814 r  vgaTop/cnt_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    vgaTop/cnt_reg[15]_i_1_n_4
    SLICE_X59Y104        FDRE                                         r  vgaTop/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.996    vgaTop/CLK
    SLICE_X59Y104        FDRE                                         r  vgaTop/cnt_reg[15]/C
                         clock pessimism             -0.516     1.479    
    SLICE_X59Y104        FDRE (Hold_fdre_C_D)         0.105     1.584    vgaTop/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.480    vgaTop/CLK
    SLICE_X59Y101        FDRE                                         r  vgaTop/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  vgaTop/cnt_reg[2]/Q
                         net (fo=2, routed)           0.067     1.688    vgaTop/cnt[2]
    SLICE_X59Y101        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.815 r  vgaTop/cnt_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    vgaTop/cnt_reg[3]_i_1_n_4
    SLICE_X59Y101        FDRE                                         r  vgaTop/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.832     1.997    vgaTop/CLK
    SLICE_X59Y101        FDRE                                         r  vgaTop/cnt_reg[3]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X59Y101        FDRE (Hold_fdre_C_D)         0.105     1.585    vgaTop/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.480    vgaTop/CLK
    SLICE_X59Y102        FDRE                                         r  vgaTop/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  vgaTop/cnt_reg[6]/Q
                         net (fo=2, routed)           0.067     1.688    vgaTop/cnt[6]
    SLICE_X59Y102        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.815 r  vgaTop/cnt_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    vgaTop/cnt_reg[7]_i_1_n_4
    SLICE_X59Y102        FDRE                                         r  vgaTop/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.832     1.997    vgaTop/CLK
    SLICE_X59Y102        FDRE                                         r  vgaTop/cnt_reg[7]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.105     1.585    vgaTop/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.751%)  route 0.160ns (46.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  count_reg[4]/Q
                         net (fo=5, routed)           0.160     1.786    count_reg[4]
    SLICE_X47Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  RST_N_i_1/O
                         net (fo=1, routed)           0.000     1.831    RST_N_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  RST_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  RST_N_reg/C
                         clock pessimism             -0.500     1.501    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.092     1.593    RST_N_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.226ns (66.597%)  route 0.113ns (33.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  count_reg[7]/Q
                         net (fo=3, routed)           0.113     1.727    count_reg[7]
    SLICE_X47Y96         LUT6 (Prop_lut6_I3_O)        0.098     1.825 r  CLK_i_1/O
                         net (fo=1, routed)           0.000     1.825    CLK_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  CLK_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.091     1.576    CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.560     1.479    vgaTop/CLK
    SLICE_X59Y103        FDRE                                         r  vgaTop/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vgaTop/cnt_reg[9]/Q
                         net (fo=2, routed)           0.067     1.687    vgaTop/cnt[9]
    SLICE_X59Y103        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.833 r  vgaTop/cnt_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    vgaTop/cnt_reg[11]_i_1_n_5
    SLICE_X59Y103        FDRE                                         r  vgaTop/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.996    vgaTop/CLK
    SLICE_X59Y103        FDRE                                         r  vgaTop/cnt_reg[10]/C
                         clock pessimism             -0.516     1.479    
    SLICE_X59Y103        FDRE (Hold_fdre_C_D)         0.105     1.584    vgaTop/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.560     1.479    vgaTop/CLK
    SLICE_X59Y104        FDRE                                         r  vgaTop/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vgaTop/cnt_reg[13]/Q
                         net (fo=2, routed)           0.067     1.687    vgaTop/cnt[13]
    SLICE_X59Y104        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.833 r  vgaTop/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    vgaTop/cnt_reg[15]_i_1_n_5
    SLICE_X59Y104        FDRE                                         r  vgaTop/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.996    vgaTop/CLK
    SLICE_X59Y104        FDRE                                         r  vgaTop/cnt_reg[14]/C
                         clock pessimism             -0.516     1.479    
    SLICE_X59Y104        FDRE (Hold_fdre_C_D)         0.105     1.584    vgaTop/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.480    vgaTop/CLK
    SLICE_X59Y101        FDRE                                         r  vgaTop/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  vgaTop/cnt_reg[1]/Q
                         net (fo=2, routed)           0.067     1.688    vgaTop/cnt[1]
    SLICE_X59Y101        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.834 r  vgaTop/cnt_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    vgaTop/cnt_reg[3]_i_1_n_5
    SLICE_X59Y101        FDRE                                         r  vgaTop/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.832     1.997    vgaTop/CLK
    SLICE_X59Y101        FDRE                                         r  vgaTop/cnt_reg[2]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X59Y101        FDRE (Hold_fdre_C_D)         0.105     1.585    vgaTop/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.561     1.480    vgaTop/CLK
    SLICE_X59Y102        FDRE                                         r  vgaTop/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  vgaTop/cnt_reg[5]/Q
                         net (fo=2, routed)           0.067     1.688    vgaTop/cnt[5]
    SLICE_X59Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.834 r  vgaTop/cnt_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    vgaTop/cnt_reg[7]_i_1_n_5
    SLICE_X59Y102        FDRE                                         r  vgaTop/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.832     1.997    vgaTop/CLK
    SLICE_X59Y102        FDRE                                         r  vgaTop/cnt_reg[6]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.105     1.585    vgaTop/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    RST_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y107   vgaTop/display/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y107   vgaTop/display/h_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y107   vgaTop/display/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y107   vgaTop/display/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y107   vgaTop/display/h_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y107   vgaTop/display/h_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y107   vgaTop/display/h_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y107   vgaTop/display/h_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y107   vgaTop/display/h_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    CLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y101   vgaTop/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y103   vgaTop/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y103   vgaTop/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y104   vgaTop/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y104   vgaTop/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y104   vgaTop/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y104   vgaTop/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y101   vgaTop/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y101   vgaTop/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y101   vgaTop/cnt_reg[3]/C



