[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ImplicitPorts2/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<109> s<108> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<implicit> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:16>
n<> u<4> t<Port> p<5> l<1:17> el<1:17>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:16> el<1:18>
n<> u<6> t<Module_nonansi_header> p<53> c<2> s<19> l<1:1> el<1:19>
n<> u<7> t<IntVec_TypeReg> p<8> l<2:3> el<2:6>
n<> u<8> t<Data_type> p<12> c<7> s<11> l<2:3> el<2:6>
n<clk> u<9> t<StringConst> p<10> l<2:7> el<2:10>
n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<2:7> el<2:10>
n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<2:7> el<2:10>
n<> u<12> t<Variable_declaration> p<13> c<8> l<2:3> el<2:11>
n<> u<13> t<Data_declaration> p<14> c<12> l<2:3> el<2:11>
n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<2:3> el<2:11>
n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<2:3> el<2:11>
n<> u<16> t<Module_common_item> p<17> c<15> l<2:3> el<2:11>
n<> u<17> t<Module_or_generate_item> p<18> c<16> l<2:3> el<2:11>
n<> u<18> t<Non_port_module_item> p<19> c<17> l<2:3> el<2:11>
n<> u<19> t<Module_item> p<53> c<18> s<31> l<2:3> el<2:11>
n<> u<20> t<NetType_Wire> p<25> s<21> l<3:3> el<3:7>
n<> u<21> t<Data_type_or_implicit> p<25> s<24> l<3:8> el<3:8>
n<q> u<22> t<StringConst> p<23> l<3:8> el<3:9>
n<> u<23> t<Net_decl_assignment> p<24> c<22> l<3:8> el<3:9>
n<> u<24> t<List_of_net_decl_assignments> p<25> c<23> l<3:8> el<3:9>
n<> u<25> t<Net_declaration> p<26> c<20> l<3:3> el<3:10>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<3:3> el<3:10>
n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<3:3> el<3:10>
n<> u<28> t<Module_common_item> p<29> c<27> l<3:3> el<3:10>
n<> u<29> t<Module_or_generate_item> p<30> c<28> l<3:3> el<3:10>
n<> u<30> t<Non_port_module_item> p<31> c<29> l<3:3> el<3:10>
n<> u<31> t<Module_item> p<53> c<30> s<51> l<3:3> el<3:10>
n<dff> u<32> t<StringConst> p<48> s<47> l<6:3> el<6:6>
n<u0> u<33> t<StringConst> p<34> l<6:7> el<6:9>
n<> u<34> t<Name_of_instance> p<47> c<33> s<46> l<6:7> el<6:9>
n<q> u<35> t<StringConst> p<36> l<6:12> el<6:13>
n<> u<36> t<Primary_literal> p<37> c<35> l<6:12> el<6:13>
n<> u<37> t<Primary> p<38> c<36> l<6:12> el<6:13>
n<> u<38> t<Expression> p<39> c<37> l<6:12> el<6:13>
n<> u<39> t<Ordered_port_connection> p<46> c<38> s<40> l<6:12> el<6:13>
n<> u<40> t<Ordered_port_connection> p<46> s<45> l<6:14> el<6:14>
n<clk> u<41> t<StringConst> p<42> l<6:15> el<6:18>
n<> u<42> t<Primary_literal> p<43> c<41> l<6:15> el<6:18>
n<> u<43> t<Primary> p<44> c<42> l<6:15> el<6:18>
n<> u<44> t<Expression> p<45> c<43> l<6:15> el<6:18>
n<> u<45> t<Ordered_port_connection> p<46> c<44> l<6:15> el<6:18>
n<> u<46> t<List_of_port_connections> p<47> c<39> l<6:12> el<6:18>
n<> u<47> t<Hierarchical_instance> p<48> c<34> l<6:7> el<6:19>
n<> u<48> t<Module_instantiation> p<49> c<32> l<6:3> el<6:20>
n<> u<49> t<Module_or_generate_item> p<50> c<48> l<6:3> el<6:20>
n<> u<50> t<Non_port_module_item> p<51> c<49> l<6:3> el<6:20>
n<> u<51> t<Module_item> p<53> c<50> s<52> l<6:3> el<6:20>
n<> u<52> t<Endmodule> p<53> l<8:1> el<8:10>
n<> u<53> t<Module_declaration> p<54> c<6> l<1:1> el<8:10>
n<> u<54> t<Description> p<108> c<53> s<107> l<1:1> el<8:10>
n<module> u<55> t<Module_keyword> p<76> s<56> l<11:1> el<11:7>
n<dff> u<56> t<StringConst> p<76> s<75> l<11:8> el<11:11>
n<q> u<57> t<StringConst> p<60> s<59> l<11:13> el<11:14>
n<> u<58> t<Constant_bit_select> p<59> l<11:14> el<11:14>
n<> u<59> t<Constant_select> p<60> c<58> l<11:14> el<11:14>
n<> u<60> t<Port_reference> p<61> c<57> l<11:13> el<11:14>
n<> u<61> t<Port_expression> p<62> c<60> l<11:13> el<11:14>
n<> u<62> t<Port> p<75> c<61> s<68> l<11:13> el<11:14>
n<q_bar> u<63> t<StringConst> p<66> s<65> l<11:16> el<11:21>
n<> u<64> t<Constant_bit_select> p<65> l<11:21> el<11:21>
n<> u<65> t<Constant_select> p<66> c<64> l<11:21> el<11:21>
n<> u<66> t<Port_reference> p<67> c<63> l<11:16> el<11:21>
n<> u<67> t<Port_expression> p<68> c<66> l<11:16> el<11:21>
n<> u<68> t<Port> p<75> c<67> s<74> l<11:16> el<11:21>
n<clk> u<69> t<StringConst> p<72> s<71> l<11:23> el<11:26>
n<> u<70> t<Constant_bit_select> p<71> l<11:26> el<11:26>
n<> u<71> t<Constant_select> p<72> c<70> l<11:26> el<11:26>
n<> u<72> t<Port_reference> p<73> c<69> l<11:23> el<11:26>
n<> u<73> t<Port_expression> p<74> c<72> l<11:23> el<11:26>
n<> u<74> t<Port> p<75> c<73> l<11:23> el<11:26>
n<> u<75> t<List_of_ports> p<76> c<62> l<11:12> el<11:27>
n<> u<76> t<Module_nonansi_header> p<106> c<55> s<83> l<11:1> el<11:28>
n<> u<77> t<Data_type_or_implicit> p<78> l<12:9> el<12:9>
n<> u<78> t<Net_port_type> p<81> c<77> s<80> l<12:9> el<12:9>
n<clk> u<79> t<StringConst> p<80> l<12:9> el<12:12>
n<> u<80> t<List_of_port_identifiers> p<81> c<79> l<12:9> el<12:12>
n<> u<81> t<Input_declaration> p<82> c<78> l<12:3> el<12:12>
n<> u<82> t<Port_declaration> p<83> c<81> l<12:3> el<12:12>
n<> u<83> t<Module_item> p<106> c<82> s<91> l<12:3> el<12:13>
n<> u<84> t<Data_type_or_implicit> p<85> l<13:10> el<13:10>
n<> u<85> t<Net_port_type> p<89> c<84> s<88> l<13:10> el<13:10>
n<q> u<86> t<StringConst> p<88> s<87> l<13:10> el<13:11>
n<q_bar> u<87> t<StringConst> p<88> l<13:13> el<13:18>
n<> u<88> t<List_of_port_identifiers> p<89> c<86> l<13:10> el<13:18>
n<> u<89> t<Output_declaration> p<90> c<85> l<13:3> el<13:18>
n<> u<90> t<Port_declaration> p<91> c<89> l<13:3> el<13:18>
n<> u<91> t<Module_item> p<106> c<90> s<104> l<13:3> el<13:19>
n<> u<92> t<IntVec_TypeReg> p<93> l<14:3> el<14:6>
n<> u<93> t<Data_type> p<97> c<92> s<96> l<14:3> el<14:6>
n<q> u<94> t<StringConst> p<95> l<14:7> el<14:8>
n<> u<95> t<Variable_decl_assignment> p<96> c<94> l<14:7> el<14:8>
n<> u<96> t<List_of_variable_decl_assignments> p<97> c<95> l<14:7> el<14:8>
n<> u<97> t<Variable_declaration> p<98> c<93> l<14:3> el<14:9>
n<> u<98> t<Data_declaration> p<99> c<97> l<14:3> el<14:9>
n<> u<99> t<Package_or_generate_item_declaration> p<100> c<98> l<14:3> el<14:9>
n<> u<100> t<Module_or_generate_item_declaration> p<101> c<99> l<14:3> el<14:9>
n<> u<101> t<Module_common_item> p<102> c<100> l<14:3> el<14:9>
n<> u<102> t<Module_or_generate_item> p<103> c<101> l<14:3> el<14:9>
n<> u<103> t<Non_port_module_item> p<104> c<102> l<14:3> el<14:9>
n<> u<104> t<Module_item> p<106> c<103> s<105> l<14:3> el<14:9>
n<> u<105> t<Endmodule> p<106> l<15:1> el<15:10>
n<> u<106> t<Module_declaration> p<107> c<76> l<11:1> el<15:10>
n<> u<107> t<Description> p<108> c<106> l<11:1> el<15:10>
n<> u<108> t<Source_text> p<109> c<54> l<1:1> el<15:10>
n<> u<109> t<Top_level_rule> c<1> l<1:1> el<16:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv:1:1: No timescale set for "implicit".

[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv:11:1: No timescale set for "dff".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv:11:1: Compile module "work@dff".

[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv:1:1: Compile module "work@implicit".

[NTE:CP0309] ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv:11:16: Implicit port type (wire) for "q_bar".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv:1:1: Top level module "work@implicit".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
design                                                 1
logic_net                                             10
logic_typespec                                        10
module_inst                                            5
port                                                   8
ref_module                                             1
ref_obj                                               11
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
design                                                 1
logic_net                                             10
logic_typespec                                        10
module_inst                                            5
port                                                  11
ref_module                                             1
ref_obj                                               16
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitPorts2/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ImplicitPorts2/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitPorts2/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@implicit)
|vpiElaborated:1
|vpiName:work@implicit
|uhdmallModules:
\_module_inst: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
  |vpiParent:
  \_design: (work@implicit)
  |vpiFullName:work@dff
  |vpiDefName:work@dff
  |vpiNet:
  \_logic_net: (work@dff.q), line:14:7, endln:14:8
    |vpiParent:
    \_module_inst: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiName:q
    |vpiFullName:work@dff.q
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dff.q_bar), line:11:16, endln:11:21
    |vpiParent:
    \_module_inst: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiName:q_bar
    |vpiFullName:work@dff.q_bar
  |vpiNet:
  \_logic_net: (work@dff.clk), line:11:23, endln:11:26
    |vpiParent:
    \_module_inst: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiName:clk
    |vpiFullName:work@dff.clk
  |vpiPort:
  \_port: (q), line:11:13, endln:11:14
    |vpiParent:
    \_module_inst: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff.q), line:14:7, endln:14:8
    |vpiTypedef:
    \_logic_typespec: , line:13:10, endln:13:10
  |vpiPort:
  \_port: (q_bar), line:11:16, endln:11:21
    |vpiParent:
    \_module_inst: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiName:q_bar
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff.q_bar), line:11:16, endln:11:21
    |vpiTypedef:
    \_logic_typespec: , line:13:10, endln:13:10
  |vpiPort:
  \_port: (clk), line:11:23, endln:11:26
    |vpiParent:
    \_module_inst: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff.clk), line:11:23, endln:11:26
    |vpiTypedef:
    \_logic_typespec: , line:12:9, endln:12:9
|uhdmallModules:
\_module_inst: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@implicit)
  |vpiFullName:work@implicit
  |vpiDefName:work@implicit
  |vpiNet:
  \_logic_net: (work@implicit.clk), line:2:7, endln:2:10
    |vpiParent:
    \_module_inst: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
    |vpiName:clk
    |vpiFullName:work@implicit.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@implicit.q), line:3:8, endln:3:9
    |vpiParent:
    \_module_inst: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
    |vpiName:q
    |vpiFullName:work@implicit.q
    |vpiNetType:1
  |vpiRefModule:
  \_ref_module: work@dff (u0), line:6:7, endln:6:9
    |vpiParent:
    \_module_inst: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
    |vpiName:u0
    |vpiDefName:work@dff
    |vpiActual:
    \_module_inst: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiPort:
    \_port: , line:6:12, endln:6:13
      |vpiHighConn:
      \_ref_obj: (q), line:6:12, endln:6:13
        |vpiName:q
        |vpiActual:
        \_logic_net: (work@implicit.q), line:3:8, endln:3:9
    |vpiPort:
    \_port: , line:6:15, endln:6:18
      |vpiHighConn:
      \_ref_obj: (clk), line:6:15, endln:6:18
        |vpiName:clk
        |vpiActual:
        \_logic_net: (work@implicit.clk), line:2:7, endln:2:10
|uhdmtopModules:
\_module_inst: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
  |vpiName:work@implicit
  |vpiDefName:work@implicit
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@implicit.clk), line:2:7, endln:2:10
    |vpiParent:
    \_module_inst: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:2:3, endln:2:6
    |vpiName:clk
    |vpiFullName:work@implicit.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@implicit.q), line:3:8, endln:3:9
    |vpiParent:
    \_module_inst: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:3:3, endln:3:7
    |vpiName:q
    |vpiFullName:work@implicit.q
    |vpiNetType:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@dff (work@implicit.u0), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:6:3, endln:6:20
    |vpiParent:
    \_module_inst: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
    |vpiName:u0
    |vpiFullName:work@implicit.u0
    |vpiDefName:work@dff
    |vpiDefFile:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv
    |vpiDefLineNo:11
    |vpiNet:
    \_logic_net: (work@implicit.u0.q), line:14:7, endln:14:8
      |vpiParent:
      \_module_inst: work@dff (work@implicit.u0), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:6:3, endln:6:20
      |vpiTypespec:
      \_logic_typespec: , line:14:3, endln:14:6
      |vpiName:q
      |vpiFullName:work@implicit.u0.q
      |vpiNetType:48
    |vpiNet:
    \_logic_net: (work@implicit.u0.q_bar), line:11:16, endln:11:21
      |vpiParent:
      \_module_inst: work@dff (work@implicit.u0), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:6:3, endln:6:20
      |vpiTypespec:
      \_logic_typespec: , line:13:10, endln:13:10
      |vpiName:q_bar
      |vpiFullName:work@implicit.u0.q_bar
    |vpiNet:
    \_logic_net: (work@implicit.u0.clk), line:11:23, endln:11:26
      |vpiParent:
      \_module_inst: work@dff (work@implicit.u0), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:6:3, endln:6:20
      |vpiTypespec:
      \_logic_typespec: , line:12:9, endln:12:9
      |vpiName:clk
      |vpiFullName:work@implicit.u0.clk
    |vpiInstance:
    \_module_inst: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
    |vpiPort:
    \_port: (q), line:11:13, endln:11:14
      |vpiParent:
      \_module_inst: work@dff (work@implicit.u0), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:6:3, endln:6:20
      |vpiName:q
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@implicit.q), line:6:12, endln:6:13
        |vpiParent:
        \_port: (q), line:11:13, endln:11:14
        |vpiName:q
        |vpiFullName:work@implicit.q
        |vpiActual:
        \_logic_net: (work@implicit.q), line:3:8, endln:3:9
      |vpiLowConn:
      \_ref_obj: (work@implicit.u0.q), line:6:12, endln:6:13
        |vpiParent:
        \_port: (q), line:11:13, endln:11:14
        |vpiName:q
        |vpiFullName:work@implicit.u0.q
        |vpiActual:
        \_logic_net: (work@implicit.u0.q), line:14:7, endln:14:8
      |vpiTypedef:
      \_logic_typespec: , line:13:10, endln:13:10
      |vpiInstance:
      \_module_inst: work@dff (work@implicit.u0), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:6:3, endln:6:20
    |vpiPort:
    \_port: (q_bar), line:11:16, endln:11:21
      |vpiParent:
      \_module_inst: work@dff (work@implicit.u0), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:6:3, endln:6:20
      |vpiName:q_bar
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: (work@implicit.u0.q_bar), line:11:16, endln:11:21
        |vpiParent:
        \_port: (q_bar), line:11:16, endln:11:21
        |vpiName:q_bar
        |vpiFullName:work@implicit.u0.q_bar
        |vpiActual:
        \_logic_net: (work@implicit.u0.q_bar), line:11:16, endln:11:21
      |vpiTypedef:
      \_logic_typespec: , line:13:10, endln:13:10
      |vpiInstance:
      \_module_inst: work@dff (work@implicit.u0), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:6:3, endln:6:20
    |vpiPort:
    \_port: (clk), line:11:23, endln:11:26
      |vpiParent:
      \_module_inst: work@dff (work@implicit.u0), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:6:3, endln:6:20
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@implicit.clk), line:6:15, endln:6:18
        |vpiParent:
        \_port: (clk), line:11:23, endln:11:26
        |vpiName:clk
        |vpiFullName:work@implicit.clk
        |vpiActual:
        \_logic_net: (work@implicit.clk), line:2:7, endln:2:10
      |vpiLowConn:
      \_ref_obj: (work@implicit.u0.clk), line:6:15, endln:6:18
        |vpiParent:
        \_port: (clk), line:11:23, endln:11:26
        |vpiName:clk
        |vpiFullName:work@implicit.u0.clk
        |vpiActual:
        \_logic_net: (work@implicit.u0.clk), line:11:23, endln:11:26
      |vpiTypedef:
      \_logic_typespec: , line:12:9, endln:12:9
      |vpiInstance:
      \_module_inst: work@dff (work@implicit.u0), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:6:3, endln:6:20
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv | ${SURELOG_DIR}/build/regression/ImplicitPorts2/roundtrip/dut_000.sv | 6 | 15 |