{"vcs1":{"timestamp_begin":1731906649.013309608, "rt":2.58, "ut":1.11, "st":0.30}}
{"vcselab":{"timestamp_begin":1731906651.680947020, "rt":1.80, "ut":0.35, "st":0.19}}
{"link":{"timestamp_begin":1731906653.568331225, "rt":0.43, "ut":0.15, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731906648.329359586}
{"VCS_COMP_START_TIME": 1731906648.329359586}
{"VCS_COMP_END_TIME": 1731906707.928304670}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 336524}}
{"stitch_vcselab": {"peak_mem": 231584}}
