Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Jul 22 16:11:44 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 17.77 sec.

Routing started.
Building routing graph takes 1.75 sec.
Processing design graph takes 0.48 sec.
Total nets for routing : 7029.
Global routing takes 2.25 sec.
Detailed routing takes 5.67 sec.
Hold Violation Fix in router takes 1.00 sec.
Finish routing takes 0.41 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 12.19 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                     | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| i_free_clk               | input         | P20     | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| o_p_lx_cdr_align_2       | output        | G9      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_p_lx_cdr_align_3       | output        | F10     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_p_pcs_lsm_synced_2     | output        | F15     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_p_pcs_lsm_synced_3     | output        | F14     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_p_pll_lock_0           | output        | F3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_p_rx_sigdet_sta_2      | output        | H10     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_p_rx_sigdet_sta_3      | output        | G11     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_pl_err[0]              | output        | B2      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| o_pl_err[1]              | output        | A2      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| o_pl_err[2]              | output        | B3      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| o_pl_err[3]              | output        | A3      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| o_pll_done_0             | output        | F9      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdecer_2[0]            | output        | C5      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdecer_2[1]            | output        | G8      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdecer_2[2]            | output        | H11     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdecer_2[3]            | output        | G7      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdecer_3[0]            | output        | C1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdecer_3[1]            | output        | C3      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdecer_3[2]            | output        | D5      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdecer_3[3]            | output        | G15     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdisper_2[0]           | output        | C17     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdisper_2[1]           | output        | H6      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdisper_2[2]           | output        | H8      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdisper_2[3]           | output        | D4      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdisper_3[0]           | output        | H14     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdisper_3[1]           | output        | J7      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdisper_3[2]           | output        | E6      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rdisper_3[3]           | output        | E5      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rxlane_done_2          | output        | E16     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rxlane_done_3          | output        | J17     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rxstatus_2[0]          | output        | A4      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rxstatus_2[1]          | output        | C4      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rxstatus_2[2]          | output        | F8      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rxstatus_3[0]          | output        | F7      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rxstatus_3[1]          | output        | G13     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_rxstatus_3[2]          | output        | H13     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_txlane_done_2          | output        | D2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_txlane_done_3          | output        | A5      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_wtchdg_st_0[0]         | output        | D1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| o_wtchdg_st_0[1]         | output        | E4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| rst_n                    | input         | K18     | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| tx_disable[0]            | output        | H12     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tx_disable[1]            | output        | F16     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 814      | 6450          | 13                 
|   FF                     | 2896     | 38700         | 8                  
|   LUT                    | 2231     | 25800         | 9                  
|   LUT-FF pairs           | 1620     | 25800         | 7                  
| Use of CLMS              | 496      | 4250          | 12                 
|   FF                     | 1789     | 25500         | 8                  
|   LUT                    | 1421     | 17000         | 9                  
|   LUT-FF pairs           | 999      | 17000         | 6                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 27       | 134           | 21                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 293      | 6672          | 5                  
| Use of HSST              | 1        | 1             | 100                
| Use of IO                | 44       | 296           | 15                 
|   IOBD                   | 17       | 64            | 27                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 2        | 8             | 25                 
|   IOBS_LR                | 12       | 161           | 8                  
|   IOBS_TB                | 13       | 56            | 24                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 44       | 400           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                                   | Driver Pin         | Site Of Driver Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg     | USCM_84_108           | ntclkbufg_0         | 3524            | 0                   | U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst     | TCLK2FABRIC[2]     | HSST_88_340             
| clkbufg_4/gopclkbufg     | USCM_84_110           | ntclkbufg_1         | 846             | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain          | TCK_USER           | SCANCHAIN_325_0         
| clkbufg_5/gopclkbufg     | USCM_84_109           | ntclkbufg_2         | 278             | 0                   | i_free_clk_ibuf/opit_1                        | INCK               | IOL_327_210             
| clkbufg_6/gopclkbufg     | USCM_84_111           | ntclkbufg_3         | 11              | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain          | CAPDR              | SCANCHAIN_325_0         
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                           | LUT      | FF       | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hsst_test_dut_top                          | 3637     | 4685     | 0                   | 0       | 27      | 0           | 0       | 0        | 0            | 1        | 44     | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 1             | 0         | 0        | 4        
| + U_INST                                   | 548      | 346      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 1        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_GTP_HSST_WRAPPER                     | 0        | 0        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 1        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_IPML_HSST_RST                        | 548      | 346      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_lane_powerup     | 20       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_pll          | 85       | 62       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_deb                      | 29       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_sync                     | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_wtchdg                   | 26       | 23       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_rstn_sync                     | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll_rst_fsm_0                      | 30       | 20       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_rx           | 362      | 226      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE2_ENABLE.rxlane_fsm2         | 128      | 77       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE3_ENABLE.rxlane_fsm3         | 136      | 77       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_deb       | 29       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_sync      | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_deb          | 20       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_sync         | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].word_align_sync     | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_deb       | 29       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_sync      | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_deb          | 20       | 15       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_sync         | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].word_align_sync     | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_tx           | 81       | 43       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + TXLANE2_ENABLE.txlane_rst_fsm2     | 81       | 37       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + U_INST_CHK                               | 211      | 421      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + U_INST_SRC                               | 37       | 68       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + chk_rstn_sync2                           | 0        | 2        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES                                  | 2841     | 3848     | 0                   | 0       | 27      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                                                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/device_map/hsst_test_dut_top_map.adf          
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/device_map/hsst_test_dut_top.pcf              
| Output     | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/place_route/hsst_test_dut_top_pnr.adf         
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/place_route/clock_utilization.txt             
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/place_route/hsst_test_dut_top_plc.adf         
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/place_route/hsst_test_dut_top.prr             
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/place_route/hsst_test_dut_top_prr.prt         
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/place_route/hsst_test_dut_top_pnr.netlist     
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/place_route/prr.db                            
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 864 MB
Total CPU  time to pnr completion : 0h:0m:40s
Process Total CPU  time to pnr completion : 0h:0m:40s
Total real time to pnr completion : 0h:0m:42s
