-- generated by newgenasym Thu Nov 14 12:15:38 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity p1_8v is
    generic (
        size:positive:= 1
            );
    port (    
	A:         INOUT  STD_LOGIC_VECTOR (size-1 DOWNTO 0));
end p1_8v;
