
*** Running vivado
    with args -log b2000t_c2c_bram_system_ila1_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_system_ila1_2.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source b2000t_c2c_bram_system_ila1_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1295.156 ; gain = 279.969 ; free physical = 86404 ; free virtual = 196246
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_system_ila1_2' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/synth/b2000t_c2c_bram_system_ila1_2.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_e3a0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/hdl/bd_e3a0.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_e3a0_ila_lib_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/synth/bd_e3a0_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (12#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (13#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (23#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (25#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (27#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (32#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_e3a0_ila_lib_0' (50#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/synth/bd_e3a0_ila_lib_0.v:84]
INFO: [Synth 8-256] done synthesizing module 'bd_e3a0' (51#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/hdl/bd_e3a0.v:13]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_system_ila1_2' (52#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/synth/b2000t_c2c_bram_system_ila1_2.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1623.973 ; gain = 608.785 ; free physical = 85730 ; free virtual = 195575
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1623.973 ; gain = 608.785 ; free physical = 85726 ; free virtual = 195570
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2202.109 ; gain = 1.004 ; free physical = 84875 ; free virtual = 194721
Finished Constraint Validation : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 84872 ; free virtual = 194717
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 84872 ; free virtual = 194717
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:08 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 84872 ; free virtual = 194717
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 84874 ; free virtual = 194719
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 85942 ; free virtual = 195798
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+----------------------------------------------------+----------------+----------------------+---------------+
|Module Name    | RTL Object                                         | Inference      | Size (Depth x Width) | Primitives    | 
+---------------+----------------------------------------------------+----------------+----------------------+---------------+
|ila_v6_2_1_ila | ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg | User Attribute | 128 x 24             | RAM64M x 32   | 
+---------------+----------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:02:37 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 85940 ; free virtual = 195796
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:02:38 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 85941 ; free virtual = 195796
Finished Technology Mapping : Time (s): cpu = 00:02:39 ; elapsed = 00:02:41 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 85910 ; free virtual = 195766
Finished IO Insertion : Time (s): cpu = 00:02:40 ; elapsed = 00:02:42 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 85909 ; free virtual = 195765
Finished Renaming Generated Instances : Time (s): cpu = 00:02:40 ; elapsed = 00:02:42 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 85909 ; free virtual = 195765
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:41 ; elapsed = 00:02:42 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 85910 ; free virtual = 195765
Finished Renaming Generated Ports : Time (s): cpu = 00:02:41 ; elapsed = 00:02:42 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 85910 ; free virtual = 195765
Finished Handling Custom Attributes : Time (s): cpu = 00:02:41 ; elapsed = 00:02:43 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 85910 ; free virtual = 195765
Finished Renaming Generated Nets : Time (s): cpu = 00:02:41 ; elapsed = 00:02:43 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 85910 ; free virtual = 195765

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   204|
|2     |CFGLUT5  |   608|
|3     |LUT1     |   127|
|4     |LUT2     |    97|
|5     |LUT3     |   223|
|6     |LUT4     |   583|
|7     |LUT5     |   203|
|8     |LUT6     |  1386|
|9     |MUXF7    |   119|
|10    |MUXF8    |    18|
|11    |RAM64M   |    32|
|12    |RAMB36E1 |     7|
|13    |SRL16E   |   251|
|14    |SRLC16E  |     2|
|15    |SRLC32E  |    17|
|16    |FDRE     |  4257|
|17    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:41 ; elapsed = 00:02:43 . Memory (MB): peak = 2202.109 ; gain = 1186.922 ; free physical = 85910 ; free virtual = 195765
synth_design: Time (s): cpu = 00:02:45 ; elapsed = 00:02:46 . Memory (MB): peak = 2213.109 ; gain = 1040.449 ; free physical = 85690 ; free virtual = 195546
