Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/asic2_tb_isim_beh.exe -prj C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/asic2_tb_beh.prj work.asic2_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/../source/asic2.v" into library work
Analyzing Verilog file "C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/../testbench/asic2_tb.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module mem_controller
Compiling module output_buffer
Compiling module k_generator
Compiling module right_cyclic_shift(N=6)
Compiling module right_cyclic_shift(N=11)
Compiling module right_cyclic_shift(N=25)
Compiling module func_sigma1
Compiling module func_ch
Compiling module func_t1
Compiling module right_cyclic_shift(N=2)
Compiling module right_cyclic_shift(N=13)
Compiling module right_cyclic_shift(N=22)
Compiling module func_sigma0
Compiling module func_Ma
Compiling module func_t2
Compiling module logic_module
Compiling module main_block
Compiling module control_block
Compiling module asic2
Compiling module asic2_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 18 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic_2/Asic/asic2_tb_isim_beh.exe
Fuse Memory Usage: 28580 KB
Fuse CPU Usage: 374 ms
