{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512185668515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512185668515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 11:34:28 2017 " "Processing started: Sat Dec 02 11:34:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512185668515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512185668515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off naive_clock -c naive_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off naive_clock -c naive_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512185668515 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1512185668614 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1512185668614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512185668767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eliminate_jitter.v 1 1 " "Found 1 design units, including 1 entities, in source file eliminate_jitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 eliminate_jitter " "Found entity 1: eliminate_jitter" {  } { { "eliminate_jitter.v" "" { Text "C:/fpgaProject/naive_clock/eliminate_jitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512185668800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512185668800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "naive_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file naive_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 naive_clock " "Found entity 1: naive_clock" {  } { { "naive_clock.bdf" "" { Schematic "C:/fpgaProject/naive_clock/naive_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512185668811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512185668811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/naive_clock/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512185668811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512185668811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.v" "" { Text "C:/fpgaProject/naive_clock/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512185668811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512185668811 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/naive_clock/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1512185668811 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/naive_clock/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512185668811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "naive_clock " "Elaborating entity \"naive_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512185668822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:inst " "Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:inst\"" {  } { { "naive_clock.bdf" "inst" { Schematic "C:/fpgaProject/naive_clock/naive_clock.bdf" { { 144 448 664 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512185668833 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "stopwatch.v(96) " "Verilog HDL Conditional Statement error at stopwatch.v(96): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "stopwatch.v" "" { Text "C:/fpgaProject/naive_clock/stopwatch.v" 96 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1512185668833 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "stopwatch.v(104) " "Verilog HDL Conditional Statement error at stopwatch.v(104): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "stopwatch.v" "" { Text "C:/fpgaProject/naive_clock/stopwatch.v" 104 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1512185668833 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_stop stopwatch.v(94) " "Verilog HDL Always Construct warning at stopwatch.v(94): inferring latch(es) for variable \"counter_stop\", which holds its previous value in one or more paths through the always construct" {  } { { "stopwatch.v" "" { Text "C:/fpgaProject/naive_clock/stopwatch.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512185668833 "|naive_clock|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display_stop stopwatch.v(94) " "Verilog HDL Always Construct warning at stopwatch.v(94): inferring latch(es) for variable \"display_stop\", which holds its previous value in one or more paths through the always construct" {  } { { "stopwatch.v" "" { Text "C:/fpgaProject/naive_clock/stopwatch.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512185668833 "|naive_clock|stopwatch:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_stop stopwatch.v(94) " "Inferred latch for \"display_stop\" at stopwatch.v(94)" {  } { { "stopwatch.v" "" { Text "C:/fpgaProject/naive_clock/stopwatch.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512185668833 "|naive_clock|stopwatch:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_stop stopwatch.v(94) " "Inferred latch for \"counter_stop\" at stopwatch.v(94)" {  } { { "stopwatch.v" "" { Text "C:/fpgaProject/naive_clock/stopwatch.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512185668833 "|naive_clock|stopwatch:inst"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "stopwatch:inst " "Can't elaborate user hierarchy \"stopwatch:inst\"" {  } { { "naive_clock.bdf" "inst" { Schematic "C:/fpgaProject/naive_clock/naive_clock.bdf" { { 144 448 664 288 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512185668833 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512185668910 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 02 11:34:28 2017 " "Processing ended: Sat Dec 02 11:34:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512185668910 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512185668910 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512185668910 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512185668910 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512185669308 ""}
