Running: D:\NewFolder\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/User/Documents/GitHub/proiectare-logica/lab1/test_isim_beh.exe -prj C:/Users/User/Documents/GitHub/proiectare-logica/lab1/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/User/Documents/GitHub/proiectare-logica/lab1/porti_logice_maslinca.vf" into library work
Analyzing Verilog file "C:/Users/User/Documents/GitHub/proiectare-logica/lab1/cod_verilog.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/GitHub/proiectare-logica/lab1/test.v" into library work
Analyzing Verilog file "D:/NewFolder/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module INV
Compiling module AND2
Compiling module OR2
Compiling module NAND2
Compiling module NOR2
Compiling module XOR2
Compiling module XNOR2
Compiling module porti_logice_maslinca
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/User/Documents/GitHub/proiectare-logica/lab1/test_isim_beh.exe
Fuse Memory Usage: 28840 KB
Fuse CPU Usage: 421 ms
