{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.934783",
   "Default View_TopLeft":"-139,-206",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"/sidewinder_board/clock_and_reset",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 5 -x 1360 -y 70 -defaultsOSRD
preplace port QSFP_RX -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port QSFP_TX -pg 1 -lvl 5 -x 1360 -y 200 -defaultsOSRD
preplace port port-id_sys_resetn -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_qsfp_clock -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace inst clock_and_reset -pg 1 -lvl 1 -x 180 -y 260 -defaultsOSRD -pinDir ext_clock left -pinY ext_clock 0L -pinDir sysclock right -pinY sysclock 0R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 20R -pinDir ext_resetn left -pinY ext_resetn 20L -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 90R
preplace inst host_pc_interface -pg 1 -lvl 4 -x 1140 -y 70 -defaultsOSRD -pinDir UART right -pinY UART 0R -pinDir M_AXI left -pinY M_AXI 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst system_interconnect -pg 1 -lvl 2 -x 490 -y 70 -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir M00_AXI right -pinY M00_AXI 70R -pinDir aclk left -pinY aclk 0L -pinDir aresetn left -pinY aresetn 70L
preplace inst axi_qsfp_client -pg 1 -lvl 3 -x 800 -y 260 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} -defaultsOSRD -pinDir AXI_STR_TXD right -pinY AXI_STR_TXD 20R -pinDir AXI_STR_RXD right -pinY AXI_STR_RXD 0R -pinDir S_AXI left -pinY S_AXI 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst aurora_lite -pg 1 -lvl 4 -x 1140 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 21 20 23} -defaultsOSRD -pinDir GT_SERIAL_RX left -pinY GT_SERIAL_RX 0L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 0R -pinDir USER_DATA_M_AXIS_RX left -pinY USER_DATA_M_AXIS_RX 60L -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 80L -pinDir GT_DIFF_REFCLK1 left -pinY GT_DIFF_REFCLK1 200L -pinDir user_clk_out right -pinY user_clk_out 20R -pinDir reset_pb left -pinY reset_pb 150L -pinDir sys_reset_out right -pinY sys_reset_out 40R
preplace netloc CLK100MHZ_1 1 0 1 NJ 260
preplace netloc CPU_RESETN_1 1 0 1 NJ 280
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 4 NJ 400 NJ 400 NJ 400 NJ
preplace netloc clock_and_reset_clk_100mhz 1 1 3 340 10 640 90 NJ
preplace netloc clock_and_reset_interconnect_aresetn 1 1 1 360 140n
preplace netloc clock_and_reset_peripheral_aresetn 1 1 3 N 300 660 110 NJ
preplace netloc clock_and_reset_peripheral_reset 1 1 3 NJ 350 NJ 350 N
preplace netloc AXI_STR_RXD_1 1 3 1 N 260
preplace netloc AXI_STR_RXD_2 1 0 4 NJ 200 NJ 200 NJ 200 NJ
preplace netloc aurora_lite_0_GT_SERIAL_TX 1 4 1 NJ 200
preplace netloc axi_qsfp_client_AXI_STR_TXD 1 3 1 N 280
preplace netloc host_interface_M_AXI 1 2 2 N 70 NJ
preplace netloc host_interface_UART 1 4 1 NJ 70
preplace netloc system_interconnect_M00_AXI 1 2 1 620 140n
levelinfo -pg 1 0 180 490 800 1140 1360
pagesize -pg 1 -db -bbox -sgen -130 0 1480 460
",
   "No Loops_ScaleFactor":"0.888541",
   "No Loops_TopLeft":"-125,-180",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_AXI -pg 1 -lvl 2 -x 910 -y 50 -defaultsOSRD
preplace port UART -pg 1 -lvl 2 -x 910 -y 70 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x -100 -y 100 -defaultsOSRD
preplace port port-id_clk_100mhz -pg 1 -lvl 2 -x 910 -y 90 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -100 -y 80 -defaultsOSRD
preplace portBus interconnect_aresetn -pg 1 -lvl 2 -x 910 -y 110 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -lvl 2 -x 910 -y 130 -defaultsOSRD
preplace inst clock_and_reset -pg 1 -lvl 1 -x 180 -y 92 -defaultsOSRD
preplace inst clock_and_reset|system_clock -pg 1 -lvl 1 -x 260 -y 82 -defaultsOSRD
preplace inst clock_and_reset|system_reset -pg 1 -lvl 1 -x 260 -y 242 -defaultsOSRD
preplace inst clock_and_reset|host_interface -pg 1 -lvl 2 -x 570 -y 92 -defaultsOSRD
preplace netloc CPU_RESETN_1 1 0 1 -80J 100n
preplace netloc clock_and_reset_clk_100mhz 1 1 1 870J 90n
preplace netloc clock_and_reset_interconnect_aresetn 1 1 1 880J 110n
preplace netloc CLK100MHZ_1 1 0 1 -80J 80n
preplace netloc clock_and_reset_peripheral_aresetn 1 1 1 890J 130n
preplace netloc Conn1 1 1 1 850J 50n
preplace netloc Conn2 1 1 1 860J 70n
preplace netloc clock_and_reset|CLK100MHZ_1 1 0 1 NJ 82
preplace netloc clock_and_reset|CPU_RESETN_1 1 0 1 N 222
preplace netloc clock_and_reset|system_clock_clk_100mhz 1 0 3 70 142 440 152 NJ
preplace netloc clock_and_reset|system_reset_interconnect_aresetn 1 1 2 N 262 NJ
preplace netloc clock_and_reset|system_reset_peripheral_aresetn 1 1 2 450 282 NJ
preplace netloc clock_and_reset|Conn1 1 2 1 N 102
preplace netloc clock_and_reset|Conn2 1 2 1 690 82n
levelinfo -pg 1 -100 180 910
levelinfo -hier clock_and_reset * 260 570 *
pagesize -pg 1 -db -bbox -sgen -250 -10 1150 370
pagesize -hier clock_and_reset -db -bbox -sgen 40 22 720 342
"
}
0
