#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Nov 27 17:59:14 2017
# Process ID: 27492
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1
# Command line: vivado -log pid_vco_bypass_pid_only_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_bypass_pid_only_wrapper.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/pid_vco_bypass_pid_only_wrapper.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source pid_vco_bypass_pid_only_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/gitlab/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:vga:1.0'. The one found in location '/home/bma/git/gitlab/oimp/fpga_ip/interfaces/vga_v1_0/vga.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2016.4/data/ip/interfaces/vga_v1_0/vga.xml'
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.602 ; gain = 77.914 ; free physical = 1892 ; free virtual = 11475
Command: synth_design -top pid_vco_bypass_pid_only_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1171.184 ; gain = 240.000 ; free physical = 1809 ; free virtual = 11392
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:4247]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_ad9767_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_ad9767_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_ad9767_0_0' (1#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_ad9767_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_adc1_offset_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_adc1_offset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_adc1_offset_0' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_adc1_offset_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_input_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_input_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_input_0_0' (3#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_input_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'adder_substracter_mod_input_0' of module 'pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_input_0_0' requires 15 connections, but only 14 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5056]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_out_pid2_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_out_pid2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_out_pid2_0' (4#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_out_pid2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'adder_substracter_mod_out_pid2' of module 'pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_out_pid2_0' requires 15 connections, but only 14 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5071]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_axi_interconnect_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6627]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_PC8G31' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_PC8G31' (5#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_1DQMUVG' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:158]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_1DQMUVG' (6#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:158]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_M7MRN2' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:304]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_M7MRN2' (7#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:304]
INFO: [Synth 8-638] synthesizing module 'i03_couplers_imp_1F2Y0GF' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:450]
INFO: [Synth 8-256] done synthesizing module 'i03_couplers_imp_1F2Y0GF' (8#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:450]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_17EI75S' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:596]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_17EI75S' (9#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:596]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_WBHHLT' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:742]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_WBHHLT' (10#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:742]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_15YAWN7' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:888]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_15YAWN7' (11#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:888]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_ZA0DB6' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1034]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_ZA0DB6' (12#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1034]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_12ILJNQ' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1180]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_12ILJNQ' (13#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1180]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_REN4H3' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1326]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_REN4H3' (14#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1326]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_ZY4PFP' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1472]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_ZY4PFP' (15#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1472]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_TARVQC' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1618]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_TARVQC' (16#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1618]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1D4USB0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1764]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1D4USB0' (17#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1764]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_OP31BH' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1910]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_OP31BH' (18#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:1910]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_H0MBZI' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2056]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_H0MBZI' (19#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2056]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_1N684GF' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2202]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_1N684GF' (20#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2202]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_EZTF71' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2348]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_EZTF71' (21#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2348]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_1PMNA8C' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2494]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_1PMNA8C' (22#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2494]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_C6L5BC' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2640]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_C6L5BC' (23#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2640]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_1IDR4I1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2786]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_1IDR4I1' (24#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2786]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_92RJU3' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2932]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_92RJU3' (25#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:2932]
INFO: [Synth 8-638] synthesizing module 'm17_couplers_imp_1JO185M' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3078]
INFO: [Synth 8-256] done synthesizing module 'm17_couplers_imp_1JO185M' (26#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3078]
INFO: [Synth 8-638] synthesizing module 'm18_couplers_imp_4HJS4I' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3224]
INFO: [Synth 8-256] done synthesizing module 'm18_couplers_imp_4HJS4I' (27#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3224]
INFO: [Synth 8-638] synthesizing module 'm19_couplers_imp_1WVJ9MR' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3370]
INFO: [Synth 8-256] done synthesizing module 'm19_couplers_imp_1WVJ9MR' (28#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3370]
INFO: [Synth 8-638] synthesizing module 'm20_couplers_imp_1IA8V1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3516]
INFO: [Synth 8-256] done synthesizing module 'm20_couplers_imp_1IA8V1' (29#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3516]
INFO: [Synth 8-638] synthesizing module 'm21_couplers_imp_1TW1HBW' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3662]
INFO: [Synth 8-256] done synthesizing module 'm21_couplers_imp_1TW1HBW' (30#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3662]
INFO: [Synth 8-638] synthesizing module 'm22_couplers_imp_3XRPEM' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3808]
INFO: [Synth 8-256] done synthesizing module 'm22_couplers_imp_3XRPEM' (31#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3808]
INFO: [Synth 8-638] synthesizing module 'm23_couplers_imp_1RUXCE7' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3954]
INFO: [Synth 8-256] done synthesizing module 'm23_couplers_imp_1RUXCE7' (32#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:3954]
INFO: [Synth 8-638] synthesizing module 'm24_couplers_imp_5I0R4R' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:4100]
INFO: [Synth 8-256] done synthesizing module 'm24_couplers_imp_5I0R4R' (33#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:4100]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_BRC7UE' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:11060]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_auto_pc_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_auto_pc_0' (34#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_BRC7UE' (35#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:11060]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_tier2_xbar_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_tier2_xbar_0_0' (36#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_tier2_xbar_1_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_tier2_xbar_1_0' (37#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_tier2_xbar_2_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_tier2_xbar_2_0' (38#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_tier2_xbar_3_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_tier2_xbar_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_tier2_xbar_3_0' (39#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_tier2_xbar_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_xbar_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_xbar_0' (40#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_axi_interconnect_0_0' (41#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6627]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_dds1_ampl_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dds1_ampl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_dds1_ampl_0' (42#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dds1_ampl_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dds1_ampl' of module 'pid_vco_bypass_pid_only_wrapper_dds1_ampl_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5654]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_dds1_f0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dds1_f0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_dds1_f0_0' (43#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dds1_f0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_dds1_nco_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dds1_nco_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_dds1_nco_0' (44#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dds1_nco_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dds1_nco' of module 'pid_vco_bypass_pid_only_wrapper_dds1_nco_0' requires 42 connections, but only 34 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5713]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_dds1_offset_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dds1_offset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_dds1_offset_0' (45#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dds1_offset_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dds1_offset' of module 'pid_vco_bypass_pid_only_wrapper_dds1_offset_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5748]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_dds1_range_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dds1_range_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_dds1_range_0' (46#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dds1_range_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dds1_range' of module 'pid_vco_bypass_pid_only_wrapper_dds1_range_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5777]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_0' (47#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dupplReal_1_to_2_0' of module 'pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_0' requires 15 connections, but only 14 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5806]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_1_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_1_0' (48#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dupplReal_1_to_2_1' of module 'pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_1_0' requires 15 connections, but only 13 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5821]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_1' (49#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dupplReal_1_to_2_2' of module 'pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_1' requires 15 connections, but only 13 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5835]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_expanderReal_0_dds1_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_expanderReal_0_dds1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_expanderReal_0_dds1_0' (50#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_expanderReal_0_dds1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'expanderReal_0_dds1' of module 'pid_vco_bypass_pid_only_wrapper_expanderReal_0_dds1_0' requires 10 connections, but only 9 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5849]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid1_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid1_0' (51#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'expanderReal_0_ki_pid1' of module 'pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid1_0' requires 10 connections, but only 6 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5859]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid2_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid2_0' (52#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'expanderReal_0_ki_pid2' of module 'pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid2_0' requires 10 connections, but only 6 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5866]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_ltc2145_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_ltc2145_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_ltc2145_0_0' (53#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_ltc2145_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ltc2145_0' of module 'pid_vco_bypass_pid_only_wrapper_ltc2145_0_0' requires 15 connections, but only 11 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5873]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_mod_input_ampl_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_mod_input_ampl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_mod_input_ampl_0' (54#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_mod_input_ampl_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mod_input_ampl' of module 'pid_vco_bypass_pid_only_wrapper_mod_input_ampl_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5885]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_mod_input_nco_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_mod_input_nco_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_mod_input_nco_0' (55#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_mod_input_nco_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mod_input_nco' of module 'pid_vco_bypass_pid_only_wrapper_mod_input_nco_0' requires 42 connections, but only 35 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5914]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_mod_out_pid2_ampl_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_mod_out_pid2_ampl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_mod_out_pid2_ampl_0' (56#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_mod_out_pid2_ampl_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mod_out_pid2_ampl' of module 'pid_vco_bypass_pid_only_wrapper_mod_out_pid2_ampl_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5950]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_mod_out_pid2_nco_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_mod_out_pid2_nco_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_mod_out_pid2_nco_0' (57#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_mod_out_pid2_nco_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mod_out_pid2_nco' of module 'pid_vco_bypass_pid_only_wrapper_mod_out_pid2_nco_0' requires 42 connections, but only 35 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5979]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_0' (58#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_kd_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_kd_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_kd_0' (59#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_kd_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid1_kd' of module 'pid_vco_bypass_pid_only_wrapper_pid1_kd_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6030]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_ki_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_ki_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_ki_0' (60#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_ki_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_kp_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_kp_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_kp_0' (61#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_kp_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid1_kp' of module 'pid_vco_bypass_pid_only_wrapper_pid1_kp_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6087]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_rst_int_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_rst_int_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_rst_int_0' (62#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_rst_int_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid1_rst_int' of module 'pid_vco_bypass_pid_only_wrapper_pid1_rst_int_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6114]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_setpoint_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_setpoint_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_setpoint_0' (63#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_setpoint_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid1_setpoint' of module 'pid_vco_bypass_pid_only_wrapper_pid1_setpoint_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6141]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_sign_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_sign_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid1_sign_0' (64#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid1_sign_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid1_sign' of module 'pid_vco_bypass_pid_only_wrapper_pid1_sign_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6168]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_0' (65#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_kd_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_kd_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_kd_0' (66#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_kd_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid2_kd' of module 'pid_vco_bypass_pid_only_wrapper_pid2_kd_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6210]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_ki_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_ki_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_ki_0' (67#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_ki_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_kp_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_kp_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_kp_0' (68#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_kp_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid2_kp' of module 'pid_vco_bypass_pid_only_wrapper_pid2_kp_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6267]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_offset_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_offset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_offset_0' (69#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_offset_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid2_offset' of module 'pid_vco_bypass_pid_only_wrapper_pid2_offset_0' requires 29 connections, but only 28 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6294]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_rst_int_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_rst_int_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_rst_int_0' (70#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_rst_int_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid2_rst_int' of module 'pid_vco_bypass_pid_only_wrapper_pid2_rst_int_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6323]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_setpoint_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_setpoint_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_setpoint_0' (71#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_setpoint_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid2_setpoint' of module 'pid_vco_bypass_pid_only_wrapper_pid2_setpoint_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6350]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_sign_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_sign_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_pid2_sign_0' (72#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_pid2_sign_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pid2_sign' of module 'pid_vco_bypass_pid_only_wrapper_pid2_sign_0' requires 29 connections, but only 26 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6377]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0' (73#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0' requires 10 connections, but only 8 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6404]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_processing_system7_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_processing_system7_0_0' (74#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'pid_vco_bypass_pid_only_wrapper_processing_system7_0_0' requires 88 connections, but only 67 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6413]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0' (75#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'redpitaya_adc_dac_clk_0' of module 'pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0' requires 9 connections, but only 8 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6481]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_switchComplex_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_switchComplex_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_switchComplex_0_0' (76#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_switchComplex_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'switchComplex_0' of module 'pid_vco_bypass_pid_only_wrapper_switchComplex_0_0' requires 39 connections, but only 37 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6490]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_switchComplex_0_1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_switchComplex_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_switchComplex_0_1' (77#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_switchComplex_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'switchComplex_1' of module 'pid_vco_bypass_pid_only_wrapper_switchComplex_0_1' requires 39 connections, but only 37 given [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6528]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_ampl_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_ampl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_ampl_0' (78#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_ampl_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_range_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_range_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_range_0' (79#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_range_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_twoInMult_mod_input_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_twoInMult_mod_input_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_twoInMult_mod_input_0_0' (80#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_twoInMult_mod_input_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_twoInMult_mod_out_pid2_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_twoInMult_mod_out_pid2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_twoInMult_mod_out_pid2_0' (81#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_twoInMult_mod_out_pid2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlconstant_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlconstant_0_0' (82#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlconstant_1_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlconstant_1_0' (83#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0' (84#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0' (85#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_1_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_1_0' (86#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0' (87#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_1_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_1_0' (88#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/realtime/pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper' (89#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:4247]
WARNING: [Synth 8-3331] design s00_couplers_imp_BRC7UE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_BRC7UE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m24_couplers_imp_5I0R4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m24_couplers_imp_5I0R4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m24_couplers_imp_5I0R4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m24_couplers_imp_5I0R4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m23_couplers_imp_1RUXCE7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m23_couplers_imp_1RUXCE7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m23_couplers_imp_1RUXCE7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m23_couplers_imp_1RUXCE7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m22_couplers_imp_3XRPEM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m22_couplers_imp_3XRPEM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m22_couplers_imp_3XRPEM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m22_couplers_imp_3XRPEM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m21_couplers_imp_1TW1HBW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m21_couplers_imp_1TW1HBW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m21_couplers_imp_1TW1HBW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m21_couplers_imp_1TW1HBW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m20_couplers_imp_1IA8V1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m20_couplers_imp_1IA8V1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m20_couplers_imp_1IA8V1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m20_couplers_imp_1IA8V1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m19_couplers_imp_1WVJ9MR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m19_couplers_imp_1WVJ9MR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m19_couplers_imp_1WVJ9MR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m19_couplers_imp_1WVJ9MR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m18_couplers_imp_4HJS4I has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m18_couplers_imp_4HJS4I has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m18_couplers_imp_4HJS4I has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m18_couplers_imp_4HJS4I has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m17_couplers_imp_1JO185M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m17_couplers_imp_1JO185M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m17_couplers_imp_1JO185M has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m17_couplers_imp_1JO185M has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m16_couplers_imp_92RJU3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m16_couplers_imp_92RJU3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m16_couplers_imp_92RJU3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m16_couplers_imp_92RJU3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m15_couplers_imp_1IDR4I1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m15_couplers_imp_1IDR4I1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m15_couplers_imp_1IDR4I1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m15_couplers_imp_1IDR4I1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m14_couplers_imp_C6L5BC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m14_couplers_imp_C6L5BC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m14_couplers_imp_C6L5BC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m14_couplers_imp_C6L5BC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_1PMNA8C has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_1PMNA8C has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m13_couplers_imp_1PMNA8C has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m13_couplers_imp_1PMNA8C has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_EZTF71 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_EZTF71 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_EZTF71 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_EZTF71 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_1N684GF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_1N684GF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_1N684GF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_1N684GF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_H0MBZI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_H0MBZI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_H0MBZI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_H0MBZI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_OP31BH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_OP31BH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_OP31BH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_OP31BH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1D4USB0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1D4USB0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_1D4USB0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_1D4USB0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_TARVQC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_TARVQC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_TARVQC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_TARVQC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_ZY4PFP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_ZY4PFP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_ZY4PFP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_ZY4PFP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_REN4H3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_REN4H3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_REN4H3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_REN4H3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_12ILJNQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_12ILJNQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_12ILJNQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_12ILJNQ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_ZA0DB6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_ZA0DB6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_ZA0DB6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_ZA0DB6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_15YAWN7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_15YAWN7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_15YAWN7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_15YAWN7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_WBHHLT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_WBHHLT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_WBHHLT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_WBHHLT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_17EI75S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_17EI75S has unconnected port M_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1217.652 ; gain = 286.469 ; free physical = 1761 ; free virtual = 11345
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.652 ; gain = 286.469 ; free physical = 1761 ; free virtual = 11345
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_ad9767_0_0' instantiated as 'ad9767_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5010]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_adc1_offset_0' instantiated as 'adc1_offset' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5026]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_input_0_0' instantiated as 'adder_substracter_mod_input_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5056]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_out_pid2_0' instantiated as 'adder_substracter_mod_out_pid2' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5071]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_auto_pc_0' instantiated as 'axi_interconnect_0/s00_couplers/auto_pc' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:11303]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_dds1_ampl_0' instantiated as 'dds1_ampl' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5654]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_dds1_f0_0' instantiated as 'dds1_f0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5683]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_dds1_nco_0' instantiated as 'dds1_nco' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5713]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_dds1_offset_0' instantiated as 'dds1_offset' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5748]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_dds1_range_0' instantiated as 'dds1_range' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5777]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_0' instantiated as 'dupplReal_1_to_2_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5806]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_1' instantiated as 'dupplReal_1_to_2_2' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5835]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_1_0' instantiated as 'dupplReal_1_to_2_1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5821]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_expanderReal_0_dds1_0' instantiated as 'expanderReal_0_dds1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5849]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid1_0' instantiated as 'expanderReal_0_ki_pid1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5859]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid2_0' instantiated as 'expanderReal_0_ki_pid2' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5866]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_ltc2145_0_0' instantiated as 'ltc2145_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5873]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_mod_input_ampl_0' instantiated as 'mod_input_ampl' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5885]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_mod_input_nco_0' instantiated as 'mod_input_nco' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5914]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_mod_out_pid2_ampl_0' instantiated as 'mod_out_pid2_ampl' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5950]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_mod_out_pid2_nco_0' instantiated as 'mod_out_pid2_nco' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:5979]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid1_0' instantiated as 'pid1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6015]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid1_kd_0' instantiated as 'pid1_kd' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6030]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid1_ki_0' instantiated as 'pid1_ki' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6057]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid1_kp_0' instantiated as 'pid1_kp' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6087]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid1_rst_int_0' instantiated as 'pid1_rst_int' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6114]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid1_setpoint_0' instantiated as 'pid1_setpoint' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6141]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid1_sign_0' instantiated as 'pid1_sign' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6168]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid2_0' instantiated as 'pid2' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6195]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid2_kd_0' instantiated as 'pid2_kd' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6210]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid2_ki_0' instantiated as 'pid2_ki' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6237]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid2_kp_0' instantiated as 'pid2_kp' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6267]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid2_offset_0' instantiated as 'pid2_offset' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6294]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid2_rst_int_0' instantiated as 'pid2_rst_int' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6323]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid2_setpoint_0' instantiated as 'pid2_setpoint' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6350]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_pid2_sign_0' instantiated as 'pid2_sign' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6377]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0' instantiated as 'proc_sys_reset_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6404]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_processing_system7_0_0' instantiated as 'processing_system7_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6413]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0' instantiated as 'redpitaya_adc_dac_clk_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6481]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_switchComplex_0_0' instantiated as 'switchComplex_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6490]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_switchComplex_0_1' instantiated as 'switchComplex_1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6528]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_tier2_xbar_0_0' instantiated as 'axi_interconnect_0/tier2_xbar_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:10853]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_tier2_xbar_1_0' instantiated as 'axi_interconnect_0/tier2_xbar_1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:10894]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_tier2_xbar_2_0' instantiated as 'axi_interconnect_0/tier2_xbar_2' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:10935]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_tier2_xbar_3_0' instantiated as 'axi_interconnect_0/tier2_xbar_3' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:10976]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_ampl_0' instantiated as 'twoInMult_dds1_ampl' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6566]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_range_0' instantiated as 'twoInMult_dds1_range' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6576]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_twoInMult_mod_input_0_0' instantiated as 'twoInMult_mod_input_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6586]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_twoInMult_mod_out_pid2_0' instantiated as 'twoInMult_mod_out_pid2' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6596]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_xbar_0' instantiated as 'axi_interconnect_0/xbar' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:11017]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_xlconstant_0_0' instantiated as 'xlconstant_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6606]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_xlconstant_1_0' instantiated as 'xlconstant_1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6608]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0' instantiated as 'xlslice_dds1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6610]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0' instantiated as 'xlslice_mod_input_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6613]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_1_0' instantiated as 'xlslice_mod_input_1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6616]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0' instantiated as 'xlslice_mod_out_pid2_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6619]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_1_0' instantiated as 'xlslice_mod_out_pid2_1' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/hdl/pid_vco_bypass_pid_only_wrapper.v:6622]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp/pid_vco_bypass_pid_only_wrapper_ad9767_0_0_in_context.xdc] for cell 'ad9767_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp/pid_vco_bypass_pid_only_wrapper_ad9767_0_0_in_context.xdc] for cell 'ad9767_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_2/pid_vco_bypass_pid_only_wrapper_adc1_offset_0_in_context.xdc] for cell 'adc1_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_2/pid_vco_bypass_pid_only_wrapper_adc1_offset_0_in_context.xdc] for cell 'adc1_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_3/pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_input_0_0_in_context.xdc] for cell 'adder_substracter_mod_input_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_3/pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_input_0_0_in_context.xdc] for cell 'adder_substracter_mod_input_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_4/pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_out_pid2_0_in_context.xdc] for cell 'adder_substracter_mod_out_pid2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_4/pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_out_pid2_0_in_context.xdc] for cell 'adder_substracter_mod_out_pid2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_5/pid_vco_bypass_pid_only_wrapper_xbar_0_in_context.xdc] for cell 'axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_5/pid_vco_bypass_pid_only_wrapper_xbar_0_in_context.xdc] for cell 'axi_interconnect_0/xbar'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_6/pid_vco_bypass_pid_only_wrapper_dds1_ampl_0_in_context.xdc] for cell 'dds1_ampl'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_6/pid_vco_bypass_pid_only_wrapper_dds1_ampl_0_in_context.xdc] for cell 'dds1_ampl'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_7/pid_vco_bypass_pid_only_wrapper_dds1_f0_0_in_context.xdc] for cell 'dds1_f0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_7/pid_vco_bypass_pid_only_wrapper_dds1_f0_0_in_context.xdc] for cell 'dds1_f0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_8/pid_vco_bypass_pid_only_wrapper_dds1_nco_0_in_context.xdc] for cell 'dds1_nco'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_8/pid_vco_bypass_pid_only_wrapper_dds1_nco_0_in_context.xdc] for cell 'dds1_nco'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_9/pid_vco_bypass_pid_only_wrapper_dds1_offset_0_in_context.xdc] for cell 'dds1_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_9/pid_vco_bypass_pid_only_wrapper_dds1_offset_0_in_context.xdc] for cell 'dds1_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_10/pid_vco_bypass_pid_only_wrapper_dds1_range_0_in_context.xdc] for cell 'dds1_range'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_10/pid_vco_bypass_pid_only_wrapper_dds1_range_0_in_context.xdc] for cell 'dds1_range'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_11/pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_0_in_context.xdc] for cell 'dupplReal_1_to_2_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_11/pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_0_in_context.xdc] for cell 'dupplReal_1_to_2_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_12/pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_1_0_in_context.xdc] for cell 'dupplReal_1_to_2_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_12/pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_1_0_in_context.xdc] for cell 'dupplReal_1_to_2_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_13/pid_vco_bypass_pid_only_wrapper_expanderReal_0_dds1_0_in_context.xdc] for cell 'expanderReal_0_dds1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_13/pid_vco_bypass_pid_only_wrapper_expanderReal_0_dds1_0_in_context.xdc] for cell 'expanderReal_0_dds1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_14/pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid1_0_in_context.xdc] for cell 'expanderReal_0_ki_pid1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_14/pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid1_0_in_context.xdc] for cell 'expanderReal_0_ki_pid1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_15/pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid2_0_in_context.xdc] for cell 'expanderReal_0_ki_pid2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_15/pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid2_0_in_context.xdc] for cell 'expanderReal_0_ki_pid2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_16/pid_vco_bypass_pid_only_wrapper_ltc2145_0_0_in_context.xdc] for cell 'ltc2145_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_16/pid_vco_bypass_pid_only_wrapper_ltc2145_0_0_in_context.xdc] for cell 'ltc2145_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_17/pid_vco_bypass_pid_only_wrapper_mod_input_ampl_0_in_context.xdc] for cell 'mod_input_ampl'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_17/pid_vco_bypass_pid_only_wrapper_mod_input_ampl_0_in_context.xdc] for cell 'mod_input_ampl'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_18/pid_vco_bypass_pid_only_wrapper_mod_input_nco_0_in_context.xdc] for cell 'mod_input_nco'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_18/pid_vco_bypass_pid_only_wrapper_mod_input_nco_0_in_context.xdc] for cell 'mod_input_nco'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_19/pid_vco_bypass_pid_only_wrapper_mod_out_pid2_ampl_0_in_context.xdc] for cell 'mod_out_pid2_ampl'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_19/pid_vco_bypass_pid_only_wrapper_mod_out_pid2_ampl_0_in_context.xdc] for cell 'mod_out_pid2_ampl'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_20/pid_vco_bypass_pid_only_wrapper_mod_out_pid2_nco_0_in_context.xdc] for cell 'mod_out_pid2_nco'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_20/pid_vco_bypass_pid_only_wrapper_mod_out_pid2_nco_0_in_context.xdc] for cell 'mod_out_pid2_nco'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_21/pid_vco_bypass_pid_only_wrapper_pid1_0_in_context.xdc] for cell 'pid1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_21/pid_vco_bypass_pid_only_wrapper_pid1_0_in_context.xdc] for cell 'pid1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_22/pid_vco_bypass_pid_only_wrapper_pid1_kd_0_in_context.xdc] for cell 'pid1_kd'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_22/pid_vco_bypass_pid_only_wrapper_pid1_kd_0_in_context.xdc] for cell 'pid1_kd'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_23/pid_vco_bypass_pid_only_wrapper_pid1_ki_0_in_context.xdc] for cell 'pid1_ki'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_23/pid_vco_bypass_pid_only_wrapper_pid1_ki_0_in_context.xdc] for cell 'pid1_ki'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_24/pid_vco_bypass_pid_only_wrapper_pid1_kp_0_in_context.xdc] for cell 'pid1_kp'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_24/pid_vco_bypass_pid_only_wrapper_pid1_kp_0_in_context.xdc] for cell 'pid1_kp'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_25/pid_vco_bypass_pid_only_wrapper_pid1_rst_int_0_in_context.xdc] for cell 'pid1_rst_int'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_25/pid_vco_bypass_pid_only_wrapper_pid1_rst_int_0_in_context.xdc] for cell 'pid1_rst_int'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_26/pid_vco_bypass_pid_only_wrapper_pid1_setpoint_0_in_context.xdc] for cell 'pid1_setpoint'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_26/pid_vco_bypass_pid_only_wrapper_pid1_setpoint_0_in_context.xdc] for cell 'pid1_setpoint'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_27/pid_vco_bypass_pid_only_wrapper_pid1_sign_0_in_context.xdc] for cell 'pid1_sign'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_27/pid_vco_bypass_pid_only_wrapper_pid1_sign_0_in_context.xdc] for cell 'pid1_sign'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_28/pid_vco_bypass_pid_only_wrapper_pid2_0_in_context.xdc] for cell 'pid2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_28/pid_vco_bypass_pid_only_wrapper_pid2_0_in_context.xdc] for cell 'pid2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_29/pid_vco_bypass_pid_only_wrapper_pid2_kd_0_in_context.xdc] for cell 'pid2_kd'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_29/pid_vco_bypass_pid_only_wrapper_pid2_kd_0_in_context.xdc] for cell 'pid2_kd'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_30/pid_vco_bypass_pid_only_wrapper_pid2_ki_0_in_context.xdc] for cell 'pid2_ki'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_30/pid_vco_bypass_pid_only_wrapper_pid2_ki_0_in_context.xdc] for cell 'pid2_ki'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_31/pid_vco_bypass_pid_only_wrapper_pid2_kp_0_in_context.xdc] for cell 'pid2_kp'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_31/pid_vco_bypass_pid_only_wrapper_pid2_kp_0_in_context.xdc] for cell 'pid2_kp'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_32/pid_vco_bypass_pid_only_wrapper_pid2_offset_0_in_context.xdc] for cell 'pid2_offset'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_32/pid_vco_bypass_pid_only_wrapper_pid2_offset_0_in_context.xdc] for cell 'pid2_offset'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_33/pid_vco_bypass_pid_only_wrapper_pid2_rst_int_0_in_context.xdc] for cell 'pid2_rst_int'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_33/pid_vco_bypass_pid_only_wrapper_pid2_rst_int_0_in_context.xdc] for cell 'pid2_rst_int'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_34/pid_vco_bypass_pid_only_wrapper_pid2_setpoint_0_in_context.xdc] for cell 'pid2_setpoint'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_34/pid_vco_bypass_pid_only_wrapper_pid2_setpoint_0_in_context.xdc] for cell 'pid2_setpoint'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_35/pid_vco_bypass_pid_only_wrapper_pid2_sign_0_in_context.xdc] for cell 'pid2_sign'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_35/pid_vco_bypass_pid_only_wrapper_pid2_sign_0_in_context.xdc] for cell 'pid2_sign'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_36/pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0_in_context.xdc] for cell 'proc_sys_reset_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_36/pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0_in_context.xdc] for cell 'proc_sys_reset_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc] for cell 'processing_system7_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc] for cell 'processing_system7_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_38/pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc] for cell 'redpitaya_adc_dac_clk_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_38/pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc] for cell 'redpitaya_adc_dac_clk_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_39/pid_vco_bypass_pid_only_wrapper_switchComplex_0_0_in_context.xdc] for cell 'switchComplex_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_39/pid_vco_bypass_pid_only_wrapper_switchComplex_0_0_in_context.xdc] for cell 'switchComplex_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_40/pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_ampl_0_in_context.xdc] for cell 'twoInMult_dds1_ampl'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_40/pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_ampl_0_in_context.xdc] for cell 'twoInMult_dds1_ampl'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_41/pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_range_0_in_context.xdc] for cell 'twoInMult_dds1_range'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_41/pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_range_0_in_context.xdc] for cell 'twoInMult_dds1_range'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_42/pid_vco_bypass_pid_only_wrapper_twoInMult_mod_input_0_0_in_context.xdc] for cell 'twoInMult_mod_input_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_42/pid_vco_bypass_pid_only_wrapper_twoInMult_mod_input_0_0_in_context.xdc] for cell 'twoInMult_mod_input_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_43/pid_vco_bypass_pid_only_wrapper_twoInMult_mod_out_pid2_0_in_context.xdc] for cell 'twoInMult_mod_out_pid2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_43/pid_vco_bypass_pid_only_wrapper_twoInMult_mod_out_pid2_0_in_context.xdc] for cell 'twoInMult_mod_out_pid2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_44/pid_vco_bypass_pid_only_wrapper_xlconstant_0_0_in_context.xdc] for cell 'xlconstant_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_44/pid_vco_bypass_pid_only_wrapper_xlconstant_0_0_in_context.xdc] for cell 'xlconstant_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_45/pid_vco_bypass_pid_only_wrapper_xlconstant_1_0_in_context.xdc] for cell 'xlconstant_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_45/pid_vco_bypass_pid_only_wrapper_xlconstant_1_0_in_context.xdc] for cell 'xlconstant_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_46/pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0_in_context.xdc] for cell 'xlslice_dds1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_46/pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0_in_context.xdc] for cell 'xlslice_dds1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_47/pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0_in_context.xdc] for cell 'xlslice_mod_input_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_47/pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0_in_context.xdc] for cell 'xlslice_mod_input_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_48/pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0_in_context.xdc] for cell 'xlslice_mod_input_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_48/pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0_in_context.xdc] for cell 'xlslice_mod_input_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_49/pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0_in_context.xdc] for cell 'xlslice_mod_out_pid2_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_49/pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0_in_context.xdc] for cell 'xlslice_mod_out_pid2_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_50/pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0_in_context.xdc] for cell 'xlslice_mod_out_pid2_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_50/pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0_in_context.xdc] for cell 'xlslice_mod_out_pid2_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_51/pid_vco_bypass_pid_only_wrapper_switchComplex_0_1_in_context.xdc] for cell 'switchComplex_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_51/pid_vco_bypass_pid_only_wrapper_switchComplex_0_1_in_context.xdc] for cell 'switchComplex_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_52/pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_1_in_context.xdc] for cell 'dupplReal_1_to_2_2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_52/pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_1_in_context.xdc] for cell 'dupplReal_1_to_2_2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_53/pid_vco_bypass_pid_only_wrapper_tier2_xbar_0_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_53/pid_vco_bypass_pid_only_wrapper_tier2_xbar_0_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_54/pid_vco_bypass_pid_only_wrapper_tier2_xbar_1_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_1'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_54/pid_vco_bypass_pid_only_wrapper_tier2_xbar_1_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_1'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_55/pid_vco_bypass_pid_only_wrapper_tier2_xbar_2_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_2'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_55/pid_vco_bypass_pid_only_wrapper_tier2_xbar_2_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_2'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_56/pid_vco_bypass_pid_only_wrapper_tier2_xbar_3_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_3'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_56/pid_vco_bypass_pid_only_wrapper_tier2_xbar_3_0_in_context.xdc] for cell 'axi_interconnect_0/tier2_xbar_3'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_57/pid_vco_bypass_pid_only_wrapper_auto_pc_0_in_context.xdc] for cell 'axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_57/pid_vco_bypass_pid_only_wrapper_auto_pc_0_in_context.xdc] for cell 'axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pid_vco_bypass_pid_only_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pid_vco_bypass_pid_only_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pid_vco_bypass_pid_only_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pid_vco_bypass_pid_only_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pid_vco_bypass_pid_only_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pid_vco_bypass_pid_only_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1563.355 ; gain = 0.000 ; free physical = 1580 ; free virtual = 11165
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1579 ; free virtual = 11164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1579 ; free virtual = 11164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_37/pid_vco_bypass_pid_only_wrapper_processing_system7_0_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for adc_clk_n_i. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_38/pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_clk_n_i. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_38/pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for adc_clk_p_i. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_38/pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_clk_p_i. (constraint file  /home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/.Xil/Vivado-27492-ux305/dcp_38/pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0_in_context.xdc, line 10).
Applied set_property DONT_TOUCH = true for ad9767_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adc1_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_substracter_mod_input_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adder_substracter_mod_out_pid2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/tier2_xbar_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds1_ampl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds1_f0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds1_nco. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds1_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dds1_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dupplReal_1_to_2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dupplReal_1_to_2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dupplReal_1_to_2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for expanderReal_0_dds1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for expanderReal_0_ki_pid1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for expanderReal_0_ki_pid2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ltc2145_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod_input_ampl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod_input_nco. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod_out_pid2_ampl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mod_out_pid2_nco. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1_kd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1_ki. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1_kp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1_rst_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1_setpoint. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid1_sign. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_kd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_ki. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_kp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_offset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_rst_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_setpoint. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pid2_sign. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for redpitaya_adc_dac_clk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for switchComplex_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for switchComplex_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for twoInMult_dds1_ampl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for twoInMult_dds1_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for twoInMult_mod_input_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for twoInMult_mod_out_pid2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_dds1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_mod_input_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_mod_input_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_mod_out_pid2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xlslice_mod_out_pid2_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1579 ; free virtual = 11164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1578 ; free virtual = 11164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1563 ; free virtual = 11148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK0' to pin 'processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK1' to pin 'processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK2' to pin 'processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK3' to pin 'processing_system7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/adc_clk_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_adc_clk_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/dac_2clk_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_dac_2clk_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/dac_2ph_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_dac_2ph_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/dac_clk_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_dac_clk_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'redpitaya_adc_dac_clk_0/ser_clk_o' to pin 'redpitaya_adc_dac_clk_0/bbstub_ser_clk_o/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1540 ; free virtual = 11125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1539 ; free virtual = 11124
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1524 ; free virtual = 11109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1524 ; free virtual = 11109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1524 ; free virtual = 11109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1524 ; free virtual = 11109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1524 ; free virtual = 11109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1524 ; free virtual = 11109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1524 ; free virtual = 11109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------------------------------+----------+
|      |BlackBox name                                                    |Instances |
+------+-----------------------------------------------------------------+----------+
|1     |pid_vco_bypass_pid_only_wrapper_ad9767_0_0                       |         1|
|2     |pid_vco_bypass_pid_only_wrapper_adc1_offset_0                    |         1|
|3     |pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_input_0_0  |         1|
|4     |pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_out_pid2_0 |         1|
|5     |pid_vco_bypass_pid_only_wrapper_tier2_xbar_0_0                   |         1|
|6     |pid_vco_bypass_pid_only_wrapper_tier2_xbar_1_0                   |         1|
|7     |pid_vco_bypass_pid_only_wrapper_tier2_xbar_2_0                   |         1|
|8     |pid_vco_bypass_pid_only_wrapper_tier2_xbar_3_0                   |         1|
|9     |pid_vco_bypass_pid_only_wrapper_xbar_0                           |         1|
|10    |pid_vco_bypass_pid_only_wrapper_auto_pc_0                        |         1|
|11    |pid_vco_bypass_pid_only_wrapper_dds1_ampl_0                      |         1|
|12    |pid_vco_bypass_pid_only_wrapper_dds1_f0_0                        |         1|
|13    |pid_vco_bypass_pid_only_wrapper_dds1_nco_0                       |         1|
|14    |pid_vco_bypass_pid_only_wrapper_dds1_offset_0                    |         1|
|15    |pid_vco_bypass_pid_only_wrapper_dds1_range_0                     |         1|
|16    |pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_0             |         1|
|17    |pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_1_0             |         1|
|18    |pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_1             |         1|
|19    |pid_vco_bypass_pid_only_wrapper_expanderReal_0_dds1_0            |         1|
|20    |pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid1_0         |         1|
|21    |pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid2_0         |         1|
|22    |pid_vco_bypass_pid_only_wrapper_ltc2145_0_0                      |         1|
|23    |pid_vco_bypass_pid_only_wrapper_mod_input_ampl_0                 |         1|
|24    |pid_vco_bypass_pid_only_wrapper_mod_input_nco_0                  |         1|
|25    |pid_vco_bypass_pid_only_wrapper_mod_out_pid2_ampl_0              |         1|
|26    |pid_vco_bypass_pid_only_wrapper_mod_out_pid2_nco_0               |         1|
|27    |pid_vco_bypass_pid_only_wrapper_pid1_0                           |         1|
|28    |pid_vco_bypass_pid_only_wrapper_pid1_kd_0                        |         1|
|29    |pid_vco_bypass_pid_only_wrapper_pid1_ki_0                        |         1|
|30    |pid_vco_bypass_pid_only_wrapper_pid1_kp_0                        |         1|
|31    |pid_vco_bypass_pid_only_wrapper_pid1_rst_int_0                   |         1|
|32    |pid_vco_bypass_pid_only_wrapper_pid1_setpoint_0                  |         1|
|33    |pid_vco_bypass_pid_only_wrapper_pid1_sign_0                      |         1|
|34    |pid_vco_bypass_pid_only_wrapper_pid2_0                           |         1|
|35    |pid_vco_bypass_pid_only_wrapper_pid2_kd_0                        |         1|
|36    |pid_vco_bypass_pid_only_wrapper_pid2_ki_0                        |         1|
|37    |pid_vco_bypass_pid_only_wrapper_pid2_kp_0                        |         1|
|38    |pid_vco_bypass_pid_only_wrapper_pid2_offset_0                    |         1|
|39    |pid_vco_bypass_pid_only_wrapper_pid2_rst_int_0                   |         1|
|40    |pid_vco_bypass_pid_only_wrapper_pid2_setpoint_0                  |         1|
|41    |pid_vco_bypass_pid_only_wrapper_pid2_sign_0                      |         1|
|42    |pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0               |         1|
|43    |pid_vco_bypass_pid_only_wrapper_processing_system7_0_0           |         1|
|44    |pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0        |         1|
|45    |pid_vco_bypass_pid_only_wrapper_switchComplex_0_0                |         1|
|46    |pid_vco_bypass_pid_only_wrapper_switchComplex_0_1                |         1|
|47    |pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_ampl_0            |         1|
|48    |pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_range_0           |         1|
|49    |pid_vco_bypass_pid_only_wrapper_twoInMult_mod_input_0_0          |         1|
|50    |pid_vco_bypass_pid_only_wrapper_twoInMult_mod_out_pid2_0         |         1|
|51    |pid_vco_bypass_pid_only_wrapper_xlconstant_0_0                   |         1|
|52    |pid_vco_bypass_pid_only_wrapper_xlconstant_1_0                   |         1|
|53    |pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0                   |         1|
|54    |pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0            |         1|
|55    |pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_1_0            |         1|
|56    |pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0         |         1|
|57    |pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_1_0         |         1|
+------+-----------------------------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------------------------------+------+
|      |Cell                                                             |Count |
+------+-----------------------------------------------------------------+------+
|1     |pid_vco_bypass_pid_only_wrapper_ad9767_0_0                       |     1|
|2     |pid_vco_bypass_pid_only_wrapper_adc1_offset_0                    |     1|
|3     |pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_input_0_0  |     1|
|4     |pid_vco_bypass_pid_only_wrapper_adder_substracter_mod_out_pid2_0 |     1|
|5     |pid_vco_bypass_pid_only_wrapper_auto_pc_0                        |     1|
|6     |pid_vco_bypass_pid_only_wrapper_dds1_ampl_0                      |     1|
|7     |pid_vco_bypass_pid_only_wrapper_dds1_f0_0                        |     1|
|8     |pid_vco_bypass_pid_only_wrapper_dds1_nco_0                       |     1|
|9     |pid_vco_bypass_pid_only_wrapper_dds1_offset_0                    |     1|
|10    |pid_vco_bypass_pid_only_wrapper_dds1_range_0                     |     1|
|11    |pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_0             |     1|
|12    |pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_0_1             |     1|
|13    |pid_vco_bypass_pid_only_wrapper_dupplReal_1_to_2_1_0             |     1|
|14    |pid_vco_bypass_pid_only_wrapper_expanderReal_0_dds1_0            |     1|
|15    |pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid1_0         |     1|
|16    |pid_vco_bypass_pid_only_wrapper_expanderReal_0_ki_pid2_0         |     1|
|17    |pid_vco_bypass_pid_only_wrapper_ltc2145_0_0                      |     1|
|18    |pid_vco_bypass_pid_only_wrapper_mod_input_ampl_0                 |     1|
|19    |pid_vco_bypass_pid_only_wrapper_mod_input_nco_0                  |     1|
|20    |pid_vco_bypass_pid_only_wrapper_mod_out_pid2_ampl_0              |     1|
|21    |pid_vco_bypass_pid_only_wrapper_mod_out_pid2_nco_0               |     1|
|22    |pid_vco_bypass_pid_only_wrapper_pid1_0                           |     1|
|23    |pid_vco_bypass_pid_only_wrapper_pid1_kd_0                        |     1|
|24    |pid_vco_bypass_pid_only_wrapper_pid1_ki_0                        |     1|
|25    |pid_vco_bypass_pid_only_wrapper_pid1_kp_0                        |     1|
|26    |pid_vco_bypass_pid_only_wrapper_pid1_rst_int_0                   |     1|
|27    |pid_vco_bypass_pid_only_wrapper_pid1_setpoint_0                  |     1|
|28    |pid_vco_bypass_pid_only_wrapper_pid1_sign_0                      |     1|
|29    |pid_vco_bypass_pid_only_wrapper_pid2_0                           |     1|
|30    |pid_vco_bypass_pid_only_wrapper_pid2_kd_0                        |     1|
|31    |pid_vco_bypass_pid_only_wrapper_pid2_ki_0                        |     1|
|32    |pid_vco_bypass_pid_only_wrapper_pid2_kp_0                        |     1|
|33    |pid_vco_bypass_pid_only_wrapper_pid2_offset_0                    |     1|
|34    |pid_vco_bypass_pid_only_wrapper_pid2_rst_int_0                   |     1|
|35    |pid_vco_bypass_pid_only_wrapper_pid2_setpoint_0                  |     1|
|36    |pid_vco_bypass_pid_only_wrapper_pid2_sign_0                      |     1|
|37    |pid_vco_bypass_pid_only_wrapper_proc_sys_reset_0_0               |     1|
|38    |pid_vco_bypass_pid_only_wrapper_processing_system7_0_0           |     1|
|39    |pid_vco_bypass_pid_only_wrapper_redpitaya_adc_dac_clk_0_0        |     1|
|40    |pid_vco_bypass_pid_only_wrapper_switchComplex_0_0                |     1|
|41    |pid_vco_bypass_pid_only_wrapper_switchComplex_0_1                |     1|
|42    |pid_vco_bypass_pid_only_wrapper_tier2_xbar_0_0                   |     1|
|43    |pid_vco_bypass_pid_only_wrapper_tier2_xbar_1_0                   |     1|
|44    |pid_vco_bypass_pid_only_wrapper_tier2_xbar_2_0                   |     1|
|45    |pid_vco_bypass_pid_only_wrapper_tier2_xbar_3_0                   |     1|
|46    |pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_ampl_0            |     1|
|47    |pid_vco_bypass_pid_only_wrapper_twoInMult_dds1_range_0           |     1|
|48    |pid_vco_bypass_pid_only_wrapper_twoInMult_mod_input_0_0          |     1|
|49    |pid_vco_bypass_pid_only_wrapper_twoInMult_mod_out_pid2_0         |     1|
|50    |pid_vco_bypass_pid_only_wrapper_xbar_0                           |     1|
|51    |pid_vco_bypass_pid_only_wrapper_xlconstant_0_0                   |     1|
|52    |pid_vco_bypass_pid_only_wrapper_xlconstant_1_0                   |     1|
|53    |pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0                   |     1|
|54    |pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0            |     1|
|55    |pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_1_0            |     1|
|56    |pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_0_0         |     1|
|57    |pid_vco_bypass_pid_only_wrapper_xlslice_mod_out_pid2_1_0         |     1|
|58    |IBUF                                                             |    28|
|59    |OBUF                                                             |    19|
+------+-----------------------------------------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------------------------------+------+
|      |Instance             |Module                                               |Cells |
+------+---------------------+-----------------------------------------------------+------+
|1     |top                  |                                                     |  5894|
|2     |  axi_interconnect_0 |pid_vco_bypass_pid_only_wrapper_axi_interconnect_0_0 |  3601|
|3     |    s00_couplers     |s00_couplers_imp_BRC7UE                              |   177|
+------+---------------------+-----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.355 ; gain = 632.172 ; free physical = 1524 ; free virtual = 11109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1563.355 ; gain = 116.469 ; free physical = 1524 ; free virtual = 11109
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1563.363 ; gain = 632.180 ; free physical = 1527 ; free virtual = 11112
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
207 Infos, 191 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1563.363 ; gain = 482.762 ; free physical = 1524 ; free virtual = 11109
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.runs/synth_1/pid_vco_bypass_pid_only_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1563.363 ; gain = 0.000 ; free physical = 1524 ; free virtual = 11109
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:00:12 2017...
