Fitter report for demo
Thu Oct 14 21:29:09 2021
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0fh1:auto_generated|ALTSYNCRAM
 29. |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_veh1:auto_generated|ALTSYNCRAM
 30. |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_il91:auto_generated|ALTSYNCRAM
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Thu Oct 14 21:29:09 2021           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; demo                                            ;
; Top-level Entity Name              ; demo                                            ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE115F29C7                                   ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,884 / 114,480 ( 3 % )                         ;
;     Total combinational functions  ; 2,698 / 114,480 ( 2 % )                         ;
;     Dedicated logic registers      ; 1,633 / 114,480 ( 1 % )                         ;
; Total registers                    ; 1809                                            ;
; Total pins                         ; 185 / 529 ( 35 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 11,264 / 3,981,312 ( < 1 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 40          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.7%      ;
;     Processor 3            ;   3.6%      ;
;     Processor 4            ;   3.5%      ;
;     Processor 5            ;   3.5%      ;
;     Processor 6            ;   3.4%      ;
;     Processor 7            ;   3.4%      ;
;     Processor 8            ;   3.4%      ;
;     Processors 9-16        ;   3.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                 ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                  ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                                       ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                  ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                       ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                       ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                  ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[16]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[16]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[16]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[16]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[17]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[17]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[17]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[17]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[18]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[18]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[18]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[18]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[19]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[19]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[19]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[19]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[20]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[20]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[20]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[20]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[21]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[21]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[21]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[21]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[22]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[22]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[22]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[22]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[23]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[23]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[23]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[23]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[24]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[24]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[24]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[24]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[25]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[25]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[25]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[25]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[26]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[26]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[26]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[26]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[27]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[27]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[27]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[27]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[28]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[28]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[28]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[28]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[29]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[29]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[29]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[29]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[30]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[30]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[30]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[30]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[31]                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[31]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[31]                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[31]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[0]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[1]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[2]                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[2]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[3]                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[3]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                             ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                             ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                             ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                             ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                             ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                             ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                             ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                             ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                             ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[16]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[17]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[18]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[19]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[20]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[21]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[22]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[23]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[24]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[25]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[26]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[27]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[28]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[29]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31                                                                                                                            ; Q                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[30]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[31]~output                                                                                                                                                                                                                ; OE               ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[16]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[16]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[17]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[17]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[18]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[18]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[19]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[19]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[20]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[20]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[21]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[21]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[22]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[22]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[23]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[23]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[24]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[24]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[25]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[25]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[26]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[26]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[27]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[27]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[28]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[28]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[29]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[29]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[30]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[30]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[31]                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[31]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[0]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[0]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[1]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[1]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[2]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[2]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[3]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[3]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[4]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[4]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[5]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[5]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[6]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[6]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[7]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[7]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[8]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[8]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[9]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[9]~output                                                                                                                                                                                                               ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[10]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[10]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[11]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[11]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[12]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[12]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[13]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[13]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[14]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[14]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[15]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[15]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[16]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[16]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[17]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[17]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[18]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[18]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_ADDR[19]                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_ADDR[19]~output                                                                                                                                                                                                              ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_CE_N                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_CE_N~output                                                                                                                                                                                                                  ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_LB_N                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_LB_N~output                                                                                                                                                                                                                  ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_OE_N                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_OE_N~output                                                                                                                                                                                                                  ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_UB_N                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_UB_N~output                                                                                                                                                                                                                  ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|SRAM_WE_N                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_WE_N~output                                                                                                                                                                                                                  ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[0]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[0]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[1]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[1]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[2]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[2]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[3]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[3]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[4]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[4]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[5]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[5]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[6]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[6]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[7]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[7]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[8]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[8]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[9]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[9]~input                                                                                                                                                                                                                  ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[10]                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[10]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[11]                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[11]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[12]                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[12]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[13]                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[13]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[14]                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[14]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|readdata[15]                                                                   ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SRAM_DQ[15]~input                                                                                                                                                                                                                 ; O                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[0]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[0]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[1]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[1]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[2]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[2]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[3]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[3]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[4]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[4]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[5]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[5]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[6]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[6]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[7]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[7]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[8]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[8]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[9]                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[9]~output                                                                                                                                                                                                                 ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[10]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[10]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[11]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[11]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[12]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[12]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[13]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[13]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[14]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[14]~output                                                                                                                                                                                                                ; I                ;                       ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|writedata_reg[15]                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SRAM_DQ[15]~output                                                                                                                                                                                                                ; I                ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                             ;
+-----------------------------+------------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                     ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+------------------------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                                    ;              ; AUD_ADCDAT       ; PIN_D2        ; QSF Assignment             ;
; Location                    ;                                    ;              ; AUD_ADCLRCK      ; PIN_C2        ; QSF Assignment             ;
; Location                    ;                                    ;              ; AUD_BCLK         ; PIN_F2        ; QSF Assignment             ;
; Location                    ;                                    ;              ; AUD_DACDAT       ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                                    ;              ; AUD_DACLRCK      ; PIN_E3        ; QSF Assignment             ;
; Location                    ;                                    ;              ; AUD_XCK          ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                                    ;              ; CLOCK2_50        ; PIN_AG14      ; QSF Assignment             ;
; Location                    ;                                    ;              ; CLOCK3_50        ; PIN_AG15      ; QSF Assignment             ;
; Location                    ;                                    ;              ; EEP_I2C_SCLK     ; PIN_D14       ; QSF Assignment             ;
; Location                    ;                                    ;              ; EEP_I2C_SDAT     ; PIN_E14       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_GTX_CLK    ; PIN_A17       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_INT_N      ; PIN_A21       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_LINK100    ; PIN_C14       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_MDC        ; PIN_C20       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_MDIO       ; PIN_B21       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_RESET_N    ; PIN_C19       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_RX_CLK     ; PIN_A15       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_RX_COL     ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_RX_CRS     ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_RX_DATA[0] ; PIN_C16       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_RX_DATA[1] ; PIN_D16       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_RX_DATA[2] ; PIN_D17       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_RX_DATA[3] ; PIN_C15       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_RX_DV      ; PIN_C17       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_RX_ER      ; PIN_D18       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_TX_CLK     ; PIN_B17       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_TX_DATA[0] ; PIN_C18       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_TX_DATA[1] ; PIN_D19       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_TX_DATA[2] ; PIN_A19       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_TX_DATA[3] ; PIN_B19       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_TX_EN      ; PIN_A18       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET0_TX_ER      ; PIN_B18       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_GTX_CLK    ; PIN_C23       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_INT_N      ; PIN_D24       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_LINK100    ; PIN_D13       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_MDC        ; PIN_D23       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_MDIO       ; PIN_D25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_RESET_N    ; PIN_D22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_RX_CLK     ; PIN_B15       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_RX_COL     ; PIN_B22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_RX_CRS     ; PIN_D20       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_RX_DATA[0] ; PIN_B23       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_RX_DATA[1] ; PIN_C21       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_RX_DATA[2] ; PIN_A23       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_RX_DATA[3] ; PIN_D21       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_RX_DV      ; PIN_A22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_RX_ER      ; PIN_C24       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_TX_CLK     ; PIN_C22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_TX_DATA[0] ; PIN_C25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_TX_DATA[1] ; PIN_A26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_TX_DATA[2] ; PIN_B26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_TX_DATA[3] ; PIN_C26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_TX_EN      ; PIN_B25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENET1_TX_ER      ; PIN_A25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; ENETCLK_25       ; PIN_A14       ; QSF Assignment             ;
; Location                    ;                                    ;              ; EXT_IO[0]        ; PIN_J10       ; QSF Assignment             ;
; Location                    ;                                    ;              ; EXT_IO[1]        ; PIN_J14       ; QSF Assignment             ;
; Location                    ;                                    ;              ; EXT_IO[2]        ; PIN_H13       ; QSF Assignment             ;
; Location                    ;                                    ;              ; EXT_IO[3]        ; PIN_H14       ; QSF Assignment             ;
; Location                    ;                                    ;              ; EXT_IO[4]        ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                                    ;              ; EXT_IO[5]        ; PIN_E10       ; QSF Assignment             ;
; Location                    ;                                    ;              ; EXT_IO[6]        ; PIN_D9        ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[0]          ; PIN_AB22      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[10]         ; PIN_AC19      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[11]         ; PIN_AF16      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[12]         ; PIN_AD19      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[13]         ; PIN_AF15      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[14]         ; PIN_AF24      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[15]         ; PIN_AE21      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[16]         ; PIN_AF25      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[17]         ; PIN_AC22      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[18]         ; PIN_AE22      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[19]         ; PIN_AF21      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[1]          ; PIN_AC15      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[20]         ; PIN_AF22      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[21]         ; PIN_AD22      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[22]         ; PIN_AG25      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[23]         ; PIN_AD25      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[24]         ; PIN_AH25      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[25]         ; PIN_AE25      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[26]         ; PIN_AG22      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[27]         ; PIN_AE24      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[28]         ; PIN_AH22      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[29]         ; PIN_AF26      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[2]          ; PIN_AB21      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[30]         ; PIN_AE20      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[31]         ; PIN_AG23      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[32]         ; PIN_AF20      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[33]         ; PIN_AH26      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[34]         ; PIN_AH23      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[35]         ; PIN_AG26      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[3]          ; PIN_Y17       ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[4]          ; PIN_AC21      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[5]          ; PIN_Y16       ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[6]          ; PIN_AD21      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[7]          ; PIN_AE16      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[8]          ; PIN_AD15      ; QSF Assignment             ;
; Location                    ;                                    ;              ; GPIO[9]          ; PIN_AE15      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX0[0]          ; PIN_G18       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX0[1]          ; PIN_F22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX0[2]          ; PIN_E17       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX0[3]          ; PIN_L26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX0[4]          ; PIN_L25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX0[5]          ; PIN_J22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX0[6]          ; PIN_H22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX1[0]          ; PIN_M24       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX1[1]          ; PIN_Y22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX1[2]          ; PIN_W21       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX1[3]          ; PIN_W22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX1[4]          ; PIN_W25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX1[5]          ; PIN_U23       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX1[6]          ; PIN_U24       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX2[0]          ; PIN_AA25      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX2[1]          ; PIN_AA26      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX2[2]          ; PIN_Y25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX2[3]          ; PIN_W26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX2[4]          ; PIN_Y26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX2[5]          ; PIN_W27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX2[6]          ; PIN_W28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX3[0]          ; PIN_V21       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX3[1]          ; PIN_U21       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX3[2]          ; PIN_AB20      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX3[3]          ; PIN_AA21      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX3[4]          ; PIN_AD24      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX3[5]          ; PIN_AF23      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX3[6]          ; PIN_Y19       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX4[0]          ; PIN_AB19      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX4[1]          ; PIN_AA19      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX4[2]          ; PIN_AG21      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX4[3]          ; PIN_AH21      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX4[4]          ; PIN_AE19      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX4[5]          ; PIN_AF19      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX4[6]          ; PIN_AE18      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX5[0]          ; PIN_AD18      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX5[1]          ; PIN_AC18      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX5[2]          ; PIN_AB18      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX5[3]          ; PIN_AH19      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX5[4]          ; PIN_AG19      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX5[5]          ; PIN_AF18      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX5[6]          ; PIN_AH18      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX6[0]          ; PIN_AA17      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX6[1]          ; PIN_AB16      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX6[2]          ; PIN_AA16      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX6[3]          ; PIN_AB17      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX6[4]          ; PIN_AB15      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX6[5]          ; PIN_AA15      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX6[6]          ; PIN_AC17      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX7[0]          ; PIN_AD17      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX7[1]          ; PIN_AE17      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX7[2]          ; PIN_AG17      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX7[3]          ; PIN_AH17      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX7[4]          ; PIN_AF17      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX7[5]          ; PIN_AG18      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HEX7[6]          ; PIN_AA14      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_CLKIN0      ; PIN_AH15      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_CLKIN_N1    ; PIN_J28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_CLKIN_N2    ; PIN_Y28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_CLKIN_P1    ; PIN_J27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_CLKIN_P2    ; PIN_Y27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_CLKOUT0     ; PIN_AD28      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_CLKOUT_N1   ; PIN_G24       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_CLKOUT_N2   ; PIN_V24       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_CLKOUT_P1   ; PIN_G23       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_CLKOUT_P2   ; PIN_V23       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_D[0]        ; PIN_AE26      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_D[1]        ; PIN_AE28      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_D[2]        ; PIN_AE27      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_D[3]        ; PIN_AF27      ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[0]   ; PIN_F25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[10]  ; PIN_U26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[11]  ; PIN_L22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[12]  ; PIN_N26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[13]  ; PIN_P26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[14]  ; PIN_R21       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[15]  ; PIN_R23       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[16]  ; PIN_T22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[1]   ; PIN_C27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[2]   ; PIN_E26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[3]   ; PIN_G26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[4]   ; PIN_H26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[5]   ; PIN_K26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[6]   ; PIN_L24       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[7]   ; PIN_M26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[8]   ; PIN_R26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_N[9]   ; PIN_T26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[0]   ; PIN_F24       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[10]  ; PIN_U25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[11]  ; PIN_L21       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[12]  ; PIN_N25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[13]  ; PIN_P25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[14]  ; PIN_P21       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[15]  ; PIN_R22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[16]  ; PIN_T21       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[1]   ; PIN_D26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[2]   ; PIN_F26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[3]   ; PIN_G25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[4]   ; PIN_H25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[5]   ; PIN_K25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[6]   ; PIN_L23       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[7]   ; PIN_M25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[8]   ; PIN_R25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_RX_D_P[9]   ; PIN_T25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[0]   ; PIN_D28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[10]  ; PIN_J26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[11]  ; PIN_L28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[12]  ; PIN_V26       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[13]  ; PIN_R28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[14]  ; PIN_U28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[15]  ; PIN_V28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[16]  ; PIN_V22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[1]   ; PIN_E28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[2]   ; PIN_F28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[3]   ; PIN_G28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[4]   ; PIN_K28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[5]   ; PIN_M28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[6]   ; PIN_K22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[7]   ; PIN_H24       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[8]   ; PIN_J24       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_N[9]   ; PIN_P28       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[0]   ; PIN_D27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[10]  ; PIN_J25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[11]  ; PIN_L27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[12]  ; PIN_V25       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[13]  ; PIN_R27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[14]  ; PIN_U27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[15]  ; PIN_V27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[16]  ; PIN_U22       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[1]   ; PIN_E27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[2]   ; PIN_F27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[3]   ; PIN_G27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[4]   ; PIN_K27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[5]   ; PIN_M27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[6]   ; PIN_K21       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[7]   ; PIN_H23       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[8]   ; PIN_J23       ; QSF Assignment             ;
; Location                    ;                                    ;              ; HSMC_TX_D_P[9]   ; PIN_P27       ; QSF Assignment             ;
; Location                    ;                                    ;              ; I2C_SCLK         ; PIN_B7        ; QSF Assignment             ;
; Location                    ;                                    ;              ; I2C_SDAT         ; PIN_A8        ; QSF Assignment             ;
; Location                    ;                                    ;              ; IRDA_RXD         ; PIN_Y15       ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_BLON         ; PIN_L6        ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_DATA[0]      ; PIN_L3        ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_DATA[1]      ; PIN_L1        ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_DATA[2]      ; PIN_L2        ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_DATA[3]      ; PIN_K7        ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_DATA[4]      ; PIN_K1        ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_DATA[5]      ; PIN_K2        ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_DATA[6]      ; PIN_M3        ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_DATA[7]      ; PIN_M5        ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_EN           ; PIN_L4        ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_ON           ; PIN_L5        ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_RS           ; PIN_M2        ; QSF Assignment             ;
; Location                    ;                                    ;              ; LCD_RW           ; PIN_M1        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_ADDR[0]      ; PIN_H7        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_ADDR[1]      ; PIN_C3        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_CS_N         ; PIN_A3        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DACK_N[0]    ; PIN_C4        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DACK_N[1]    ; PIN_D4        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[0]      ; PIN_J6        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[10]     ; PIN_G1        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[11]     ; PIN_G2        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[12]     ; PIN_G3        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[13]     ; PIN_F1        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[14]     ; PIN_F3        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[15]     ; PIN_G4        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[1]      ; PIN_K4        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[2]      ; PIN_J5        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[3]      ; PIN_K3        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[4]      ; PIN_J4        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[5]      ; PIN_J3        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[6]      ; PIN_J7        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[7]      ; PIN_H6        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[8]      ; PIN_H3        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DATA[9]      ; PIN_H4        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DREQ[0]      ; PIN_J1        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_DREQ[1]      ; PIN_B4        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_FSPEED       ; PIN_C6        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_INT[0]       ; PIN_A6        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_INT[1]       ; PIN_D5        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_LSPEED       ; PIN_B6        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_OE_N         ; PIN_B3        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_RST_N        ; PIN_C5        ; QSF Assignment             ;
; Location                    ;                                    ;              ; OTG_WE_N         ; PIN_A4        ; QSF Assignment             ;
; Location                    ;                                    ;              ; PS2_KBCLK        ; PIN_G6        ; QSF Assignment             ;
; Location                    ;                                    ;              ; PS2_KBDAT        ; PIN_H5        ; QSF Assignment             ;
; Location                    ;                                    ;              ; PS2_MSCLK        ; PIN_G5        ; QSF Assignment             ;
; Location                    ;                                    ;              ; PS2_MSDAT        ; PIN_F5        ; QSF Assignment             ;
; Location                    ;                                    ;              ; SD_CLK           ; PIN_AE13      ; QSF Assignment             ;
; Location                    ;                                    ;              ; SD_CMD           ; PIN_AD14      ; QSF Assignment             ;
; Location                    ;                                    ;              ; SD_DAT[0]        ; PIN_AE14      ; QSF Assignment             ;
; Location                    ;                                    ;              ; SD_DAT[1]        ; PIN_AF13      ; QSF Assignment             ;
; Location                    ;                                    ;              ; SD_DAT[2]        ; PIN_AB14      ; QSF Assignment             ;
; Location                    ;                                    ;              ; SD_DAT[3]        ; PIN_AC14      ; QSF Assignment             ;
; Location                    ;                                    ;              ; SD_WP_N          ; PIN_AF14      ; QSF Assignment             ;
; Location                    ;                                    ;              ; SMA_CLKIN        ; PIN_AH14      ; QSF Assignment             ;
; Location                    ;                                    ;              ; SMA_CLKOUT       ; PIN_AE23      ; QSF Assignment             ;
; Location                    ;                                    ;              ; TD_CLK27         ; PIN_B14       ; QSF Assignment             ;
; Location                    ;                                    ;              ; TD_DATA[0]       ; PIN_E8        ; QSF Assignment             ;
; Location                    ;                                    ;              ; TD_DATA[1]       ; PIN_A7        ; QSF Assignment             ;
; Location                    ;                                    ;              ; TD_DATA[2]       ; PIN_D8        ; QSF Assignment             ;
; Location                    ;                                    ;              ; TD_DATA[3]       ; PIN_C7        ; QSF Assignment             ;
; Location                    ;                                    ;              ; TD_DATA[4]       ; PIN_D7        ; QSF Assignment             ;
; Location                    ;                                    ;              ; TD_DATA[5]       ; PIN_D6        ; QSF Assignment             ;
; Location                    ;                                    ;              ; TD_DATA[6]       ; PIN_E7        ; QSF Assignment             ;
; Location                    ;                                    ;              ; TD_DATA[7]       ; PIN_F7        ; QSF Assignment             ;
; Location                    ;                                    ;              ; TD_HS            ; PIN_E5        ; QSF Assignment             ;
; Location                    ;                                    ;              ; TD_RESET_N       ; PIN_G7        ; QSF Assignment             ;
; Location                    ;                                    ;              ; TD_VS            ; PIN_E4        ; QSF Assignment             ;
; Location                    ;                                    ;              ; UART_CTS         ; PIN_G14       ; QSF Assignment             ;
; Location                    ;                                    ;              ; UART_RTS         ; PIN_J13       ; QSF Assignment             ;
; Location                    ;                                    ;              ; UART_RXD         ; PIN_G12       ; QSF Assignment             ;
; Location                    ;                                    ;              ; UART_TXD         ; PIN_G9        ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_BLANK_N      ; PIN_F11       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_B[0]         ; PIN_B10       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_B[1]         ; PIN_A10       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_B[2]         ; PIN_C11       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_B[3]         ; PIN_B11       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_B[4]         ; PIN_A11       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_B[5]         ; PIN_C12       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_B[6]         ; PIN_D11       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_B[7]         ; PIN_D12       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_CLK          ; PIN_A12       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_G[0]         ; PIN_G8        ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_G[1]         ; PIN_G11       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_G[2]         ; PIN_F8        ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_G[3]         ; PIN_H12       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_G[4]         ; PIN_C8        ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_G[5]         ; PIN_B8        ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_G[6]         ; PIN_F10       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_G[7]         ; PIN_C9        ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_HS           ; PIN_G13       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_R[0]         ; PIN_E12       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_R[1]         ; PIN_E11       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_R[2]         ; PIN_D10       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_R[3]         ; PIN_F12       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_R[4]         ; PIN_G10       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_R[5]         ; PIN_J12       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_R[6]         ; PIN_H8        ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_R[7]         ; PIN_H10       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_SYNC_N       ; PIN_C10       ; QSF Assignment             ;
; Location                    ;                                    ;              ; VGA_VS           ; PIN_C13       ; QSF Assignment             ;
; I/O Maximum Toggle Rate     ; demo                               ;              ; HEX0             ; 0 MHz         ; QSF Assignment             ;
; I/O Maximum Toggle Rate     ; demo                               ;              ; HEX1             ; 0 MHz         ; QSF Assignment             ;
; I/O Maximum Toggle Rate     ; demo                               ;              ; HEX2             ; 0 MHz         ; QSF Assignment             ;
; I/O Maximum Toggle Rate     ; demo                               ;              ; HEX3[0]          ; 0 MHz         ; QSF Assignment             ;
; I/O Maximum Toggle Rate     ; demo                               ;              ; HEX3[1]          ; 0 MHz         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; AUD_ADCDAT       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; AUD_ADCLRCK      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; AUD_BCLK         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; AUD_DACDAT       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; AUD_DACLRCK      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; AUD_XCK          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; CLOCK2_50        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; CLOCK3_50        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; EEP_I2C_SCLK     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; EEP_I2C_SDAT     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_GTX_CLK    ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_INT_N      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_LINK100    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_MDC        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_MDIO       ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_RESET_N    ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_RX_CLK     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_RX_COL     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_RX_CRS     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_RX_DATA[0] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_RX_DATA[1] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_RX_DATA[2] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_RX_DATA[3] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_RX_DV      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_RX_ER      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_TX_CLK     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_TX_DATA[0] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_TX_DATA[1] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_TX_DATA[2] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_TX_DATA[3] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_TX_EN      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET0_TX_ER      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_GTX_CLK    ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_INT_N      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_LINK100    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_MDC        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_MDIO       ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_RESET_N    ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_RX_CLK     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_RX_COL     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_RX_CRS     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_RX_DATA[0] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_RX_DATA[1] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_RX_DATA[2] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_RX_DATA[3] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_RX_DV      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_RX_ER      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_TX_CLK     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_TX_DATA[0] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_TX_DATA[1] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_TX_DATA[2] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_TX_DATA[3] ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_TX_EN      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENET1_TX_ER      ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; ENETCLK_25       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; EXT_IO[0]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; EXT_IO[1]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; EXT_IO[2]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; EXT_IO[3]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; EXT_IO[4]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; EXT_IO[5]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; EXT_IO[6]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[10]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[11]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[12]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[13]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[14]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[15]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[16]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[17]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[18]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[19]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[20]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[21]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[22]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[23]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[24]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[25]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[26]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[27]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[28]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[29]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[30]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[31]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[32]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[33]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[34]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[35]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[7]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[8]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; GPIO[9]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX0[0]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX0[1]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX0[2]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX0[3]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX0[4]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX0[5]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX0[6]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX1[0]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX1[1]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX1[2]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX1[3]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX1[4]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX1[5]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX1[6]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX2[0]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX2[1]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX2[2]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX2[3]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX2[4]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX2[5]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX2[6]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX3[0]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX3[1]          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX3[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX3[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX3[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX3[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX3[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX4[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX4[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX4[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX4[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX4[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX4[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX4[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX5[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX5[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX5[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX5[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX5[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX5[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX5[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX6[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX6[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX6[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX6[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX6[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX6[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX6[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX7[0]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX7[1]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX7[2]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX7[3]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX7[4]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX7[5]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HEX7[6]          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_CLKIN0      ; 3.0-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_CLKIN_N1    ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_CLKIN_N2    ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_CLKIN_P1    ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_CLKIN_P2    ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_CLKOUT0     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_CLKOUT_N1   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_CLKOUT_N2   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_CLKOUT_P1   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_CLKOUT_P2   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_D[0]        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_D[1]        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_D[2]        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_D[3]        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[0]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[10]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[11]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[12]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[13]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[14]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[15]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[16]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[1]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[2]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[3]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[4]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[5]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[6]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[7]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[8]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_N[9]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[0]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[10]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[11]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[12]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[13]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[14]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[15]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[16]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[1]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[2]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[3]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[4]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[5]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[6]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[7]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[8]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_RX_D_P[9]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[0]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[10]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[11]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[12]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[13]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[14]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[15]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[16]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[1]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[2]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[3]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[4]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[5]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[6]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[7]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[8]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_N[9]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[0]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[10]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[11]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[12]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[13]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[14]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[15]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[16]  ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[1]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[2]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[3]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[4]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[5]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[6]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[7]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[8]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; HSMC_TX_D_P[9]   ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; I2C_SCLK         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; I2C_SDAT         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; IRDA_RXD         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_BLON         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_EN           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_ON           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_RS           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; LCD_RW           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_ADDR[0]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_ADDR[1]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_CS_N         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DACK_N[0]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DACK_N[1]    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[10]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[11]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[12]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[13]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[14]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[15]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[8]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DATA[9]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DREQ[0]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_DREQ[1]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_FSPEED       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_INT[0]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_INT[1]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_LSPEED       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_OE_N         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_RST_N        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; OTG_WE_N         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; PS2_KBCLK        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; PS2_KBDAT        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; PS2_MSCLK        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; PS2_MSDAT        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; SD_CLK           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; SD_CMD           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; SD_DAT[0]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; SD_DAT[1]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; SD_DAT[2]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; SD_DAT[3]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; SD_WP_N          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; SMA_CLKIN        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; SMA_CLKOUT       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; TD_CLK27         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; TD_DATA[0]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; TD_DATA[1]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; TD_DATA[2]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; TD_DATA[3]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; TD_DATA[4]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; TD_DATA[5]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; TD_DATA[6]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; TD_DATA[7]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; TD_HS            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; TD_RESET_N       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; TD_VS            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; UART_CTS         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; UART_RTS         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; UART_RXD         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; UART_TXD         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_BLANK_N      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_B[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_B[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_B[2]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_B[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_B[4]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_B[5]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_B[6]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_B[7]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_CLK          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_G[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_G[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_G[2]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_G[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_G[4]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_G[5]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_G[6]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_G[7]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_HS           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_R[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_R[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_R[2]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_R[3]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_R[4]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_R[5]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_R[6]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_R[7]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_SYNC_N       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; demo                               ;              ; VGA_VS           ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[16]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[17]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[18]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[19]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[20]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[21]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[22]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[23]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[24]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[25]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[26]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[27]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[28]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[29]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[30]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[31]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios_system_new_sdram_controller_0 ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[16]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[17]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[18]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[19]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[20]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[21]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[22]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[23]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[24]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[25]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[26]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[27]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[28]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[29]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[30]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[31]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios_system_new_sdram_controller_0 ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+------------------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5009 ) ; 0.00 % ( 0 / 5009 )        ; 0.00 % ( 0 / 5009 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5009 ) ; 0.00 % ( 0 / 5009 )        ; 0.00 % ( 0 / 5009 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4763 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 233 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/output_files/demo.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 2,884 / 114,480 ( 3 % )      ;
;     -- Combinational with no register       ; 1251                         ;
;     -- Register only                        ; 186                          ;
;     -- Combinational with a register        ; 1447                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 1277                         ;
;     -- 3 input functions                    ; 729                          ;
;     -- <=2 input functions                  ; 692                          ;
;     -- Register only                        ; 186                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 2281                         ;
;     -- arithmetic mode                      ; 417                          ;
;                                             ;                              ;
; Total registers*                            ; 1,809 / 117,053 ( 2 % )      ;
;     -- Dedicated logic registers            ; 1,633 / 114,480 ( 1 % )      ;
;     -- I/O registers                        ; 176 / 2,573 ( 7 % )          ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 222 / 7,155 ( 3 % )          ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 185 / 529 ( 35 % )           ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )               ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )               ;
;                                             ;                              ;
; M9Ks                                        ; 5 / 432 ( 1 % )              ;
; Total block memory bits                     ; 11,264 / 3,981,312 ( < 1 % ) ;
; Total block memory implementation bits      ; 46,080 / 3,981,312 ( 1 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )              ;
; PLLs                                        ; 1 / 4 ( 25 % )               ;
; Global signals                              ; 4                            ;
;     -- Global clocks                        ; 4 / 20 ( 20 % )              ;
; JTAGs                                       ; 1 / 1 ( 100 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 1.4% / 1.4% / 1.3%           ;
; Peak interconnect usage (total/H/V)         ; 13.9% / 14.3% / 13.6%        ;
; Maximum fan-out                             ; 1646                         ;
; Highest non-global fan-out                  ; 294                          ;
; Total fan-out                               ; 15839                        ;
; Average fan-out                             ; 3.10                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                    ;
+----------------------------------------------+-----------------------+------------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub       ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                    ; Low                            ;
;                                              ;                       ;                        ;                                ;
; Total logic elements                         ; 2721 / 114480 ( 2 % ) ; 163 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register        ; 1173                  ; 78                     ; 0                              ;
;     -- Register only                         ; 171                   ; 15                     ; 0                              ;
;     -- Combinational with a register         ; 1377                  ; 70                     ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                        ;                                ;
;     -- 4 input functions                     ; 1206                  ; 71                     ; 0                              ;
;     -- 3 input functions                     ; 695                   ; 34                     ; 0                              ;
;     -- <=2 input functions                   ; 649                   ; 43                     ; 0                              ;
;     -- Register only                         ; 171                   ; 15                     ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Logic elements by mode                       ;                       ;                        ;                                ;
;     -- normal mode                           ; 2141                  ; 140                    ; 0                              ;
;     -- arithmetic mode                       ; 409                   ; 8                      ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Total registers                              ; 1724                  ; 85                     ; 0                              ;
;     -- Dedicated logic registers             ; 1548 / 114480 ( 1 % ) ; 85 / 114480 ( < 1 % )  ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                         ; 352                   ; 0                      ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Total LABs:  partially or completely used    ; 210 / 7155 ( 3 % )    ; 15 / 7155 ( < 1 % )    ; 0 / 7155 ( 0 % )               ;
;                                              ;                       ;                        ;                                ;
; Virtual pins                                 ; 0                     ; 0                      ; 0                              ;
; I/O pins                                     ; 185                   ; 0                      ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 532 ( 0 % )       ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ;
; Total memory bits                            ; 11264                 ; 0                      ; 0                              ;
; Total RAM block bits                         ; 46080                 ; 0                      ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 5 / 432 ( 1 % )       ; 0 / 432 ( 0 % )        ; 0 / 432 ( 0 % )                ;
; Clock control block                          ; 3 / 24 ( 12 % )       ; 0 / 24 ( 0 % )         ; 2 / 24 ( 8 % )                 ;
; Double Data Rate I/O output circuitry        ; 96 / 516 ( 18 % )     ; 0 / 516 ( 0 % )        ; 0 / 516 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 32 / 516 ( 6 % )      ; 0 / 516 ( 0 % )        ; 0 / 516 ( 0 % )                ;
;                                              ;                       ;                        ;                                ;
; Connections                                  ;                       ;                        ;                                ;
;     -- Input Connections                     ; 1967                  ; 125                    ; 1                              ;
;     -- Registered Input Connections          ; 1772                  ; 94                     ; 0                              ;
;     -- Output Connections                    ; 277                   ; 169                    ; 1647                           ;
;     -- Registered Output Connections         ; 6                     ; 169                    ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Internal Connections                         ;                       ;                        ;                                ;
;     -- Total Connections                     ; 15213                 ; 930                    ; 1656                           ;
;     -- Registered Connections                ; 6997                  ; 652                    ; 0                              ;
;                                              ;                       ;                        ;                                ;
; External Connections                         ;                       ;                        ;                                ;
;     -- Top                                   ; 304                   ; 292                    ; 1648                           ;
;     -- sld_hub:auto_hub                      ; 292                   ; 2                      ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 1648                  ; 0                      ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Partition Interface                          ;                       ;                        ;                                ;
;     -- Input Ports                           ; 75                    ; 62                     ; 1                              ;
;     -- Output Ports                          ; 112                   ; 79                     ; 2                              ;
;     -- Bidir Ports                           ; 56                    ; 0                      ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Registered Ports                             ;                       ;                        ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                      ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 40                     ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Port Connectivity                            ;                       ;                        ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 2                      ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 29                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                      ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 47                     ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 52                     ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 59                     ; 0                              ;
+----------------------------------------------+-----------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; Y2    ; 2        ; 0            ; 36           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; FL_RY    ; Y1    ; 2        ; 0            ; 36           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]   ; M23   ; 6        ; 115          ; 40           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[1]   ; M21   ; 6        ; 115          ; 53           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[2]   ; N21   ; 6        ; 115          ; 42           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[3]   ; R24   ; 5        ; 115          ; 35           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[0]    ; AB28  ; 5        ; 115          ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[10]   ; AC24  ; 5        ; 115          ; 4            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[11]   ; AB24  ; 5        ; 115          ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[12]   ; AB23  ; 5        ; 115          ; 7            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[13]   ; AA24  ; 5        ; 115          ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[14]   ; AA23  ; 5        ; 115          ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[15]   ; AA22  ; 5        ; 115          ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[16]   ; Y24   ; 5        ; 115          ; 13           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[17]   ; Y23   ; 5        ; 115          ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[1]    ; AC28  ; 5        ; 115          ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[2]    ; AC27  ; 5        ; 115          ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[3]    ; AD27  ; 5        ; 115          ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[4]    ; AB27  ; 5        ; 115          ; 18           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[5]    ; AC26  ; 5        ; 115          ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[6]    ; AD26  ; 5        ; 115          ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[7]    ; AB26  ; 5        ; 115          ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[8]    ; AC25  ; 5        ; 115          ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[9]    ; AB25  ; 5        ; 115          ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; R6    ; 2        ; 0            ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; R5    ; 2        ; 0            ; 32           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AA5   ; 2        ; 0            ; 10           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; Y7    ; 2        ; 0            ; 11           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; V8    ; 2        ; 0            ; 15           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; U8    ; 2        ; 0            ; 18           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; P1    ; 1        ; 0            ; 42           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; V5    ; 2        ; 0            ; 15           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; W8    ; 2        ; 0            ; 11           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; W7    ; 2        ; 0            ; 12           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AA7   ; 2        ; 0            ; 9            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; Y5    ; 2        ; 0            ; 12           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; Y6    ; 2        ; 0            ; 13           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; U7    ; 2        ; 0            ; 18           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; R4    ; 2        ; 0            ; 33           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; V7    ; 2        ; 0            ; 14           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AA6   ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AE5   ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; T4    ; 2        ; 0            ; 33           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; U2    ; 2        ; 0            ; 30           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; W4    ; 2        ; 0            ; 14           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[2]   ; K8    ; 1        ; 0            ; 48           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[3]   ; N8    ; 1        ; 0            ; 42           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; U6    ; 2        ; 0            ; 25           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; V6    ; 2        ; 0            ; 16           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[0]    ; AG12  ; 3        ; 54           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[10]   ; AE9   ; 3        ; 27           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[11]   ; AF9   ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[12]   ; AA10  ; 3        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[13]   ; AD8   ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[14]   ; AC8   ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[15]   ; Y10   ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[16]   ; AA8   ; 3        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[17]   ; AH12  ; 3        ; 54           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[18]   ; AC12  ; 3        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[19]   ; AD12  ; 3        ; 47           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[1]    ; AH7   ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[20]   ; AE10  ; 3        ; 29           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[21]   ; AD10  ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[22]   ; AD11  ; 3        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[2]    ; Y13   ; 3        ; 52           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[3]    ; Y14   ; 3        ; 56           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[4]    ; Y12   ; 3        ; 52           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[5]    ; AA13  ; 3        ; 52           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[6]    ; AA12  ; 3        ; 52           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[7]    ; AB13  ; 3        ; 47           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[8]    ; AB12  ; 3        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[9]    ; AB10  ; 3        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_CE_N       ; AG7   ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_OE_N       ; AG8   ; 3        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_RST_N      ; AE11  ; 3        ; 35           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_WE_N       ; AC10  ; 3        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_WP_N       ; AE12  ; 3        ; 33           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]       ; E21   ; 7        ; 107          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]       ; E22   ; 7        ; 111          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]       ; E25   ; 7        ; 83           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3]       ; E24   ; 7        ; 85           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4]       ; H21   ; 7        ; 72           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]       ; G20   ; 7        ; 74           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6]       ; G22   ; 7        ; 72           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7]       ; G21   ; 7        ; 74           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[8]       ; F17   ; 7        ; 67           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]       ; G19   ; 7        ; 69           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[10]      ; J15   ; 7        ; 60           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[11]      ; H16   ; 7        ; 65           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[12]      ; J16   ; 7        ; 65           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[13]      ; H17   ; 7        ; 67           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[14]      ; F15   ; 7        ; 58           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[15]      ; G15   ; 7        ; 65           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[16]      ; G16   ; 7        ; 67           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[17]      ; H15   ; 7        ; 60           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]       ; F19   ; 7        ; 94           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]       ; E19   ; 7        ; 94           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]       ; F21   ; 7        ; 107          ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]       ; F18   ; 7        ; 87           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]       ; E18   ; 7        ; 87           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]       ; J19   ; 7        ; 72           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]       ; H19   ; 7        ; 72           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]       ; J17   ; 7        ; 69           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]       ; G17   ; 7        ; 83           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[0]  ; AB7   ; 3        ; 16           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[10] ; AF2   ; 2        ; 0            ; 6            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[11] ; AD3   ; 2        ; 0            ; 22           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[12] ; AB4   ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[13] ; AC3   ; 2        ; 0            ; 23           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[14] ; AA4   ; 2        ; 0            ; 19           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[15] ; AB11  ; 3        ; 27           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[16] ; AC11  ; 3        ; 49           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[17] ; AB9   ; 3        ; 11           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[18] ; AB8   ; 3        ; 11           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[19] ; T8    ; 2        ; 0            ; 20           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[1]  ; AD7   ; 3        ; 3            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[2]  ; AE7   ; 3        ; 20           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[3]  ; AC7   ; 3        ; 9            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[4]  ; AB6   ; 2        ; 0            ; 4            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[5]  ; AE6   ; 3        ; 1            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[6]  ; AB5   ; 2        ; 0            ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[7]  ; AC5   ; 2        ; 0            ; 5            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[8]  ; AF5   ; 3        ; 5            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR[9]  ; T7    ; 2        ; 0            ; 31           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_CE_N     ; AF8   ; 3        ; 23           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_LB_N     ; AD4   ; 3        ; 1            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_OE_N     ; AD5   ; 3        ; 1            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_UB_N     ; AC4   ; 2        ; 0            ; 4            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_WE_N     ; AE8   ; 3        ; 23           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                    ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; W3    ; 2        ; 0            ; 13           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe               ;
; DRAM_DQ[10] ; AB1   ; 2        ; 0            ; 27           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ;
; DRAM_DQ[11] ; AA3   ; 2        ; 0            ; 19           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ;
; DRAM_DQ[12] ; AB2   ; 2        ; 0            ; 27           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ;
; DRAM_DQ[13] ; AC1   ; 2        ; 0            ; 23           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ;
; DRAM_DQ[14] ; AB3   ; 2        ; 0            ; 21           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ;
; DRAM_DQ[15] ; AC2   ; 2        ; 0            ; 24           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ;
; DRAM_DQ[16] ; M8    ; 1        ; 0            ; 45           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16 ;
; DRAM_DQ[17] ; L8    ; 1        ; 0            ; 48           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17 ;
; DRAM_DQ[18] ; P2    ; 1        ; 0            ; 43           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18 ;
; DRAM_DQ[19] ; N3    ; 1        ; 0            ; 46           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19 ;
; DRAM_DQ[1]  ; W2    ; 2        ; 0            ; 26           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ;
; DRAM_DQ[20] ; N4    ; 1        ; 0            ; 46           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20 ;
; DRAM_DQ[21] ; M4    ; 1        ; 0            ; 52           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21 ;
; DRAM_DQ[22] ; M7    ; 1        ; 0            ; 45           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22 ;
; DRAM_DQ[23] ; L7    ; 1        ; 0            ; 47           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23 ;
; DRAM_DQ[24] ; U5    ; 2        ; 0            ; 24           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24 ;
; DRAM_DQ[25] ; R7    ; 2        ; 0            ; 35           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25 ;
; DRAM_DQ[26] ; R1    ; 2        ; 0            ; 35           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26 ;
; DRAM_DQ[27] ; R2    ; 2        ; 0            ; 35           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27 ;
; DRAM_DQ[28] ; R3    ; 2        ; 0            ; 34           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28 ;
; DRAM_DQ[29] ; T3    ; 2        ; 0            ; 32           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29 ;
; DRAM_DQ[2]  ; V4    ; 2        ; 0            ; 29           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ;
; DRAM_DQ[30] ; U4    ; 2        ; 0            ; 34           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30 ;
; DRAM_DQ[31] ; U1    ; 2        ; 0            ; 30           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31 ;
; DRAM_DQ[3]  ; W1    ; 2        ; 0            ; 25           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ;
; DRAM_DQ[4]  ; V3    ; 2        ; 0            ; 29           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ;
; DRAM_DQ[5]  ; V2    ; 2        ; 0            ; 28           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ;
; DRAM_DQ[6]  ; V1    ; 2        ; 0            ; 28           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ;
; DRAM_DQ[7]  ; U3    ; 2        ; 0            ; 34           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ;
; DRAM_DQ[8]  ; Y3    ; 2        ; 0            ; 24           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ;
; DRAM_DQ[9]  ; Y4    ; 2        ; 0            ; 24           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ;
; FL_DQ[0]    ; AH8   ; 3        ; 20           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                      ;
; FL_DQ[1]    ; AF10  ; 3        ; 29           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                      ;
; FL_DQ[2]    ; AG10  ; 3        ; 31           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                      ;
; FL_DQ[3]    ; AH10  ; 3        ; 31           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                      ;
; FL_DQ[4]    ; AF11  ; 3        ; 35           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                      ;
; FL_DQ[5]    ; AG11  ; 3        ; 40           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                      ;
; FL_DQ[6]    ; AH11  ; 3        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                      ;
; FL_DQ[7]    ; AF12  ; 3        ; 33           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                      ;
; SRAM_DQ[0]  ; AH3   ; 3        ; 5            ; 0            ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[10] ; AE2   ; 2        ; 0            ; 17           ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[11] ; AE1   ; 2        ; 0            ; 16           ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[12] ; AE3   ; 2        ; 0            ; 7            ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[13] ; AE4   ; 3        ; 3            ; 0            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[14] ; AF3   ; 3        ; 7            ; 0            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[15] ; AG3   ; 3        ; 3            ; 0            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[1]  ; AF4   ; 3        ; 1            ; 0            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[2]  ; AG4   ; 3        ; 9            ; 0            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[3]  ; AH4   ; 3        ; 9            ; 0            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[4]  ; AF6   ; 3        ; 7            ; 0            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[5]  ; AG6   ; 3        ; 11           ; 0            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[6]  ; AH6   ; 3        ; 11           ; 0            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[7]  ; AF7   ; 3        ; 20           ; 0            ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[8]  ; AD1   ; 2        ; 0            ; 21           ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
; SRAM_DQ[9]  ; AD2   ; 2        ; 0            ; 22           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write (inverted)                              ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P7       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; P5       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; P8       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; P6       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 15 / 56 ( 27 % )  ; 3.3V          ; --           ;
; 2        ; 63 / 63 ( 100 % ) ; 3.3V          ; --           ;
; 3        ; 62 / 73 ( 85 % )  ; 3.3V          ; --           ;
; 4        ; 0 / 71 ( 0 % )    ; 2.5V          ; --           ;
; 5        ; 19 / 65 ( 29 % )  ; 2.5V          ; --           ;
; 6        ; 4 / 58 ( 7 % )    ; 2.5V          ; --           ;
; 7        ; 27 / 72 ( 38 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 71 ( 0 % )    ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; DRAM_DQ[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA4      ; 101        ; 2        ; SRAM_ADDR[14]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA5      ; 119        ; 2        ; DRAM_ADDR[11]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA6      ; 118        ; 2        ; DRAM_CKE                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA7      ; 120        ; 2        ; DRAM_ADDR[7]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA8      ; 154        ; 3        ; FL_ADDR[16]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; FL_ADDR[12]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; FL_ADDR[6]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 190        ; 3        ; FL_ADDR[5]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; SW[15]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA23     ; 280        ; 5        ; SW[14]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA24     ; 279        ; 5        ; SW[13]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; DRAM_DQ[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB2      ; 85         ; 2        ; DRAM_DQ[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB3      ; 99         ; 2        ; DRAM_DQ[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB4      ; 121        ; 2        ; SRAM_ADDR[12]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB5      ; 127        ; 2        ; SRAM_ADDR[6]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB6      ; 126        ; 2        ; SRAM_ADDR[4]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB7      ; 152        ; 3        ; SRAM_ADDR[0]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 148        ; 3        ; SRAM_ADDR[18]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 147        ; 3        ; SRAM_ADDR[17]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 173        ; 3        ; FL_ADDR[9]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 164        ; 3        ; SRAM_ADDR[15]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ; 180        ; 3        ; FL_ADDR[8]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB13     ; 181        ; 3        ; FL_ADDR[7]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; SW[12]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 274        ; 5        ; SW[11]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB25     ; 292        ; 5        ; SW[9]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 291        ; 5        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB27     ; 296        ; 5        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 295        ; 5        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; DRAM_DQ[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC2      ; 93         ; 2        ; DRAM_DQ[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC3      ; 95         ; 2        ; SRAM_ADDR[13]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC4      ; 125        ; 2        ; SRAM_UB_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC5      ; 124        ; 2        ; SRAM_ADDR[7]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; SRAM_ADDR[3]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC8      ; 153        ; 3        ; FL_ADDR[14]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; FL_WE_N                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC11     ; 185        ; 3        ; SRAM_ADDR[16]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC12     ; 179        ; 3        ; FL_ADDR[18]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; SW[10]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC25     ; 272        ; 5        ; SW[8]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 282        ; 5        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC27     ; 290        ; 5        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC28     ; 289        ; 5        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; SRAM_DQ[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD2      ; 97         ; 2        ; SRAM_DQ[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD3      ; 96         ; 2        ; SRAM_ADDR[11]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD4      ; 130        ; 3        ; SRAM_LB_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD5      ; 128        ; 3        ; SRAM_OE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; SRAM_ADDR[1]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD8      ; 143        ; 3        ; FL_ADDR[13]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; FL_ADDR[21]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD11     ; 186        ; 3        ; FL_ADDR[22]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD12     ; 182        ; 3        ; FL_ADDR[19]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD27     ; 286        ; 5        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; SRAM_DQ[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE2      ; 105        ; 2        ; SRAM_DQ[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE3      ; 122        ; 2        ; SRAM_DQ[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE4      ; 132        ; 3        ; SRAM_DQ[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE5      ; 135        ; 3        ; DRAM_CLK                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE6      ; 129        ; 3        ; SRAM_ADDR[5]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE7      ; 158        ; 3        ; SRAM_ADDR[2]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE8      ; 161        ; 3        ; SRAM_WE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE9      ; 163        ; 3        ; FL_ADDR[10]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE10     ; 165        ; 3        ; FL_ADDR[20]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE11     ; 171        ; 3        ; FL_RST_N                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE12     ; 169        ; 3        ; FL_WP_N                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; SRAM_ADDR[10]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AF3      ; 138        ; 3        ; SRAM_DQ[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF4      ; 131        ; 3        ; SRAM_DQ[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF5      ; 136        ; 3        ; SRAM_ADDR[8]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF6      ; 139        ; 3        ; SRAM_DQ[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF7      ; 159        ; 3        ; SRAM_DQ[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF8      ; 162        ; 3        ; SRAM_CE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF9      ; 160        ; 3        ; FL_ADDR[11]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF10     ; 166        ; 3        ; FL_DQ[1]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF11     ; 172        ; 3        ; FL_DQ[4]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF12     ; 170        ; 3        ; FL_DQ[7]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; SRAM_DQ[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG4      ; 141        ; 3        ; SRAM_DQ[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; SRAM_DQ[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG7      ; 150        ; 3        ; FL_CE_N                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG8      ; 156        ; 3        ; FL_OE_N                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; FL_DQ[2]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG11     ; 175        ; 3        ; FL_DQ[5]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG12     ; 193        ; 3        ; FL_ADDR[0]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; SRAM_DQ[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH4      ; 142        ; 3        ; SRAM_DQ[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; SRAM_DQ[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH7      ; 151        ; 3        ; FL_ADDR[1]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH8      ; 157        ; 3        ; FL_DQ[0]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; FL_DQ[3]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH11     ; 176        ; 3        ; FL_DQ[6]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH12     ; 194        ; 3        ; FL_ADDR[17]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; LEDR[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ; 421        ; 7        ; LEDR[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; LEDG[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E25      ; 434        ; 7        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; LEDR[14]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; LEDG[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F18      ; 428        ; 7        ; LEDR[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F19      ; 420        ; 7        ; LEDR[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; LEDR[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; LEDR[15]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 453        ; 7        ; LEDR[16]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 437        ; 7        ; LEDR[9]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; LEDR[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G20      ; 444        ; 7        ; LEDG[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G21      ; 445        ; 7        ; LEDG[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G22      ; 449        ; 7        ; LEDG[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; LEDR[17]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H16      ; 459        ; 7        ; LEDR[11]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H17      ; 454        ; 7        ; LEDR[13]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; LEDR[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; LEDG[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; LEDR[10]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J16      ; 458        ; 7        ; LEDR[12]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J17      ; 450        ; 7        ; LEDR[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; LEDR[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; DRAM_DQM[2]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; DRAM_DQ[23]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 40         ; 1        ; DRAM_DQ[17]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; DRAM_DQ[21]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; DRAM_DQ[22]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M8       ; 46         ; 1        ; DRAM_DQ[16]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; DRAM_DQ[19]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 44         ; 1        ; DRAM_DQ[20]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; DRAM_DQM[3]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; KEY[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; DRAM_ADDR[3]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 52         ; 1        ; DRAM_DQ[18]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P6       ; 61         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P7       ; 58         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P8       ; 60         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; DRAM_DQ[26]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 67         ; 2        ; DRAM_DQ[27]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 73         ; 2        ; DRAM_DQ[28]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 74         ; 2        ; DRAM_BA[1]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 77         ; 2        ; DRAM_ADDR[10]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 70         ; 2        ; DRAM_ADDR[0]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 69         ; 2        ; DRAM_DQ[25]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; KEY[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; DRAM_DQ[29]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 75         ; 2        ; DRAM_CS_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; SRAM_ADDR[9]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T8       ; 100        ; 2        ; SRAM_ADDR[19]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; DRAM_DQ[31]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 79         ; 2        ; DRAM_DQM[0]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 71         ; 2        ; DRAM_DQ[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 72         ; 2        ; DRAM_DQ[30]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 90         ; 2        ; DRAM_DQ[24]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U6       ; 89         ; 2        ; DRAM_RAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U7       ; 103        ; 2        ; DRAM_BA[0]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U8       ; 104        ; 2        ; DRAM_ADDR[2]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; DRAM_DQ[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 83         ; 2        ; DRAM_DQ[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 82         ; 2        ; DRAM_DQ[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 81         ; 2        ; DRAM_DQ[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 108        ; 2        ; DRAM_ADDR[4]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V6       ; 107        ; 2        ; DRAM_WE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V7       ; 110        ; 2        ; DRAM_CAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V8       ; 109        ; 2        ; DRAM_ADDR[1]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; DRAM_DQ[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 87         ; 2        ; DRAM_DQ[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 112        ; 2        ; DRAM_DQ[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W4       ; 111        ; 2        ; DRAM_DQM[1]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; DRAM_ADDR[6]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W8       ; 116        ; 2        ; DRAM_ADDR[5]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; FL_RY                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y2       ; 65         ; 2        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; DRAM_DQ[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 91         ; 2        ; DRAM_DQ[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y5       ; 114        ; 2        ; DRAM_ADDR[8]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y6       ; 113        ; 2        ; DRAM_ADDR[9]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y7       ; 117        ; 2        ; DRAM_ADDR[12]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; FL_ADDR[15]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; FL_ADDR[4]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y13      ; 189        ; 3        ; FL_ADDR[2]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ; 197        ; 3        ; FL_ADDR[3]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; SW[17]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 287        ; 5        ; SW[16]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; pll_inst|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ;
; Nominal VCO frequency         ; 500.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 250 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 30.0 MHz                                                            ;
; Freq max lock                 ; 65.02 MHz                                                           ;
; M VCO Tap                     ; 4                                                                   ;
; M Initial                     ; 2                                                                   ;
; M value                       ; 10                                                                  ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; CLOCK_50                                                            ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; -54 (-3000 ps) ; 4.50 (250 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 4.50 (250 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 2       ; 4       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; LEDG[0]       ; Missing drive strength and slew rate ;
; LEDG[1]       ; Missing drive strength and slew rate ;
; LEDG[2]       ; Missing drive strength and slew rate ;
; LEDG[3]       ; Missing drive strength and slew rate ;
; LEDG[4]       ; Missing drive strength and slew rate ;
; LEDG[5]       ; Missing drive strength and slew rate ;
; LEDG[6]       ; Missing drive strength and slew rate ;
; LEDG[7]       ; Missing drive strength and slew rate ;
; LEDG[8]       ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; LEDR[10]      ; Missing drive strength and slew rate ;
; LEDR[11]      ; Missing drive strength and slew rate ;
; LEDR[12]      ; Missing drive strength and slew rate ;
; LEDR[13]      ; Missing drive strength and slew rate ;
; LEDR[14]      ; Missing drive strength and slew rate ;
; LEDR[15]      ; Missing drive strength and slew rate ;
; LEDR[16]      ; Missing drive strength and slew rate ;
; LEDR[17]      ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength               ;
; DRAM_CKE      ; Missing drive strength               ;
; DRAM_ADDR[0]  ; Missing drive strength               ;
; DRAM_ADDR[1]  ; Missing drive strength               ;
; DRAM_ADDR[2]  ; Missing drive strength               ;
; DRAM_ADDR[3]  ; Missing drive strength               ;
; DRAM_ADDR[4]  ; Missing drive strength               ;
; DRAM_ADDR[5]  ; Missing drive strength               ;
; DRAM_ADDR[6]  ; Missing drive strength               ;
; DRAM_ADDR[7]  ; Missing drive strength               ;
; DRAM_ADDR[8]  ; Missing drive strength               ;
; DRAM_ADDR[9]  ; Missing drive strength               ;
; DRAM_ADDR[10] ; Missing drive strength               ;
; DRAM_ADDR[11] ; Missing drive strength               ;
; DRAM_ADDR[12] ; Missing drive strength               ;
; DRAM_BA[0]    ; Missing drive strength               ;
; DRAM_BA[1]    ; Missing drive strength               ;
; DRAM_CS_N     ; Missing drive strength               ;
; DRAM_CAS_N    ; Missing drive strength               ;
; DRAM_RAS_N    ; Missing drive strength               ;
; DRAM_WE_N     ; Missing drive strength               ;
; DRAM_DQM[0]   ; Missing drive strength               ;
; DRAM_DQM[1]   ; Missing drive strength               ;
; DRAM_DQM[2]   ; Missing drive strength               ;
; DRAM_DQM[3]   ; Missing drive strength               ;
; SRAM_ADDR[0]  ; Missing drive strength               ;
; SRAM_ADDR[1]  ; Missing drive strength               ;
; SRAM_ADDR[2]  ; Missing drive strength               ;
; SRAM_ADDR[3]  ; Missing drive strength               ;
; SRAM_ADDR[4]  ; Missing drive strength               ;
; SRAM_ADDR[5]  ; Missing drive strength               ;
; SRAM_ADDR[6]  ; Missing drive strength               ;
; SRAM_ADDR[7]  ; Missing drive strength               ;
; SRAM_ADDR[8]  ; Missing drive strength               ;
; SRAM_ADDR[9]  ; Missing drive strength               ;
; SRAM_ADDR[10] ; Missing drive strength               ;
; SRAM_ADDR[11] ; Missing drive strength               ;
; SRAM_ADDR[12] ; Missing drive strength               ;
; SRAM_ADDR[13] ; Missing drive strength               ;
; SRAM_ADDR[14] ; Missing drive strength               ;
; SRAM_ADDR[15] ; Missing drive strength               ;
; SRAM_ADDR[16] ; Missing drive strength               ;
; SRAM_ADDR[17] ; Missing drive strength               ;
; SRAM_ADDR[18] ; Missing drive strength               ;
; SRAM_ADDR[19] ; Missing drive strength               ;
; SRAM_WE_N     ; Missing drive strength               ;
; SRAM_OE_N     ; Missing drive strength               ;
; SRAM_UB_N     ; Missing drive strength               ;
; SRAM_LB_N     ; Missing drive strength               ;
; SRAM_CE_N     ; Missing drive strength               ;
; FL_ADDR[0]    ; Missing drive strength               ;
; FL_ADDR[1]    ; Missing drive strength               ;
; FL_ADDR[2]    ; Missing drive strength               ;
; FL_ADDR[3]    ; Missing drive strength               ;
; FL_ADDR[4]    ; Missing drive strength               ;
; FL_ADDR[5]    ; Missing drive strength               ;
; FL_ADDR[6]    ; Missing drive strength               ;
; FL_ADDR[7]    ; Missing drive strength               ;
; FL_ADDR[8]    ; Missing drive strength               ;
; FL_ADDR[9]    ; Missing drive strength               ;
; FL_ADDR[10]   ; Missing drive strength               ;
; FL_ADDR[11]   ; Missing drive strength               ;
; FL_ADDR[12]   ; Missing drive strength               ;
; FL_ADDR[13]   ; Missing drive strength               ;
; FL_ADDR[14]   ; Missing drive strength               ;
; FL_ADDR[15]   ; Missing drive strength               ;
; FL_ADDR[16]   ; Missing drive strength               ;
; FL_ADDR[17]   ; Missing drive strength               ;
; FL_ADDR[18]   ; Missing drive strength               ;
; FL_ADDR[19]   ; Missing drive strength               ;
; FL_ADDR[20]   ; Missing drive strength               ;
; FL_ADDR[21]   ; Missing drive strength               ;
; FL_ADDR[22]   ; Missing drive strength               ;
; FL_CE_N       ; Missing drive strength               ;
; FL_OE_N       ; Missing drive strength               ;
; FL_RST_N      ; Missing drive strength               ;
; FL_WE_N       ; Missing drive strength               ;
; FL_WP_N       ; Missing drive strength               ;
; FL_DQ[0]      ; Missing drive strength               ;
; FL_DQ[1]      ; Missing drive strength               ;
; FL_DQ[2]      ; Missing drive strength               ;
; FL_DQ[3]      ; Missing drive strength               ;
; FL_DQ[4]      ; Missing drive strength               ;
; FL_DQ[5]      ; Missing drive strength               ;
; FL_DQ[6]      ; Missing drive strength               ;
; FL_DQ[7]      ; Missing drive strength               ;
; DRAM_DQ[0]    ; Missing drive strength               ;
; DRAM_DQ[1]    ; Missing drive strength               ;
; DRAM_DQ[2]    ; Missing drive strength               ;
; DRAM_DQ[3]    ; Missing drive strength               ;
; DRAM_DQ[4]    ; Missing drive strength               ;
; DRAM_DQ[5]    ; Missing drive strength               ;
; DRAM_DQ[6]    ; Missing drive strength               ;
; DRAM_DQ[7]    ; Missing drive strength               ;
; DRAM_DQ[8]    ; Missing drive strength               ;
; DRAM_DQ[9]    ; Missing drive strength               ;
; DRAM_DQ[10]   ; Missing drive strength               ;
; DRAM_DQ[11]   ; Missing drive strength               ;
; DRAM_DQ[12]   ; Missing drive strength               ;
; DRAM_DQ[13]   ; Missing drive strength               ;
; DRAM_DQ[14]   ; Missing drive strength               ;
; DRAM_DQ[15]   ; Missing drive strength               ;
; DRAM_DQ[16]   ; Missing drive strength               ;
; DRAM_DQ[17]   ; Missing drive strength               ;
; DRAM_DQ[18]   ; Missing drive strength               ;
; DRAM_DQ[19]   ; Missing drive strength               ;
; DRAM_DQ[20]   ; Missing drive strength               ;
; DRAM_DQ[21]   ; Missing drive strength               ;
; DRAM_DQ[22]   ; Missing drive strength               ;
; DRAM_DQ[23]   ; Missing drive strength               ;
; DRAM_DQ[24]   ; Missing drive strength               ;
; DRAM_DQ[25]   ; Missing drive strength               ;
; DRAM_DQ[26]   ; Missing drive strength               ;
; DRAM_DQ[27]   ; Missing drive strength               ;
; DRAM_DQ[28]   ; Missing drive strength               ;
; DRAM_DQ[29]   ; Missing drive strength               ;
; DRAM_DQ[30]   ; Missing drive strength               ;
; DRAM_DQ[31]   ; Missing drive strength               ;
; SRAM_DQ[0]    ; Missing drive strength               ;
; SRAM_DQ[1]    ; Missing drive strength               ;
; SRAM_DQ[2]    ; Missing drive strength               ;
; SRAM_DQ[3]    ; Missing drive strength               ;
; SRAM_DQ[4]    ; Missing drive strength               ;
; SRAM_DQ[5]    ; Missing drive strength               ;
; SRAM_DQ[6]    ; Missing drive strength               ;
; SRAM_DQ[7]    ; Missing drive strength               ;
; SRAM_DQ[8]    ; Missing drive strength               ;
; SRAM_DQ[9]    ; Missing drive strength               ;
; SRAM_DQ[10]   ; Missing drive strength               ;
; SRAM_DQ[11]   ; Missing drive strength               ;
; SRAM_DQ[12]   ; Missing drive strength               ;
; SRAM_DQ[13]   ; Missing drive strength               ;
; SRAM_DQ[14]   ; Missing drive strength               ;
; SRAM_DQ[15]   ; Missing drive strength               ;
+---------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |demo                                                                                                                                   ; 2884 (1)    ; 1633 (0)                  ; 176 (176)     ; 11264       ; 5    ; 0            ; 0       ; 0         ; 185  ; 0            ; 1251 (1)     ; 186 (0)           ; 1447 (0)         ; |demo                                                                                                                                                                                                                                                                                                                                                                                                                    ; demo                                                             ; work         ;
;    |nios_system:nios_sytem_inst|                                                                                                        ; 2720 (0)    ; 1548 (0)                  ; 0 (0)         ; 11264       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1172 (0)     ; 171 (0)           ; 1377 (0)         ; |demo|nios_system:nios_sytem_inst                                                                                                                                                                                                                                                                                                                                                                                        ; nios_system                                                      ; work         ;
;       |CRC_custom_combinational:crc_ci_combinational_0|                                                                                 ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|CRC_custom_combinational:crc_ci_combinational_0                                                                                                                                                                                                                                                                                                                                        ; CRC_custom_combinational                                         ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |demo|nios_system:nios_sytem_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                          ; work         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |demo|nios_system:nios_sytem_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                                        ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |demo|nios_system:nios_sytem_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                        ; work         ;
;       |nios_system_jtag_uart_0:jtag_uart_0|                                                                                             ; 161 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (17)      ; 20 (2)            ; 95 (20)          ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                    ; nios_system_jtag_uart_0                                          ; work         ;
;          |alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|                                                                  ; 71 (71)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 18 (18)           ; 35 (35)          ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                        ; alt_jtag_atlantic                                                ; work         ;
;          |nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                              ; nios_system_jtag_uart_0_scfifo_r                                 ; work         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                 ; scfifo                                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                      ; scfifo_jr21                                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                 ; a_dpfifo_l011                                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; a_fefifo_7cf                                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                    ; cntr_do7                                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                         ; altsyncram_nio1                                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                           ; cntr_1ob                                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                 ; cntr_1ob                                                         ; work         ;
;          |nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                              ; nios_system_jtag_uart_0_scfifo_w                                 ; work         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                 ; scfifo                                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                      ; scfifo_jr21                                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                 ; a_dpfifo_l011                                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; a_fefifo_7cf                                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                    ; cntr_do7                                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                         ; altsyncram_nio1                                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                           ; cntr_1ob                                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |demo|nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                 ; cntr_1ob                                                         ; work         ;
;       |nios_system_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 529 (0)     ; 231 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 184 (0)      ; 23 (0)            ; 322 (0)          ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                        ; nios_system_mm_interconnect_0                                    ; work         ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                            ; work         ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                               ; 34 (34)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 22 (22)          ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                            ; work         ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|                                                          ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 6 (6)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                            ; work         ;
;          |altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                            ; work         ;
;          |altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|                                                              ; 56 (56)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 16 (16)           ; 35 (35)          ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                            ; work         ;
;          |altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|                                                                ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 11 (11)          ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                            ; work         ;
;          |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                                       ; work         ;
;          |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                          ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                                  ; work         ;
;          |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                                   ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                             ; altera_merlin_master_translator                                  ; work         ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                        ; work         ;
;          |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                        ; work         ;
;          |altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|                                                                     ; 16 (10)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (10)      ; 0 (0)             ; 3 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                        ; work         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                                 ; work         ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 25 (25)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 23 (23)          ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                   ; work         ;
;          |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                                     ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                   ; work         ;
;          |altera_merlin_slave_translator:performance_counter_0_control_slave_translator|                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                   ; work         ;
;          |altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|                                                       ; 59 (59)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 50 (50)          ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                                      ; work         ;
;          |altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter|                                                       ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 16 (16)          ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_rsp_width_adapter                                                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                                      ; work         ;
;          |nios_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                      ; nios_system_mm_interconnect_0_cmd_demux                          ; work         ;
;          |nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                              ; nios_system_mm_interconnect_0_cmd_demux_001                      ; work         ;
;          |nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                              ; nios_system_mm_interconnect_0_cmd_demux_001                      ; work         ;
;          |nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                              ; nios_system_mm_interconnect_0_cmd_demux_001                      ; work         ;
;          |nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                        ; 56 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 0 (0)             ; 51 (48)          ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                  ; nios_system_mm_interconnect_0_cmd_mux_003                        ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                                         ; work         ;
;          |nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                        ; 70 (68)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 62 (58)          ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                                                  ; nios_system_mm_interconnect_0_cmd_mux_003                        ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                                         ; work         ;
;          |nios_system_mm_interconnect_0_router:router|                                                                                  ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                            ; nios_system_mm_interconnect_0_router                             ; work         ;
;          |nios_system_mm_interconnect_0_router_001:router_001|                                                                          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                    ; nios_system_mm_interconnect_0_router_001                         ; work         ;
;          |nios_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 20 (20)          ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                          ; nios_system_mm_interconnect_0_rsp_mux                            ; work         ;
;          |nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                  ; nios_system_mm_interconnect_0_rsp_mux_001                        ; work         ;
;       |nios_system_new_sdram_controller_0:new_sdram_controller_0|                                                                       ; 451 (282)   ; 284 (156)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 167 (161)    ; 63 (4)            ; 221 (95)         ; |demo|nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                                              ; nios_system_new_sdram_controller_0                               ; work         ;
;          |nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|              ; 195 (195)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 59 (59)           ; 130 (130)        ; |demo|nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                              ; nios_system_new_sdram_controller_0_input_efifo_module            ; work         ;
;       |nios_system_nios2_qsys_0:nios2_qsys_0|                                                                                           ; 1169 (785)  ; 586 (317)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 567 (452)    ; 55 (9)            ; 547 (324)        ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                  ; nios_system_nios2_qsys_0                                         ; work         ;
;          |nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|                                                    ; 384 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (4)      ; 46 (4)            ; 223 (76)         ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                        ; nios_system_nios2_qsys_0_nios2_oci                               ; work         ;
;             |nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|                 ; 136 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 39 (0)            ; 57 (0)           ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                              ; nios_system_nios2_qsys_0_jtag_debug_module_wrapper               ; work         ;
;                |nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|                ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 17 (13)          ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; nios_system_nios2_qsys_0_jtag_debug_module_sysclk                ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                          ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                          ; work         ;
;                |nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|                      ; 89 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 7 (4)             ; 45 (45)          ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck                                                            ; nios_system_nios2_qsys_0_jtag_debug_module_tck                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                          ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                          ; work         ;
;                |sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy|                                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy                                                                                        ; sld_virtual_jtag_basic                                           ; work         ;
;             |nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg|                                   ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                                ; nios_system_nios2_qsys_0_nios2_avalon_reg                        ; work         ;
;             |nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break|                                     ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                  ; nios_system_nios2_qsys_0_nios2_oci_break                         ; work         ;
;             |nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|                                     ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 8 (8)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                  ; nios_system_nios2_qsys_0_nios2_oci_debug                         ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; altera_std_synchronizer                                          ; work         ;
;             |nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|                                           ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 1 (1)             ; 51 (51)          ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                        ; nios_system_nios2_qsys_0_nios2_ocimem                            ; work         ;
;                |nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram                                                                                                   ; nios_system_nios2_qsys_0_ociram_sp_ram_module                    ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; altsyncram                                                       ; work         ;
;                      |altsyncram_il91:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_il91:auto_generated                                          ; altsyncram_il91                                                  ; work         ;
;          |nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                         ; nios_system_nios2_qsys_0_register_bank_a_module                  ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                                       ; work         ;
;                |altsyncram_veh1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_veh1:auto_generated                                                                                                                                                                                                ; altsyncram_veh1                                                  ; work         ;
;          |nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                         ; nios_system_nios2_qsys_0_register_bank_b_module                  ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                                       ; work         ;
;                |altsyncram_0fh1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0fh1:auto_generated                                                                                                                                                                                                ; altsyncram_0fh1                                                  ; work         ;
;       |nios_system_nios2_qsys_0_custom_instruction_master_comb_xconnect:nios2_qsys_0_custom_instruction_master_comb_xconnect|           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0_custom_instruction_master_comb_xconnect:nios2_qsys_0_custom_instruction_master_comb_xconnect                                                                                                                                                                                                                                                                  ; nios_system_nios2_qsys_0_custom_instruction_master_comb_xconnect ; work         ;
;       |nios_system_performance_counter_0:performance_counter_0|                                                                         ; 505 (505)   ; 323 (323)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 181 (181)    ; 0 (0)             ; 324 (324)        ; |demo|nios_system:nios_sytem_inst|nios_system_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                                                                                                ; nios_system_performance_counter_0                                ; work         ;
;       |nios_system_sram_0:sram_0|                                                                                                       ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 2 (2)            ; |demo|nios_system:nios_sytem_inst|nios_system_sram_0:sram_0                                                                                                                                                                                                                                                                                                                                                              ; nios_system_sram_0                                               ; work         ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|pll:pll_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; pll                                                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                               ; altpll                                                           ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |demo|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; pll_altpll                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 163 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (1)       ; 15 (0)            ; 70 (0)           ; |demo|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 162 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (0)       ; 15 (0)            ; 70 (0)           ; |demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 162 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (0)       ; 15 (0)            ; 70 (0)           ; |demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                ; alt_sld_fab                                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 162 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (1)       ; 15 (4)            ; 70 (0)           ; |demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 157 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (0)       ; 11 (0)            ; 70 (0)           ; |demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 157 (113)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (60)      ; 11 (11)           ; 70 (44)          ; |demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                   ; sld_jtag_hub                                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                           ; sld_rom_sr                                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                         ; sld_shadow_jsm                                                   ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; SW[0]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[1]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[2]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[3]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[4]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[5]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[6]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[7]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[8]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[9]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[10]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[11]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[12]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[13]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[14]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[15]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[16]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[17]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[1]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[2]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[3]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[7]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[8]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[7]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[8]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[9]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[10]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[11]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[12]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[13]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[14]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[15]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[16]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[17]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[13] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[14] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[15] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[16] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[17] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[18] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_ADDR[19] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_OE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_UB_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_LB_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SRAM_CE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; FL_ADDR[0]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[1]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[2]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[3]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[4]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[5]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[6]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[7]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[8]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[9]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[10]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[11]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[12]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[13]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[14]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[15]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[16]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[17]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[18]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[19]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[20]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[21]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_ADDR[22]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_CE_N       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_OE_N       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_RST_N      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_WE_N       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_WP_N       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; FL_RY         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; FL_DQ[0]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; FL_DQ[1]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; FL_DQ[2]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; FL_DQ[3]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; FL_DQ[4]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; FL_DQ[5]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; FL_DQ[6]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; FL_DQ[7]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[16]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[17]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[18]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[19]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[20]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[21]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[22]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[23]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[24]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[25]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[26]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[27]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[28]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[29]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[30]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[31]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; CLOCK_50      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[0]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                         ;
+------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------+-------------------+---------+
; SW[0]                                                                                    ;                   ;         ;
; SW[1]                                                                                    ;                   ;         ;
; SW[2]                                                                                    ;                   ;         ;
; SW[3]                                                                                    ;                   ;         ;
; SW[4]                                                                                    ;                   ;         ;
; SW[5]                                                                                    ;                   ;         ;
; SW[6]                                                                                    ;                   ;         ;
; SW[7]                                                                                    ;                   ;         ;
; SW[8]                                                                                    ;                   ;         ;
; SW[9]                                                                                    ;                   ;         ;
; SW[10]                                                                                   ;                   ;         ;
; SW[11]                                                                                   ;                   ;         ;
; SW[12]                                                                                   ;                   ;         ;
; SW[13]                                                                                   ;                   ;         ;
; SW[14]                                                                                   ;                   ;         ;
; SW[15]                                                                                   ;                   ;         ;
; SW[16]                                                                                   ;                   ;         ;
; SW[17]                                                                                   ;                   ;         ;
; KEY[1]                                                                                   ;                   ;         ;
; KEY[2]                                                                                   ;                   ;         ;
; KEY[3]                                                                                   ;                   ;         ;
; FL_RY                                                                                    ;                   ;         ;
; FL_DQ[0]                                                                                 ;                   ;         ;
; FL_DQ[1]                                                                                 ;                   ;         ;
; FL_DQ[2]                                                                                 ;                   ;         ;
; FL_DQ[3]                                                                                 ;                   ;         ;
; FL_DQ[4]                                                                                 ;                   ;         ;
; FL_DQ[5]                                                                                 ;                   ;         ;
; FL_DQ[6]                                                                                 ;                   ;         ;
; FL_DQ[7]                                                                                 ;                   ;         ;
; DRAM_DQ[0]                                                                               ;                   ;         ;
; DRAM_DQ[1]                                                                               ;                   ;         ;
; DRAM_DQ[2]                                                                               ;                   ;         ;
; DRAM_DQ[3]                                                                               ;                   ;         ;
; DRAM_DQ[4]                                                                               ;                   ;         ;
; DRAM_DQ[5]                                                                               ;                   ;         ;
; DRAM_DQ[6]                                                                               ;                   ;         ;
; DRAM_DQ[7]                                                                               ;                   ;         ;
; DRAM_DQ[8]                                                                               ;                   ;         ;
; DRAM_DQ[9]                                                                               ;                   ;         ;
; DRAM_DQ[10]                                                                              ;                   ;         ;
; DRAM_DQ[11]                                                                              ;                   ;         ;
; DRAM_DQ[12]                                                                              ;                   ;         ;
; DRAM_DQ[13]                                                                              ;                   ;         ;
; DRAM_DQ[14]                                                                              ;                   ;         ;
; DRAM_DQ[15]                                                                              ;                   ;         ;
; DRAM_DQ[16]                                                                              ;                   ;         ;
; DRAM_DQ[17]                                                                              ;                   ;         ;
; DRAM_DQ[18]                                                                              ;                   ;         ;
; DRAM_DQ[19]                                                                              ;                   ;         ;
; DRAM_DQ[20]                                                                              ;                   ;         ;
; DRAM_DQ[21]                                                                              ;                   ;         ;
; DRAM_DQ[22]                                                                              ;                   ;         ;
; DRAM_DQ[23]                                                                              ;                   ;         ;
; DRAM_DQ[24]                                                                              ;                   ;         ;
; DRAM_DQ[25]                                                                              ;                   ;         ;
; DRAM_DQ[26]                                                                              ;                   ;         ;
; DRAM_DQ[27]                                                                              ;                   ;         ;
; DRAM_DQ[28]                                                                              ;                   ;         ;
; DRAM_DQ[29]                                                                              ;                   ;         ;
; DRAM_DQ[30]                                                                              ;                   ;         ;
; DRAM_DQ[31]                                                                              ;                   ;         ;
; SRAM_DQ[0]                                                                               ;                   ;         ;
; SRAM_DQ[1]                                                                               ;                   ;         ;
; SRAM_DQ[2]                                                                               ;                   ;         ;
; SRAM_DQ[3]                                                                               ;                   ;         ;
; SRAM_DQ[4]                                                                               ;                   ;         ;
; SRAM_DQ[5]                                                                               ;                   ;         ;
; SRAM_DQ[6]                                                                               ;                   ;         ;
; SRAM_DQ[7]                                                                               ;                   ;         ;
; SRAM_DQ[8]                                                                               ;                   ;         ;
; SRAM_DQ[9]                                                                               ;                   ;         ;
; SRAM_DQ[10]                                                                              ;                   ;         ;
; SRAM_DQ[11]                                                                              ;                   ;         ;
; SRAM_DQ[12]                                                                              ;                   ;         ;
; SRAM_DQ[13]                                                                              ;                   ;         ;
; SRAM_DQ[14]                                                                              ;                   ;         ;
; SRAM_DQ[15]                                                                              ;                   ;         ;
; CLOCK_50                                                                                 ;                   ;         ;
; KEY[0]                                                                                   ;                   ;         ;
;      - nios_system:nios_sytem_inst|altera_reset_controller:rst_controller|merged_reset~0 ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                 ; Location              ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                             ; PIN_Y2                ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X1_Y37_N0        ; 171     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X1_Y37_N0        ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X56_Y43_N8     ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; nios_system:nios_sytem_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                        ; FF_X43_Y37_N17        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                        ; FF_X43_Y37_N17        ; 1154    ; Async. clear, Async. load  ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                  ; LCCOMB_X38_Y39_N0     ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                            ; LCCOMB_X43_Y42_N28    ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1                                                                                                                                                                                                                                               ; LCCOMB_X40_Y42_N6     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                          ; LCCOMB_X42_Y42_N28    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                              ; FF_X41_Y37_N1         ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|ien_AF~0                                                                                                                                                                                                                                                                                                             ; LCCOMB_X41_Y37_N2     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                       ; LCCOMB_X41_Y38_N12    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                       ; LCCOMB_X40_Y39_N24    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y39_N30    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                               ; FF_X41_Y37_N29        ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0                                                                                                                                                                                                                                                                                                             ; LCCOMB_X41_Y37_N14    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                             ; LCCOMB_X41_Y39_N10    ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                 ; LCCOMB_X39_Y41_N14    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                 ; LCCOMB_X39_Y41_N26    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                 ; LCCOMB_X38_Y41_N14    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                 ; LCCOMB_X38_Y41_N26    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                 ; LCCOMB_X39_Y39_N4     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                 ; LCCOMB_X39_Y37_N8     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                 ; LCCOMB_X39_Y39_N14    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~2                                                                                                                                                                                                                             ; LCCOMB_X39_Y39_N28    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                        ; LCCOMB_X46_Y37_N28    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                ; LCCOMB_X41_Y34_N12    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|always1~0                                                                                                                                                                                                                                ; LCCOMB_X41_Y34_N30    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[0]~1                                                                                                                                                                                                                            ; LCCOMB_X41_Y34_N0     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                  ; LCCOMB_X41_Y34_N8     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                  ; LCCOMB_X41_Y32_N26    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                 ; FF_X42_Y32_N25        ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                              ; LCCOMB_X41_Y32_N4     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|comb~0                                                                                                                                                                                                                                          ; LCCOMB_X41_Y34_N20    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent|rp_valid                                                                                                                                                                                                                                        ; LCCOMB_X41_Y34_N22    ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|address_reg~1                                                                                                                                                                                                                     ; LCCOMB_X47_Y32_N10    ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                           ; FF_X45_Y32_N27        ; 67      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                 ; LCCOMB_X45_Y33_N18    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                     ; LCCOMB_X45_Y33_N16    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                 ; LCCOMB_X43_Y35_N26    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~1                                                                                                                                                                                                                                     ; LCCOMB_X43_Y35_N12    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~6                                                                                                                                                                                                                                                                                   ; LCCOMB_X27_Y31_N24    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~6                                                                                                                                                                                                                                                                                   ; LCCOMB_X26_Y30_N8     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y31_N0     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~3                                                                                                                                                                                                                                                                                   ; LCCOMB_X26_Y29_N30    ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~2                                                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y30_N20    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                                              ; FF_X26_Y31_N17        ; 73      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                                              ; FF_X27_Y30_N17        ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[61]~0                                                                                                                                                                  ; LCCOMB_X34_Y32_N14    ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[61]~0                                                                                                                                                                  ; LCCOMB_X34_Y32_N20    ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X0_Y13_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                ; DDIOOECELL_X0_Y26_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y27_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y19_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y27_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y21_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y24_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y45_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y48_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y43_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y46_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                ; DDIOOECELL_X0_Y29_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y46_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y52_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y45_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y47_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y24_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y35_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y35_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y35_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y34_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y32_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                ; DDIOOECELL_X0_Y25_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y34_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31                                                                                                                                                                                                                                                                               ; DDIOOECELL_X0_Y30_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                ; DDIOOECELL_X0_Y29_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                ; DDIOOECELL_X0_Y28_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                ; DDIOOECELL_X0_Y28_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                ; DDIOOECELL_X0_Y34_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                ; DDIOOECELL_X0_Y24_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                ; DDIOOECELL_X0_Y24_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                                                                                                                                                                            ; FF_X47_Y37_N1         ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|E_new_inst                                                                                                                                                                                                                                                                                                         ; FF_X50_Y37_N29        ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                                                                                                                                            ; FF_X50_Y37_N7         ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|F_valid~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X47_Y37_N24    ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                    ; FF_X53_Y40_N1         ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|R_src1~11                                                                                                                                                                                                                                                                                                          ; LCCOMB_X50_Y37_N10    ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|R_src2_hi~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X53_Y39_N2     ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|W_rf_wren                                                                                                                                                                                                                                                                                                          ; LCCOMB_X49_Y35_N0     ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                                                                                                                                            ; FF_X50_Y37_N25        ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X47_Y35_N16    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X47_Y35_N4     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X47_Y35_N30    ; 32      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|address[8]                                                                                                                                                                                                                               ; FF_X49_Y37_N31        ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir                  ; FF_X47_Y42_N17        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a   ; LCCOMB_X47_Y41_N30    ; 5       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 ; LCCOMB_X47_Y41_N4     ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b   ; LCCOMB_X49_Y41_N24    ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe      ; FF_X47_Y42_N9         ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[14]~13                    ; LCCOMB_X47_Y42_N6     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[21]~28                    ; LCCOMB_X48_Y42_N28    ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]~21                    ; LCCOMB_X47_Y42_N28    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0                                      ; LCCOMB_X47_Y42_N26    ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0                                      ; LCCOMB_X47_Y42_N0     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                  ; LCCOMB_X46_Y41_N2     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break|break_readreg[8]~1                                                                                                                                 ; LCCOMB_X47_Y41_N20    ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~12                                                                                                                                            ; LCCOMB_X47_Y41_N0     ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|MonDReg[27]~19                                                                                                                                           ; LCCOMB_X47_Y41_N8     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|ociram_reset_req                                                                                                                                         ; LCCOMB_X50_Y39_N6     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|ociram_wr_en~1                                                                                                                                           ; LCCOMB_X47_Y41_N24    ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_performance_counter_0:performance_counter_0|always0~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X38_Y36_N26    ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_performance_counter_0:performance_counter_0|always1~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X38_Y36_N18    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_performance_counter_0:performance_counter_0|always3~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X38_Y36_N16    ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_performance_counter_0:performance_counter_0|always4~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X38_Y36_N20    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_performance_counter_0:performance_counter_0|always6~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X38_Y36_N24    ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_performance_counter_0:performance_counter_0|always7~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X38_Y36_N2     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_performance_counter_0:performance_counter_0|global_reset~1                                                                                                                                                                                                                                                                                   ; LCCOMB_X38_Y36_N4     ; 294     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write                                                                                                                                                                                                                                                                                                                       ; FF_X41_Y32_N23        ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                                                                      ; PLL_1                 ; 1644    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                             ; FF_X46_Y45_N31        ; 59      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                  ; LCCOMB_X45_Y46_N2     ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                    ; LCCOMB_X45_Y46_N12    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                  ; LCCOMB_X45_Y44_N26    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                     ; LCCOMB_X47_Y45_N4     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                     ; LCCOMB_X48_Y45_N4     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                                      ; LCCOMB_X47_Y44_N14    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16                                       ; LCCOMB_X47_Y46_N2     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19                                       ; LCCOMB_X43_Y46_N22    ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                          ; LCCOMB_X47_Y46_N10    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                ; LCCOMB_X48_Y45_N0     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                              ; LCCOMB_X48_Y45_N28    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                               ; LCCOMB_X46_Y43_N12    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~22                          ; LCCOMB_X45_Y43_N30    ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~23                          ; LCCOMB_X46_Y43_N22    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                  ; FF_X46_Y45_N17        ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                 ; FF_X48_Y45_N31        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                  ; FF_X46_Y45_N29        ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                  ; FF_X48_Y45_N27        ; 45      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                           ; LCCOMB_X46_Y45_N22    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                 ; FF_X46_Y45_N13        ; 30      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                               ; LCCOMB_X47_Y46_N14    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                              ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                      ; JTAG_X1_Y37_N0    ; 171     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; nios_system:nios_sytem_inst|altera_reset_controller:rst_controller|merged_reset~0 ; LCCOMB_X56_Y43_N8 ; 3       ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; nios_system:nios_sytem_inst|altera_reset_controller:rst_controller|r_sync_rst     ; FF_X43_Y37_N17    ; 1154    ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]   ; PLL_1             ; 1644    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+-----------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                 ; M9K_X37_Y40_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                 ; M9K_X37_Y39_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_il91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; nios_system_nios2_qsys_0_ociram_default_contents.mif ; M9K_X51_Y39_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_veh1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; nios_system_nios2_qsys_0_rf_ram_a.mif                ; M9K_X51_Y35_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0fh1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; nios_system_nios2_qsys_0_rf_ram_b.mif                ; M9K_X51_Y36_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0fh1:auto_generated|ALTSYNCRAM                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_veh1:auto_generated|ALTSYNCRAM                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |demo|nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_il91:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(01011000011100001110100001010000) (886680472) (1483794512) (5870E850)    ;(11000111101000110010101100001101) (1562782229) (-945607923) (-3-8-5-12-13-4-15-3)   ;(01101111100000101101100011111101) (-701896569) (1870846205) (6F82D8FD)   ;(01000000101110110011100000011001) (-2090849617) (1086011417) (40BB3819)   ;(00000011110000001011010001110011) (360132163) (62960755) (3C0B473)   ;(10001111000101101100111100110000) (370220624) (-1894330576) (-70-14-9-30-130)   ;(11010111000010000011011000001011) (-780777469) (-687327733) (-2-8-15-7-12-9-15-5)   ;(10001000000011110011011011011100) (-331693500) (-2012268836) (-7-7-150-12-9-2-4)   ;
;8;(11010001101000100111010111110000) (-1332337724) (-777882128) (-2-14-5-13-8-10-10)    ;(01011001010001001110000001010011) (973676475) (1497686099) (5944E053)   ;(11000001001100010011101001010011) (926391937) (-1053738413) (-3-14-12-14-12-5-10-13)   ;(01001100101100001100010101011001) (-693341117) (1286653273) (4CB0C559)   ;(01010010100011001101001000001001) (95667363) (1384960521) (528CD209)   ;(00011110110101101101000111000010) (-629416594) (517394882) (1ED6D1C2)   ;(00111111111000110111100011001001) (-819260281) (1071872201) (3FE378C9)   ;(10101010000110111001101011001000) (-423578822) (-1441031480) (-5-5-14-4-6-5-3-8)   ;
;16;(00110001110100110111010011110000) (1869705064) (835941616) (31D374F0)    ;(10111110011000011110110001000100) (2000071974) (-1100878780) (-4-1-9-14-1-3-11-12)   ;(00101100011110100001000001000011) (1141442807) (746197059) (2C7A1043)   ;(00100110010000010001001001011110) (325243840) (641798750) (2641125E)   ;(00001100010001101110000111101001) (1421560751) (205971945) (C46E1E9)   ;(10011000011000001111010011000011) (1694845469) (-1738476349) (-6-7-9-150-11-3-13)   ;(11011001100110000000110001000101) (-336804377) (-644346811) (-2-6-6-7-15-3-11-11)   ;(10000101000000000101101011100101) (-835271489) (-2063574299) (-7-10-15-15-10-5-1-11)   ;
;24;(10110001010101101101100111001011) (495260583) (-1319708213) (-4-14-10-9-2-6-3-5)    ;(10001010010100110010000111000011) (-110706131) (-1974263357) (-7-5-10-12-13-14-3-13)   ;(10110110000000111110110100101011) (970472323) (-1241256661) (-4-9-15-12-1-2-13-5)   ;(00101010000111101011001110100000) (912564344) (706655136) (2A1EB3A0)   ;(11110100101101111011100010001011) (-1322043565) (-189286261) (-11-4-8-4-7-7-5)   ;(10100001110011100110100101001111) (-1466829613) (-1580308145) (-5-14-3-1-9-6-11-1)   ;(01000110100111010011100000010001) (-1500249627) (1184708625) (469D3811)   ;(00100001100001010010010000001011) (-153745283) (562373643) (2185240B)   ;
;32;(10100111010001011110101100111110) (-908928654) (-1488590018) (-5-8-11-10-1-4-12-2)    ;(00111101001011001110100111001001) (-1076769881) (1026353609) (3D2CE9C9)   ;(11100100111110000111110001100100) (993265662) (-453477276) (-1-110-7-8-3-9-12)   ;(01001110010001110011101101100110) (-525848102) (1313291110) (4E473B66)   ;(11110010010110101111010111100110) (-1551205032) (-228919834) (-13-10-50-10-1-10)   ;(01011011111100001011101001011100) (1226651486) (1542503004) (5BF0BA5C)   ;(11011001111101111001001111101110) (-307098726) (-638086162) (-2-60-8-6-12-1-2)   ;(10100101010000010000001100100100) (-1110092686) (-1522466012) (-5-10-11-14-15-12-13-12)   ;
;40;(00101001100011010000110100100101) (848239149) (697109797) (298D0D25)    ;(11100110000001000000001011000011) (1118190821) (-435944765) (-1-9-15-11-15-13-3-13)   ;(10010111000100110010011001111001) (1369296337) (-1760352647) (-6-8-14-12-13-9-8-7)   ;(10111100110110011000100101111011) (1836010443) (-1126594181) (-4-3-2-6-7-6-8-5)   ;(10000010101000000011100011110101) (-1085292469) (-2103428875) (-7-13-5-15-12-70-11)   ;(00100000000111001011111101000101) (-287829791) (538754885) (201CBF45)   ;(11111110011011001110100101011000) (-144613250) (-26416808) (-1-9-3-1-6-10-8)   ;(11000011011010001101111111011111) (1144314551) (-1016537121) (-3-12-9-7-20-2-1)   ;
;48;(01101010001111111000111011110111) (-1224743577) (1782550263) (6A3F8EF7)    ;(10000011001101101000101000000001) (-1019821833) (-2093577727) (-7-12-12-9-7-5-15-15)   ;(01100101100101110110101001101010) (-1896785792) (1704421994) (65976A6A)   ;(10000010000111001111101010111111) (-1128151557) (-2112030017) (-7-13-14-30-5-4-1)   ;(00100000101111011100100011011111) (-237622959) (549308639) (20BDC8DF)   ;(01100000110110010111100101010010) (1918790874) (1624865106) (60D97952)   ;(01110011100000011001011000101000) (-102137894) (1937872424) (73819628)   ;(01100111010000000111000011010001) (-1722380623) (1732276433) (674070D1)   ;
;56;(11111100000101010101110101111001) (-372521207) (-65708679) (-3-14-10-10-2-8-7)    ;(11010011101001000000100010110001) (-1131806221) (-744224591) (-2-12-5-11-15-7-4-15)   ;(10111111110111110010110010001000) (2137332078) (-1075893112) (-40-20-13-3-7-8)   ;(00100010101000101111110011100000) (-44390956) (581106912) (22A2FCE0)   ;(00000001111001111100010100000101) (171742405) (31966469) (1E7C505)   ;(11100011111001111000101110100000) (888895156) (-471364704) (-1-12-1-8-7-4-60)   ;(10100000010010011110001101000011) (-1607932627) (-1605770429) (-5-15-11-6-1-12-11-13)   ;(11000000111100011011000001010101) (886486939) (-1057902507) (-3-150-14-4-15-10-11)   ;
;64;(10000111011111100001111011110001) (-597909473) (-2021777679) (-7-8-8-1-14-10-15)    ;(11001010100001110001111110100101) (2053774459) (-897114203) (-3-5-7-8-140-5-11)   ;(00100101101010110011111010000101) (257669909) (631979653) (25AB3E85)   ;(11111001111101001011100000100010) (-602643736) (-101402590) (-60-11-4-7-13-14)   ;(10010000101010101101001110011010) (717224798) (-1867852902) (-6-15-5-5-2-12-6-6)   ;(00001000111101011110010001001100) (1075362114) (150332492) (8F5E44C)   ;(00111001110100010010110011001110) (-1425708276) (970009806) (39D12CCE)   ;(10000000111100101110110101101111) (-1260760277) (-2131563153) (-7-150-13-1-2-9-1)   ;
;72;(01101010001010011011011111010110) (-1230117218) (1781118934) (6A29B7D6)    ;(10001011100100010011110011110101) (8909531) (-1953415947) (-7-4-6-14-12-30-11)   ;(01100011100000010101111010001000) (-2102193734) (1669422728) (63815E88)   ;(00111011010110011000111001110011) (-1263627429) (995724915) (3B598E73)   ;(01110011101111111010010111010100) (-84728220) (1941939668) (73BFA5D4)   ;(01110111110000001001110011100011) (317665399) (2009111779) (77C09CE3)   ;(10000011100110100100000001111011) (-988886661) (-2087042949) (-7-12-6-5-11-15-8-5)   ;(01100100001100110111001100001011) (-2027779531) (1681093387) (6433730B)   ;
;80;(01000100001010000100111100100100) (-1735436204) (1143492388) (44284F24)    ;(11110101110101010111011000101110) (-1212504722) (-170559954) (-10-2-10-8-9-13-2)   ;(10110110010111010110001101101101) (996967425) (-1235393683) (-4-9-10-2-9-12-9-3)   ;(11010001110001111000011010111000) (-1321107214) (-775453000) (-2-14-3-8-7-9-4-8)   ;(11110011110010001101001011110101) (-1415626413) (-204942603) (-12-3-7-2-130-11)   ;(00110101011011011100010101011000) (-2056592062) (896386392) (356DC558)   ;(01011001000101110111001011101011) (958187705) (1494708971) (591772EB)   ;(01111001111000001111110110110100) (727725720) (2044788148) (79E0FDB4)   ;
;88;(11101000100100110010111101011001) (1561817049) (-393007271) (-1-7-6-12-130-10-7)    ;(00100101100111010001000010001010) (252242916) (631050378) (259D108A)   ;(10111011010101111010011111111000) (1695429638) (-1151883272) (-4-4-10-8-5-80-8)   ;(01001000001001011110001110111100) (-1136121974) (1210442684) (4825E3BC)   ;(01010010110011110100010100100010) (116158794) (1389315362) (52CF4522)   ;(01111001111001000011000101101011) (728579609) (2044997995) (79E4316B)   ;(10001100000011010110000000000100) (67933170) (-1945280508) (-7-3-15-2-9-15-15-12)   ;(10100111010101001110000100011000) (-905133702) (-1487609576) (-5-8-10-11-1-14-14-8)   ;
;96;(01001110001010000001110010100010) (-535467406) (1311251618) (4E281CA2)    ;(11111011101111001000000110011010) (-420677146) (-71532134) (-4-4-3-7-14-6-6)   ;(01001010111011100111011001000000) (-874010548) (1257141824) (4AEE7640)   ;(01111101001100110011111001100011) (1072186199) (2100510307) (7D333E63)   ;(10110001010110101010101010011100) (496231104) (-1319458148) (-4-14-10-5-5-5-6-4)   ;(01001111010000111110110000100110) (-426717602) (1329851430) (4F43EC26)   ;(00011110110001110001110001110101) (-633351131) (516365429) (1EC71C75)   ;(10001000001101101101011111111111) (-319773057) (-2009671681) (-7-7-12-9-2-80-1)   ;
;104;(00000011101111110011000101011001) (357630531) (62861657) (3BF3159)    ;(01100100111111101001001011100011) (-1964939601) (1694405347) (64FE92E3)   ;(10010110011110100000001101100001) (1301074707) (-1770388639) (-6-9-8-5-15-12-9-15)   ;(01010010110100111001001011000001) (117227653) (1389597377) (52D392C1)   ;(11101101100100011100101110001001) (2061535129) (-309212279) (-1-2-6-14-3-4-7-7)   ;(01010111011011001100100101111011) (585660925) (1466747259) (576CC97B)   ;(01101011001111111111101101101010) (-1124675392) (1799355242) (6B3FFB6A)   ;(00110101110100100100100010100001) (-2025490351) (902973601) (35D248A1)   ;
;112;(11111001000001000101111001000000) (-676720700) (-117154240) (-6-15-11-10-1-120)    ;(01100111111011000010101000010100) (-1669425920) (1743530516) (67EC2A14)   ;(11000110101010001101001110110100) (1464308478) (-962014284) (-3-9-5-7-2-12-4-12)   ;(00100001010110111111101110000110) (-168191690) (559676294) (215BFB86)   ;(11000110100111000001111101100110) (1459174360) (-962846874) (-3-9-6-3-140-9-10)   ;(01000010010001001101010101101101) (-1926331093) (1111807341) (4244D56D)   ;(00011011001110010010100011110011) (-978742933) (456730867) (1B3928F3)   ;(01110011000110100010001000110110) (-136029878) (1931092534) (731A2236)   ;
;120;(00111000110101111000101100100111) (-1524229145) (953649959) (38D78B27)    ;(00000101100111001001001001001000) (547111110) (94147144) (59C9248)   ;(01011111100001111010010001001010) (1594238464) (1602724938) (5F87A44A)   ;(10101011101001011110110100101110) (-278927674) (-1415189202) (-5-4-5-10-1-2-13-2)   ;(11000000010100100100000001011001) (836596945) (-1068351399) (-3-15-10-13-11-15-10-7)   ;(10011000000010101011101101110010) (1667208728) (-1744127118) (-6-7-15-5-4-4-8-14)   ;(01110100001101111100100111110101) (-26706179) (1949813237) (7437C9F5)   ;(01111110110011101010110001110100) (1221075220) (2127473780) (7ECEAC74)   ;
;128;(11100100010110011101111000101101) (943546573) (-463872467) (-1-11-10-6-2-1-13-3)    ;(01110000001101110001001110000010) (-426839342) (1882657666) (70371382)   ;(10011110010111001001000101101001) (-2003183579) (-1638100631) (-6-1-10-3-6-14-9-7)   ;(11100000000110011110110001110001) (523555679) (-535171983) (-1-15-14-6-1-3-8-15)   ;(10001010100010100010010101001010) (-92904322) (-1970657974) (-7-5-7-5-13-10-11-6)   ;(01011101011010110001111001110101) (1385133517) (1567301237) (5D6B1E75)   ;(10110110100110100001100000100110) (1016119916) (-1231415258) (-4-9-6-5-14-7-13-10)   ;(00011000100101011111010011111010) (-1249594924) (412480762) (1895F4FA)   ;
;136;(11110011010101111100101011001111) (-1452032461) (-212350257) (-12-10-8-3-5-3-1)    ;(11010101001001001000011010101011) (-971707229) (-719026517) (-2-10-13-11-7-9-5-5)   ;(00011110010110011000010001000010) (-668665194) (509183042) (1E598442)   ;(11011000110101001100011100101101) (-417667027) (-657144019) (-2-7-2-11-3-8-13-3)   ;(11111000100101110011111101011111) (-732140241) (-124305569) (-7-6-8-120-10-1)   ;(01111101111100000111100001000100) (1131623160) (2112911428) (7DF07844)   ;(01100000001111000000001110000110) (1869517958) (1614545798) (603C0386)   ;(01011111101001001000110011010000) (1603622672) (1604619472) (5FA48CD0)   ;
;144;(01111101101011010000101101001110) (1110754572) (2108492622) (7DAD0B4E)    ;(11011000000001100011000101000110) (-481379976) (-670682810) (-2-7-15-9-12-14-11-10)   ;(11011101000001101011000111010101) (18720243) (-586763819) (-2-2-15-9-4-14-2-11)   ;(10100100001011001110101010010011) (-1217128907) (-1540560237) (-5-11-13-3-1-5-6-13)   ;(10010011011111011000100011001010) (1001977478) (-1820489526) (-6-12-8-2-7-7-3-6)   ;(00001100011011101001101000100011) (1433515043) (208575011) (C6E9A23)   ;(10111000000110111101111110100011) (1376463513) (-1206132829) (-4-7-14-4-20-5-13)   ;(00101000000001110111110011110000) (706709064) (671579376) (28077CF0)   ;
;152;(10011010101010111001011110101010) (1917386818) (-1700030550) (-6-5-5-4-6-8-5-6)    ;(10110110010110010111111000110100) (995982934) (-1235648972) (-4-9-10-6-8-1-12-12)   ;(01000011011011111100110100101011) (-1813737195) (1131400491) (436FCD2B)   ;(10111110100011111110001111100001) (2013467611) (-1097866271) (-4-1-70-1-12-1-15)   ;(11011010111010000000110000101111) (-210804425) (-622326737) (-2-5-1-7-15-3-13-1)   ;(11101001010110111000000111100110) (1643890264) (-379878938) (-1-6-10-4-7-14-1-10)   ;(01110110011111110111101100011011) (195224489) (1988066075) (767F7B1B)   ;(00100011110100100001100100001101) (69447119) (600971533) (23D2190D)   ;
;160;(11011011110100010011101110010010) (-118574860) (-607044718) (-2-4-2-14-12-4-6-14)    ;(10111010000001001011110011101101) (1570842225) (-1174094611) (-4-5-15-11-4-3-1-3)   ;(11000101100110101011010010101001) (1358689065) (-979716951) (-3-10-6-5-4-11-5-7)   ;(11010001100011001101100101111010) (-1339655910) (-779298438) (-2-14-7-3-2-6-8-6)   ;(11111101110010011110111011111001) (-215410407) (-37097735) (-2-3-6-1-10-7)   ;(11100101110100110100001100011011) (1081830951) (-439139557) (-1-10-2-12-11-12-14-5)   ;(00110110000101000101110110111010) (-1984877920) (907304378) (36145DBA)   ;(00111000000110010000000111111101) (-1583733817) (941163005) (381901FD)   ;
;168;(00101011100001001010001100011101) (1046154139) (730112797) (2B84A31D)    ;(01010110110100111011100000110101) (517250417) (1456715829) (56D3B835)   ;(10000010110110000011101001001111) (-1069291717) (-2099758513) (-7-13-2-7-12-5-11-1)   ;(01010010000111010010101110011010) (59741984) (1377643418) (521D2B9A)   ;(00000010001001000101100100011010) (211054432) (35936538) (224591A)   ;(10000000110101111110101001010000) (-1269561716) (-2133333424) (-7-15-2-8-1-5-110)   ;(01001001100000010101111010101100) (-1007226394) (1233215148) (49815EAC)   ;(10011100100000010111011111100010) (2104946908) (-1669236766) (-6-3-7-14-8-8-1-14)   ;
;176;(11011000001111000001011100011101) (-465797047) (-667150563) (-2-7-12-3-14-8-14-3)    ;(10000010110101001110100010010100) (-1070162610) (-2099976044) (-7-13-2-11-1-7-6-12)   ;(00101101101001111010001011001111) (1256754021) (765960911) (2DA7A2CF)   ;(10101110000010000010111100000101) (-28266725) (-1375195387) (-5-1-15-7-130-15-11)   ;(11101010100001000111111010100111) (1758266765) (-360415577) (-1-5-7-11-8-1-5-9)   ;(11000101001110100011011011101110) (1328590170) (-986040594) (-3-10-12-5-12-9-1-2)   ;(10010000010001001111111010001101) (685850381) (-1874526579) (-6-15-11-110-1-7-3)   ;(11011010110110110001100011111001) (-216196111) (-623175431) (-2-5-2-4-14-70-7)   ;
;184;(00110110001100010101001000101011) (-1975683539) (909201963) (3631522B)    ;(00101011101011100011011101000110) (1058466210) (732837702) (2BAE3746)   ;(00000010110101111000110110011001) (265706631) (47680921) (2D78D99)   ;(10001110000011100010011101110001) (268096727) (-1911675023) (-7-1-15-1-13-8-8-15)   ;(00101110110100011000100111011011) (1369337437) (785484251) (2ED189DB)   ;(01100011101010101000001011101011) (-2089949591) (1672119019) (63AA82EB)   ;(01110101010000100010100110101111) (77973713) (1967270319) (754229AF)   ;(10100001000100000110001010110101) (-1526232865) (-1592761675) (-5-14-14-15-9-13-4-11)   ;
;192;(11100010100001100001100011100001) (758603859) (-494528287) (-1-13-7-9-14-7-1-15)    ;(11111100101011110011010000000000) (-324146000) (-55626752) (-3-50-12-1200)   ;(11001000101001111111101010101100) (1863932068) (-928515412) (-3-7-5-80-5-5-4)   ;(10111110010101101101100110110000) (1995260528) (-1101604432) (-4-1-10-9-2-6-50)   ;(01111100001111110011000001100011) (975179199) (2084515939) (7C3F3063)   ;(01001101001100110001111100111111) (-632866171) (1295195967) (4D331F3F)   ;(10001100110011101011000101101101) (128203721) (-1932611219) (-7-3-3-1-4-14-9-3)   ;(00101101001101010010101101011101) (1220258239) (758459229) (2D352B5D)   ;
;200;(00001101101101101100110100100010) (1555546442) (230083874) (DB6CD22)    ;(01110100010111111111010110001110) (-14678328) (1952445838) (745FF58E)   ;(11100100010100001100011011010010) (941332840) (-464468270) (-1-11-10-15-3-9-2-14)   ;(01010101011001111010111001010001) (384243473) (1432858193) (5567AE51)   ;(11101100001010101100011000001001) (1929732529) (-332741111) (-1-3-13-5-3-9-15-7)   ;(11111100110011101101000100101000) (-314227330) (-53554904) (-3-3-1-2-14-13-8)   ;(00011001001111111000111010010010) (-1177260074) (423595666) (193F8E92)   ;(01010111000110011010011011001100) (558839666) (1461298892) (5719A6CC)   ;
;208;(00000110010111001101110110110110) (627156666) (106749366) (65CDDB6)    ;(00000100111101001110000111111001) (475160771) (83157497) (4F4E1F9)   ;(10101001010111011000101000011110) (-502989094) (-1453487586) (-5-6-10-2-7-5-14-2)   ;(11010101000101101011111110001110) (-977272866) (-719929458) (-2-10-14-9-40-7-2)   ;(11100011000011010110011100011110) (820452954) (-485660898) (-1-12-15-2-9-8-14-2)   ;(11101011111011101011001011111110) (1890720894) (-336678146) (-1-4-1-1-4-130-2)   ;(10110100100011111101110100001111) (813462287) (-1265640177) (-4-11-70-2-2-15-1)   ;(11110100101101110101110001000110) (-1322121672) (-189309882) (-11-4-8-10-3-11-10)   ;
;216;(01001101100111001001011001010000) (-600370528) (1302107728) (4D9C9650)    ;(11110010110111110101100011011000) (-1510123450) (-220243752) (-13-20-10-7-2-8)   ;(01100111101011001110001101110011) (-1689289381) (1739383667) (67ACE373)   ;(01111100110010101100111000111100) (1020096130) (2093665852) (7CCACE3C)   ;(11110100111100111111010111010101) (-1303005053) (-185338411) (-110-120-10-2-11)   ;(00101011111010011111010110011000) (1077405334) (736753048) (2BE9F598)   ;(11110111100010001001100100001000) (-1035663370) (-142042872) (-8-7-7-6-6-15-8)   ;(11110110011111000010111100000111) (-1140750371) (-159633657) (-9-8-3-130-15-9)   ;
;224;(10001000000010101000010010010001) (-332824613) (-2012576623) (-7-7-15-5-7-11-6-15)    ;(10011100001110010110011111010000) (2080936884) (-1673959472) (-6-3-12-6-9-8-30)   ;(11011000100110110100010011010010) (-436168160) (-660912942) (-2-7-6-4-11-11-2-14)   ;(01111100001000011001100001111100) (967863230) (2082576508) (7C21987C)   ;(01001001010111100000001101110111) (-1020082081) (1230898039) (495E0377)   ;(00011100100010000111000001101101) (-852897141) (478703725) (1C88706D)   ;(10111111000010110100001100100101) (2072347315) (-1089780955) (-40-15-4-11-12-13-11)   ;(01111001111111001100100101000100) (734693560) (2046609732) (79FCC944)   ;
;232;(11111101100011000001110110000001) (-234761177) (-41149055) (-2-7-3-14-2-7-15)    ;(11110100111100010110100010101110) (-1303513522) (-185505618) (-110-14-9-7-5-2)   ;(11001111011001111110011101010001) (-1751046961) (-815274159) (-30-9-8-1-8-10-15)   ;(01110101100100000111101100010110) (101624482) (1972402966) (75907B16)   ;(11011000010110011100011111000001) (-456466781) (-665204799) (-2-7-10-6-3-8-3-15)   ;(00000101111011110010111000000010) (573627002) (99560962) (5EF2E02)   ;(00011111010110000000001011001001) (-568965985) (525861577) (1F5802C9)   ;(10001100101101001001001010001011) (119784379) (-1934323061) (-7-3-4-11-6-13-7-5)   ;
;240;(00011001111001100101101101011111) (-1123511759) (434527071) (19E65B5F)    ;(10011100001110110111101110101011) (2081348819) (-1673823317) (-6-3-12-4-8-4-5-5)   ;(00100010101111001000110101111101) (-37860721) (582782333) (22BC8D7D)   ;(00000011101010100000111001011111) (352407137) (61476447) (3AA0E5F)   ;(01111101001101011111010011111111) (1072921433) (2100688127) (7D35F4FF)   ;(11100101001000001000101001101110) (1027294674) (-450852242) (-1-10-13-15-7-5-9-2)   ;(01000100111111011101010001110111) (-1670131481) (1157485687) (44FDD477)   ;(01110100101010000001111100011100) (9566490) (1957175068) (74A81F1C)   ;
;248;(01101001001101101101010011110001) (-1326898583) (1765201137) (6936D4F1)    ;(00110111010111111100001010100010) (-1862193350) (929022626) (375FC2A2)   ;(00100010101000000111111100100110) (-44889850) (580943654) (22A07F26)   ;(01110000000111000001101001001101) (-435435829) (1880889933) (701C1A4D)   ;(10101111010011010010010101010111) (92928397) (-1353898665) (-50-11-2-13-10-10-9)   ;(10111010110010000101101010000010) (1631761072) (-1161274750) (-4-5-3-7-10-5-7-14)   ;(00101001110011111111011000000010) (868805706) (701494786) (29CFF602)   ;(00111110000101111100110010101011) (-984188339) (1041747115) (3E17CCAB)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,207 / 342,891 ( 1 % ) ;
; C16 interconnects     ; 169 / 10,120 ( 2 % )    ;
; C4 interconnects      ; 2,472 / 209,544 ( 1 % ) ;
; Direct links          ; 485 / 342,891 ( < 1 % ) ;
; Global clocks         ; 4 / 20 ( 20 % )         ;
; Local interconnects   ; 1,582 / 119,088 ( 1 % ) ;
; R24 interconnects     ; 282 / 9,963 ( 3 % )     ;
; R4 interconnects      ; 3,155 / 289,782 ( 1 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.99) ; Number of LABs  (Total = 222) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 16                            ;
; 2                                           ; 6                             ;
; 3                                           ; 5                             ;
; 4                                           ; 3                             ;
; 5                                           ; 3                             ;
; 6                                           ; 3                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 2                             ;
; 10                                          ; 2                             ;
; 11                                          ; 2                             ;
; 12                                          ; 7                             ;
; 13                                          ; 8                             ;
; 14                                          ; 18                            ;
; 15                                          ; 31                            ;
; 16                                          ; 113                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.36) ; Number of LABs  (Total = 222) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 154                           ;
; 1 Clock                            ; 198                           ;
; 1 Clock enable                     ; 96                            ;
; 1 Sync. clear                      ; 20                            ;
; 1 Sync. load                       ; 23                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 29                            ;
; 2 Clocks                           ; 4                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.12) ; Number of LABs  (Total = 222) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 14                            ;
; 3                                            ; 2                             ;
; 4                                            ; 3                             ;
; 5                                            ; 3                             ;
; 6                                            ; 0                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 3                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 3                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 9                             ;
; 16                                           ; 8                             ;
; 17                                           ; 6                             ;
; 18                                           ; 10                            ;
; 19                                           ; 9                             ;
; 20                                           ; 10                            ;
; 21                                           ; 11                            ;
; 22                                           ; 10                            ;
; 23                                           ; 16                            ;
; 24                                           ; 16                            ;
; 25                                           ; 11                            ;
; 26                                           ; 10                            ;
; 27                                           ; 10                            ;
; 28                                           ; 12                            ;
; 29                                           ; 2                             ;
; 30                                           ; 6                             ;
; 31                                           ; 1                             ;
; 32                                           ; 22                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.40) ; Number of LABs  (Total = 222) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 15                            ;
; 2                                               ; 14                            ;
; 3                                               ; 9                             ;
; 4                                               ; 5                             ;
; 5                                               ; 11                            ;
; 6                                               ; 14                            ;
; 7                                               ; 11                            ;
; 8                                               ; 12                            ;
; 9                                               ; 16                            ;
; 10                                              ; 25                            ;
; 11                                              ; 11                            ;
; 12                                              ; 11                            ;
; 13                                              ; 15                            ;
; 14                                              ; 10                            ;
; 15                                              ; 8                             ;
; 16                                              ; 26                            ;
; 17                                              ; 3                             ;
; 18                                              ; 2                             ;
; 19                                              ; 2                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.36) ; Number of LABs  (Total = 222) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 3                             ;
; 4                                            ; 17                            ;
; 5                                            ; 21                            ;
; 6                                            ; 5                             ;
; 7                                            ; 6                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 3                             ;
; 11                                           ; 8                             ;
; 12                                           ; 6                             ;
; 13                                           ; 7                             ;
; 14                                           ; 9                             ;
; 15                                           ; 6                             ;
; 16                                           ; 6                             ;
; 17                                           ; 10                            ;
; 18                                           ; 8                             ;
; 19                                           ; 5                             ;
; 20                                           ; 4                             ;
; 21                                           ; 14                            ;
; 22                                           ; 11                            ;
; 23                                           ; 2                             ;
; 24                                           ; 9                             ;
; 25                                           ; 5                             ;
; 26                                           ; 8                             ;
; 27                                           ; 7                             ;
; 28                                           ; 3                             ;
; 29                                           ; 4                             ;
; 30                                           ; 2                             ;
; 31                                           ; 3                             ;
; 32                                           ; 1                             ;
; 33                                           ; 2                             ;
; 34                                           ; 4                             ;
; 35                                           ; 0                             ;
; 36                                           ; 6                             ;
; 37                                           ; 4                             ;
; 38                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                                       ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information                     ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                                       ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                                       ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                                       ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                       ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                                       ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                       ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                       ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ; 22 I/O(s) were assigned a toggle rate ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ; 22 I/O(s) were assigned a toggle rate ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                                       ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass          ; 96           ; 185          ; 185          ; 0            ; 0            ; 189       ; 185          ; 0            ; 0            ; 0            ; 0            ; 8            ; 27           ; 0            ; 0            ; 0            ; 0            ; 80           ; 27           ; 0            ; 80           ; 0            ; 0            ; 27           ; 0            ; 189       ; 189       ; 189       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 93           ; 4            ; 4            ; 189          ; 189          ; 0         ; 4            ; 189          ; 189          ; 189          ; 189          ; 181          ; 162          ; 189          ; 189          ; 189          ; 189          ; 109          ; 162          ; 189          ; 109          ; 189          ; 189          ; 162          ; 189          ; 0         ; 0         ; 0         ; 189          ; 189          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[10]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[11]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[12]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[13]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[14]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[15]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[16]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[17]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[10]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[11]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[12]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[13]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[14]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[15]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[16]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[17]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[13]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[14]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[15]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[16]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[17]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[18]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR[19]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_OE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_UB_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_LB_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_CE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[8]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[9]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[10]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[11]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[12]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[13]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[14]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[15]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[16]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[17]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[18]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[19]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[20]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[21]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[22]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_CE_N             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_OE_N             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_RST_N            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_WE_N             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_WP_N             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_RY               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[16]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[17]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[18]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[19]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[20]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[21]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[22]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[23]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[24]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[25]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[26]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[27]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[28]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[29]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[30]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[31]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                   ;
+------------------------------------------------------+------------------------------------------------------+-------------------+
; Source Clock(s)                                      ; Destination Clock(s)                                 ; Delay Added in ns ;
+------------------------------------------------------+------------------------------------------------------+-------------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.4               ;
+------------------------------------------------------+------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                             ; Destination Register                                                                                                                                                                                                                                       ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.254             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.254             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.254             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.254             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.254             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.254             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.159             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.159             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.159             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.159             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.158             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.158             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.158             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.158             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.158             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.158             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.158             ;
; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; nios_system:nios_sytem_inst|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.158             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 18 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 20 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "demo"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/db/pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/db/pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/db/pll_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'demo.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
    Info (332111):   20.000 pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   20.000 pll_inst|altpll_component|auto_generated|pll1|clk[2]
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/db/pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1) File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/db/pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios_system:nios_sytem_inst|altera_reset_controller:rst_controller|r_sync_rst  File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~1 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 215
        Info (176357): Destination node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 212
        Info (176357): Destination node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~1 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 212
        Info (176357): Destination node nios_system:nios_sytem_inst|altera_reset_controller:rst_controller|WideOr0~0 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_write~0 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_sram_0.v Line: 101
        Info (176357): Destination node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0] File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 356
        Info (176357): Destination node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2] File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 356
        Info (176357): Destination node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1] File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 356
        Info (176357): Destination node nios_system:nios_sytem_inst|nios_system_nios2_qsys_0:nios2_qsys_0|W_rf_wren File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v Line: 3810
        Info (176357): Destination node nios_system:nios_sytem_inst|nios_system_sram_0:sram_0|is_read~0 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_sram_0.v Line: 100
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node nios_system:nios_sytem_inst|altera_reset_controller:rst_controller|merged_reset~0  File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[16]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[16]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[17]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[17]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[18]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[18]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[19]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[19]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[20]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[20]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[21]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[21]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[22]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[22]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[23]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[23]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[24]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[24]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[25]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[25]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[26]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[26]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[27]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[27]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[28]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[28]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[29]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[29]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[30]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[30]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176225): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[31]~_Duplicate_1 to I/O pin File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
    Warning (176267): Can't pack node nios_system:nios_sytem_inst|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[31]~_Duplicate_1 -- no packable connection between output pin and register File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 442
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[31]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[30]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[29]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[28]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[27]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[26]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[25]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[24]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[23]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[22]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[21]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[20]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[19]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[18]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[17]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[16]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 48 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 128 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 66 register duplicates
Warning (15058): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/db/pll_altpll.v Line: 44
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 2.31 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 58 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 49
    Info (169178): Pin FL_DQ[0] uses I/O standard 3.3-V LVTTL at AH8 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169178): Pin FL_DQ[1] uses I/O standard 3.3-V LVTTL at AF10 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169178): Pin FL_DQ[2] uses I/O standard 3.3-V LVTTL at AG10 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169178): Pin FL_DQ[3] uses I/O standard 3.3-V LVTTL at AH10 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169178): Pin FL_DQ[4] uses I/O standard 3.3-V LVTTL at AF11 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169178): Pin FL_DQ[5] uses I/O standard 3.3-V LVTTL at AG11 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169178): Pin FL_DQ[6] uses I/O standard 3.3-V LVTTL at AH11 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169178): Pin FL_DQ[7] uses I/O standard 3.3-V LVTTL at AF12 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at W3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at W2 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at V4 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at W1 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at V3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at V2 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at V1 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at U3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at Y3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at Y4 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at AB1 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at AA3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at AB2 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at AC1 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at AB3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at AC2 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[16] uses I/O standard 3.3-V LVTTL at M8 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[17] uses I/O standard 3.3-V LVTTL at L8 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[18] uses I/O standard 3.3-V LVTTL at P2 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[19] uses I/O standard 3.3-V LVTTL at N3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[20] uses I/O standard 3.3-V LVTTL at N4 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[21] uses I/O standard 3.3-V LVTTL at M4 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[22] uses I/O standard 3.3-V LVTTL at M7 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[23] uses I/O standard 3.3-V LVTTL at L7 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[24] uses I/O standard 3.3-V LVTTL at U5 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[25] uses I/O standard 3.3-V LVTTL at R7 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[26] uses I/O standard 3.3-V LVTTL at R1 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[27] uses I/O standard 3.3-V LVTTL at R2 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[28] uses I/O standard 3.3-V LVTTL at R3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[29] uses I/O standard 3.3-V LVTTL at T3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[30] uses I/O standard 3.3-V LVTTL at U4 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin DRAM_DQ[31] uses I/O standard 3.3-V LVTTL at U1 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 27
    Info (169178): Pin SRAM_DQ[0] uses I/O standard 3.3-V LVTTL at AH3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[1] uses I/O standard 3.3-V LVTTL at AF4 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AG4 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AH4 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[4] uses I/O standard 3.3-V LVTTL at AF6 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[5] uses I/O standard 3.3-V LVTTL at AG6 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[6] uses I/O standard 3.3-V LVTTL at AH6 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[7] uses I/O standard 3.3-V LVTTL at AF7 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[8] uses I/O standard 3.3-V LVTTL at AD1 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[9] uses I/O standard 3.3-V LVTTL at AD2 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[10] uses I/O standard 3.3-V LVTTL at AE2 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[11] uses I/O standard 3.3-V LVTTL at AE1 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[12] uses I/O standard 3.3-V LVTTL at AE3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[13] uses I/O standard 3.3-V LVTTL at AE4 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[14] uses I/O standard 3.3-V LVTTL at AF3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin SRAM_DQ[15] uses I/O standard 3.3-V LVTTL at AG3 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 34
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2 File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 12
Warning (169064): Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin FL_DQ[0] has a permanently disabled output enable File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169065): Pin FL_DQ[1] has a permanently disabled output enable File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169065): Pin FL_DQ[2] has a permanently disabled output enable File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169065): Pin FL_DQ[3] has a permanently disabled output enable File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169065): Pin FL_DQ[4] has a permanently disabled output enable File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169065): Pin FL_DQ[5] has a permanently disabled output enable File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169065): Pin FL_DQ[6] has a permanently disabled output enable File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
    Info (169065): Pin FL_DQ[7] has a permanently disabled output enable File: /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/demo.v Line: 43
Info (144001): Generated suppressed messages file /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/output_files/demo.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 413 warnings
    Info: Peak virtual memory: 1853 megabytes
    Info: Processing ended: Thu Oct 14 21:29:12 2021
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/ecegridfs/a/695r48/ece695r/hw4/hw4_CI_comb/output_files/demo.fit.smsg.


