// Seed: 225287785
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  assign module_1.id_6 = 0;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_25 = 32'd80,
    parameter id_28 = 32'd18,
    parameter id_29 = 32'd21
) (
    input tri0 id_0,
    output tri0 id_1,
    output wire id_2,
    output wand id_3,
    output wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wand id_9,
    output wor id_10,
    input tri0 id_11,
    input wire id_12,
    input supply0 id_13,
    input tri1 id_14,
    input tri id_15,
    input supply0 id_16,
    input supply1 id_17,
    input tri1 id_18,
    input wor id_19,
    input wand id_20,
    input tri1 id_21,
    input wand id_22,
    input uwire id_23,
    output tri1 id_24,
    output wire _id_25,
    input tri1 id_26,
    output supply1 id_27,
    input tri _id_28,
    input wor _id_29,
    output tri1 id_30
    , id_35,
    input wand id_31,
    input wire id_32,
    output tri1 id_33
);
  wire [id_29 : id_28] id_36;
  logic [id_25 : 1] id_37;
  nor primCall (
      id_24,
      id_12,
      id_31,
      id_6,
      id_26,
      id_37,
      id_11,
      id_16,
      id_5,
      id_32,
      id_23,
      id_0,
      id_36,
      id_7,
      id_18
  );
  module_0 modCall_1 (
      id_36,
      id_36,
      id_36,
      id_36,
      id_35
  );
endmodule
