#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x56474a4f5dc0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -10;
v0x56474a51de60_0 .var "clk", 0 0;
v0x56474a51df20_0 .var "data", 0 7;
v0x56474a51dfe0_0 .var "sending", 0 0;
v0x56474a51e0e0_0 .net "tx", 0 0, v0x56474a51dce0_0;  1 drivers
S_0x56474a4f5f50 .scope module, "uart_rx" "uart_receiver" 2 14, 3 1 0, S_0x56474a4f5dc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rx";
    .port_info 2 /OUTPUT 8 "received_data";
    .port_info 3 /OUTPUT 1 "busy";
P_0x56474a4eeac0 .param/l "BAUDRATE" 0 3 4, +C4<00000000000000000010010110000000>;
P_0x56474a4eeb00 .param/l "BIG_ENDIAN" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x56474a4eeb40 .param/l "FRAME_DATA_LENGTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x56474a4eeb80 .param/l "MAX_RECEIVED_BIT" 1 3 17, +C4<000000000000000000000000000001010>;
P_0x56474a4eebc0 .param/l "NATIVE_CLK_FREQUENCY" 0 3 3, +C4<00000000000000011000011010100000>;
L_0x56474a52ef30 .functor AND 1, L_0x56474a52ed70, L_0x56474a52ee10, C4<1>, C4<1>;
v0x56474a51b3e0_0 .net *"_ivl_0", 31 0, L_0x56474a52eb40;  1 drivers
v0x56474a51b4c0_0 .net *"_ivl_11", 0 0, L_0x56474a52ee10;  1 drivers
L_0x7fc202ee81c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56474a51b580_0 .net *"_ivl_3", 27 0, L_0x7fc202ee81c8;  1 drivers
L_0x7fc202ee8210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56474a51b640_0 .net/2u *"_ivl_4", 31 0, L_0x7fc202ee8210;  1 drivers
v0x56474a51b720_0 .net *"_ivl_9", 0 0, L_0x56474a52ed70;  1 drivers
v0x56474a51b830_0 .net "busy", 0 0, L_0x56474a52ec30;  1 drivers
v0x56474a51b8f0_0 .net "clk", 0 0, v0x56474a51de60_0;  1 drivers
v0x56474a51b990_0 .net "got_new_transmission", 0 0, L_0x56474a52ef30;  1 drivers
v0x56474a51ba30_0 .var "received_bit", 0 3;
v0x56474a51bb10_0 .var "received_data", 0 7;
v0x56474a51bbf0_0 .var "reset", 0 0;
v0x56474a51bc90_0 .net "rx", 0 0, v0x56474a51dce0_0;  alias, 1 drivers
v0x56474a51bd30_0 .net "target_clk", 0 0, L_0x56474a52e9b0;  1 drivers
E_0x56474a4eda40 .event negedge, v0x56474a51b2a0_0;
L_0x56474a52eb40 .concat [ 4 28 0 0], v0x56474a51ba30_0, L_0x7fc202ee81c8;
L_0x56474a52ec30 .cmp/ne 32, L_0x56474a52eb40, L_0x7fc202ee8210;
L_0x56474a52ed70 .reduce/nor v0x56474a51dce0_0;
L_0x56474a52ee10 .reduce/nor L_0x56474a52ec30;
S_0x56474a4eeda0 .scope module, "clk_div" "clock_divider" 3 14, 4 1 0, S_0x56474a4f5f50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "target_clk";
P_0x56474a4e6460 .param/l "DELAYED_START" 0 4 4, +C4<00000000000000000000000000000001>;
P_0x56474a4e64a0 .param/l "NATIVE_CLK_FREQUENCY" 0 4 2, +C4<00000000000000011000011010100000>;
P_0x56474a4e64e0 .param/l "REDUCTION_RATE" 1 4 6, +C4<00000000000000000000000000001010>;
P_0x56474a4e6520 .param/l "TARGET_CLK_FREQUENCY" 0 4 3, +C4<00000000000000000010010110000000>;
v0x56474a4f6760_0 .net *"_ivl_0", 31 0, L_0x56474a52e870;  1 drivers
L_0x7fc202ee8138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56474a4ef190_0 .net *"_ivl_3", 26 0, L_0x7fc202ee8138;  1 drivers
L_0x7fc202ee8180 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x56474a4dc820_0 .net/2u *"_ivl_4", 31 0, L_0x7fc202ee8180;  1 drivers
v0x56474a4e4c90_0 .net "clk", 0 0, v0x56474a51de60_0;  alias, 1 drivers
v0x56474a51b0b0_0 .var "counter", 4 0;
v0x56474a51b1e0_0 .net "reset", 0 0, v0x56474a51bbf0_0;  1 drivers
v0x56474a51b2a0_0 .net "target_clk", 0 0, L_0x56474a52e9b0;  alias, 1 drivers
E_0x56474a4ed0c0 .event negedge, v0x56474a4e4c90_0;
E_0x56474a4ed310 .event posedge, v0x56474a51b1e0_0, v0x56474a4e4c90_0;
L_0x56474a52e870 .concat [ 5 27 0 0], v0x56474a51b0b0_0, L_0x7fc202ee8138;
L_0x56474a52e9b0 .cmp/eq 32, L_0x56474a52e870, L_0x7fc202ee8180;
S_0x56474a51be90 .scope module, "uart_tx" "uart_transmitter" 2 11, 5 1 0, S_0x56474a4f5dc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sending";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /OUTPUT 1 "busy";
    .port_info 4 /OUTPUT 1 "tx";
P_0x56474a51c040 .param/l "BAUDRATE" 0 5 4, +C4<00000000000000000010010110000000>;
P_0x56474a51c080 .param/l "BIG_ENDIAN" 0 5 6, +C4<00000000000000000000000000000000>;
P_0x56474a51c0c0 .param/l "FRAME_DATA_LENGTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x56474a51c100 .param/l "MAX_TRANSMITTED_BIT" 1 5 16, +C4<000000000000000000000000000001011>;
P_0x56474a51c140 .param/l "NATIVE_CLK_FREQUENCY" 0 5 3, +C4<00000000000000011000011010100000>;
L_0x56474a4e4b30 .functor AND 1, v0x56474a51dfe0_0, L_0x56474a52e6e0, C4<1>, C4<1>;
v0x56474a51d2d0_0 .net *"_ivl_0", 31 0, L_0x56474a52e450;  1 drivers
L_0x7fc202ee80a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56474a51d3b0_0 .net *"_ivl_3", 27 0, L_0x7fc202ee80a8;  1 drivers
L_0x7fc202ee80f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56474a51d490_0 .net/2u *"_ivl_4", 31 0, L_0x7fc202ee80f0;  1 drivers
v0x56474a51d550_0 .net *"_ivl_9", 0 0, L_0x56474a52e6e0;  1 drivers
v0x56474a51d610_0 .net "busy", 0 0, L_0x56474a52e570;  1 drivers
v0x56474a51d720_0 .net "clk", 0 0, v0x56474a51de60_0;  alias, 1 drivers
v0x56474a51d7c0_0 .net "data", 0 7, v0x56474a51df20_0;  1 drivers
v0x56474a51d8a0_0 .net "got_new_data", 0 0, L_0x56474a4e4b30;  1 drivers
v0x56474a51d960_0 .var "reset", 0 0;
v0x56474a51da00_0 .var "saved_data", 0 10;
v0x56474a51dac0_0 .net "sending", 0 0, v0x56474a51dfe0_0;  1 drivers
v0x56474a51db80_0 .net "target_clk", 0 0, L_0x56474a52e2c0;  1 drivers
v0x56474a51dc20_0 .var "transmitted_bit", 0 3;
v0x56474a51dce0_0 .var "tx", 0 0;
E_0x56474a4d3280 .event negedge, v0x56474a51d190_0;
E_0x56474a4fbf00 .event posedge, v0x56474a4e4c90_0;
L_0x56474a52e450 .concat [ 4 28 0 0], v0x56474a51dc20_0, L_0x7fc202ee80a8;
L_0x56474a52e570 .cmp/ne 32, L_0x56474a52e450, L_0x7fc202ee80f0;
L_0x56474a52e6e0 .reduce/nor L_0x56474a52e570;
S_0x56474a51c450 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 27, 5 27 0, S_0x56474a51be90;
 .timescale -9 -10;
v0x56474a51c650_0 .var/i "i", 31 0;
S_0x56474a51c750 .scope module, "clk_div" "clock_divider" 5 13, 4 1 0, S_0x56474a51be90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "target_clk";
P_0x56474a4fc450 .param/l "DELAYED_START" 0 4 4, +C4<00000000000000000000000000000000>;
P_0x56474a4fc490 .param/l "NATIVE_CLK_FREQUENCY" 0 4 2, +C4<00000000000000011000011010100000>;
P_0x56474a4fc4d0 .param/l "REDUCTION_RATE" 1 4 6, +C4<00000000000000000000000000001010>;
P_0x56474a4fc510 .param/l "TARGET_CLK_FREQUENCY" 0 4 3, +C4<00000000000000000010010110000000>;
v0x56474a51cbe0_0 .net *"_ivl_0", 31 0, L_0x56474a51e180;  1 drivers
L_0x7fc202ee8018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56474a51cce0_0 .net *"_ivl_3", 26 0, L_0x7fc202ee8018;  1 drivers
L_0x7fc202ee8060 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x56474a51cdc0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc202ee8060;  1 drivers
v0x56474a51ceb0_0 .net "clk", 0 0, v0x56474a51de60_0;  alias, 1 drivers
v0x56474a51cfa0_0 .var "counter", 4 0;
v0x56474a51d0d0_0 .net "reset", 0 0, v0x56474a51d960_0;  1 drivers
v0x56474a51d190_0 .net "target_clk", 0 0, L_0x56474a52e2c0;  alias, 1 drivers
E_0x56474a4fc2e0 .event posedge, v0x56474a51d0d0_0, v0x56474a4e4c90_0;
L_0x56474a51e180 .concat [ 5 27 0 0], v0x56474a51cfa0_0, L_0x7fc202ee8018;
L_0x56474a52e2c0 .cmp/eq 32, L_0x56474a51e180, L_0x7fc202ee8060;
    .scope S_0x56474a51c750;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56474a51cfa0_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0x56474a51c750;
T_1 ;
    %wait E_0x56474a4fc2e0;
    %load/vec4 v0x56474a51d0d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x56474a51cfa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %pad/u 5;
    %assign/vec4 v0x56474a51cfa0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56474a51c750;
T_2 ;
    %wait E_0x56474a4ed0c0;
    %load/vec4 v0x56474a51d190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56474a51cfa0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56474a51be90;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56474a51dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56474a51d960_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56474a51dc20_0, 0, 4;
    %pushi/vec4 3, 0, 11;
    %store/vec4 v0x56474a51da00_0, 0, 11;
    %end;
    .thread T_3;
    .scope S_0x56474a51be90;
T_4 ;
    %wait E_0x56474a4fbf00;
    %load/vec4 v0x56474a51d8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_1, S_0x56474a51c450;
    %jmp t_0;
    .scope S_0x56474a51c450;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56474a51c650_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x56474a51c650_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0x56474a51d7c0_0;
    %pushi/vec4 7, 0, 34;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x56474a51c650_0;
    %sub;
    %pad/s 34;
    %sub;
    %part/s 1;
    %ix/load 5, 0, 0;
    %pushi/vec4 10, 0, 34;
    %load/vec4 v0x56474a51c650_0;
    %addi 1, 0, 32;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x56474a51da00_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56474a51c650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56474a51c650_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x56474a51be90;
t_0 %join;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56474a51dc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56474a51dce0_0, 0;
T_4.0 ;
    %load/vec4 v0x56474a51d8a0_0;
    %assign/vec4 v0x56474a51d960_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56474a51be90;
T_5 ;
    %wait E_0x56474a4d3280;
    %load/vec4 v0x56474a51d610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x56474a51da00_0;
    %pushi/vec4 10, 0, 34;
    %load/vec4 v0x56474a51dc20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 1;
    %assign/vec4 v0x56474a51dce0_0, 0;
    %load/vec4 v0x56474a51dc20_0;
    %pad/u 33;
    %cmpi/e 11, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x56474a51dc20_0;
    %addi 1, 0, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0x56474a51dc20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56474a51dce0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56474a4eeda0;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56474a51b0b0_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_0x56474a4eeda0;
T_7 ;
    %wait E_0x56474a4ed310;
    %load/vec4 v0x56474a51b1e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x56474a51b0b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/u 5;
    %assign/vec4 v0x56474a51b0b0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56474a4eeda0;
T_8 ;
    %wait E_0x56474a4ed0c0;
    %load/vec4 v0x56474a51b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56474a51b0b0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56474a4f5f50;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56474a51bb10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56474a51bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56474a51ba30_0, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x56474a4f5f50;
T_10 ;
    %wait E_0x56474a4ed0c0;
    %load/vec4 v0x56474a51b990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56474a51ba30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56474a51bbf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56474a51bb10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56474a51b830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56474a51bbf0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56474a4f5f50;
T_11 ;
    %wait E_0x56474a4eda40;
    %load/vec4 v0x56474a51b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x56474a51ba30_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x56474a51bc90_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 34;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x56474a51ba30_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %sub;
    %pad/u 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x56474a51bb10_0, 4, 5;
T_11.2 ;
    %load/vec4 v0x56474a51ba30_0;
    %pad/u 33;
    %cmpi/e 10, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_11.4, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %load/vec4 v0x56474a51ba30_0;
    %addi 1, 0, 4;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %assign/vec4 v0x56474a51ba30_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56474a4f5dc0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56474a51de60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56474a51df20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x56474a4f5dc0;
T_13 ;
    %delay 10, 0;
    %load/vec4 v0x56474a51de60_0;
    %inv;
    %store/vec4 v0x56474a51de60_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56474a4f5dc0;
T_14 ;
    %vpi_call 2 17 "$dumpvars" {0 0 0};
    %vpi_call 2 18 "$display", "Test started..." {0 0 0};
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x56474a51df20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %delay 2560, 0;
    %pushi/vec4 121, 0, 8;
    %store/vec4 v0x56474a51df20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %delay 2560, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x56474a51df20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %delay 2560, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x56474a51df20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %delay 2560, 0;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0x56474a51df20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %delay 2560, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x56474a51df20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56474a51dfe0_0, 0, 1;
    %delay 2560, 0;
    %delay 40960, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "uart-receiver.v";
    "clock-divider.v";
    "uart-transmitter.v";
