{"perhaps via": 0.000672434525056636, "arbitrary translation": 0.0006135727277027077, "our three cores": 0.0007069187243653962, "four": -0.00021231031571617464, "approach the": 0.00020192422233514983, "es the age": 0.0007069187243653962, "thus would": 0.0010714199302585155, "bus the": 0.0008112584439164029, "that cannot": 0.00026846554453928065, "in a system": 0.0006897382287390344, "tokens can also": 0.0007069187243653962, "shows the register": 0.0007069187243653962, "overhead caused": 0.0004686044148164043, "addition the": 0.00020721124428678712, "are both": 0.00019880177291186604, "write will": 0.0022187205129905476, "our design": 0.000323091367320516, "hierarchical bus concept": 0.0007069187243653962, "examples we will": 0.0005547272108491349, "register constraints": 0.000579128002236945, "automated approach": 0.0005202045671414484, "to satisfy differing": 0.0007069187243653962, "the power consumed": 0.0010832439802149936, "the effectiveness of": 0.000260907842164842, "receiving": 0.00015314423279347237, "for fast": 0.0006270104351418491, "scheduling we can": 0.0006480621914731808, "and a read": 0.0005547272108491349, "the captured": 0.0005070901677208704, "stat is a": 0.0007069187243653962, "related to the": 0.00020653535819365035, "peripherals on the": 0.0007069187243653962, "systems inventra core": 0.0007069187243653962, "introduce prefetching": 0.000672434525056636, "see that the": 0.0002099083659062291, "transfer it is": 0.0007069187243653962, "to 1 hence": 0.0006136248092516172, "and within its": 0.0007069187243653962, "for quick": 0.0005202045671414484, "279": 0.00028967544090455146, "section 3 2": 0.00027447116355431086, "registers using": 0.0005546801282476369, "to allow user": 0.0006480621914731808, "pf gates": 0.001344869050113272, "longer empty we": 0.0007069187243653962, "prefetch corresponds to": 0.0014138374487307924, "eliminate some": 0.0004957258239155829, "generate tokens that": 0.0007069187243653962, "re if s": 0.0007069187243653962, "designing": 0.0002610710980205202, "prefetched using": 0.0006135727277027077, "basic technique": 0.000448043053531884, "1997b": 0.0004366106481037083, "1997a": 0.0004366106481037083, "all process periods": 0.0007069187243653962, "reduce design time": 0.0007069187243653962, "of registers to": 0.0005416219901074968, "time constraints are": 0.0005702236393365326, "of time during": 0.0005202487233732743, "terms hit and": 0.0007069187243653962, "only register present": 0.0007069187243653962, "ned a register": 0.0007069187243653962, "consists of a": 0.0002082077630413334, "data struc tures": 0.0005202487233732743, "prefetch is made": 0.0007069187243653962, "md to": 0.0006135727277027077, "elaborate": 0.0004421008411658796, "whenever a": 0.0004934542984671938, "some of the": 0.00015642531342977594, "details of the": 0.00026436846620929693, "current utilization": 0.000672434525056636, "the overall improvement": 0.0006136248092516172, "computer architecture": 0.0011034540680801826, "speed features of": 0.0007069187243653962, "the schedulability": 0.0004686044148164043, "volatile therefore": 0.000672434525056636, "energy consumption in": 0.002895852489949548, "assigning an": 0.00045436388801848047, "although both": 0.000754640657980585, "number of cycles": 0.0025487109260543123, "provides a": 0.00012597816749958363, "the drawbacks": 0.00045436388801848047, "for a core1": 0.0007069187243653962, "220 and": 0.0006135727277027077, "due to added": 0.0006136248092516172, "3 petri": 0.0006135727277027077, "therefore": -0.0022795700051643974, "a naive prefetching": 0.0007069187243653962, "four 4 2": 0.0006480621914731808, "md0 and s0": 0.0007069187243653962, "core1 the": 0.000672434525056636, "for it this": 0.0005547272108491349, "3 commonly occurring": 0.0007069187243653962, "access time will": 0.0014138374487307924, "design experiences with": 0.0007069187243653962, "we intentionally": 0.0006135727277027077, "the related register": 0.0007069187243653962, "prefetched our prefetching": 0.0007069187243653962, "decreases energy": 0.000672434525056636, "can create": 0.001027221347348259, "b write only": 0.0007069187243653962, "26 28": 0.0003460819422768392, "the example": 0.00015833862156571773, "more time to": 0.00048264208165825804, "write the captured": 0.0007069187243653962, "or a": 0.00037036078396631447, "common example is": 0.0006480621914731808, "example": -0.004569394570680331, "have con": 0.0006135727277027077, "cores are": 0.0010141803354417407, "1997b the": 0.000579128002236945, "registers may": 0.0005070901677208704, "will describe": 0.0005960864774793789, "our requirements": 0.0004686044148164043, "bus wrapper con": 0.0014138374487307924, "status indicates": 0.00115825600447389, "ed possible types": 0.0007069187243653962, "of reduced execution": 0.0007069187243653962, "address lines were": 0.0007069187243653962, "main task": 0.0004611884233198302, "takes to perform": 0.0005547272108491349, "internals over a": 0.0007069187243653962, "prefetching is not": 0.0005702236393365326, "number of wires": 0.0006136248092516172, "without providing all": 0.0007069187243653962, "algorithm the": 0.00014674324311964352, "this means": 0.0002901461815468647, "access prefetching": 0.0006135727277027077, "cient schedule as": 0.0007069187243653962, "vci ensures": 0.000672434525056636, "128 times": 0.000672434525056636, "because it is": 0.00025079841963441944, "types": -3.935919670254406e-06, "figure 9 shows": 0.0003270615423782733, "based systems inventra": 0.0007069187243653962, "util bound": 0.001344869050113272, "it took": 0.00039189597011744516, "hit and miss": 0.0005702236393365326, "behavior separated into": 0.0014138374487307924, "shown and": 0.0004265889579210741, "condition to": 0.0007078563871036702, "it to the": 0.0002826971164121396, "a reuse of": 0.0006480621914731808, "two and": 0.0002907017991414306, "construction as": 0.00041758452943711804, "level design": 0.00039849014513562047, "while waiting for": 0.0004957679023320091, "handling them": 0.0006135727277027077, "cation scheme based": 0.0007069187243653962, "is more": 9.439695843704991e-05, "are not": 3.1986218183049706e-05, "systems v 14": 0.0004205182715313984, "for updating": 0.00036031175459629944, "if this": 0.00016020797828632946, "ideally the": 0.00038286025348131466, "course apply if": 0.0007069187243653962, "large number of": 0.0002040774223806012, "initiated over": 0.001344869050113272, "gates in comparison": 0.0007069187243653962, "fig": 0.0007905950980267704, "internal bus and": 0.0014138374487307924, "size since size": 0.0007069187243653962, "hence we need": 0.0004712664564041312, "easier": 0.00030910170321174854, "reduce or": 0.00045436388801848047, "ri d ci": 0.0007069187243653962, "on data": 0.0002767235126454693, "if a token": 0.0005702236393365326, "a register set": 0.0032403109573659037, "meet their register": 0.0007069187243653962, "effects": 0.00013397279275331923, "interrupt": 0.0006049953590435783, "priority rm pf": 0.0007069187243653962, "time utilization": 0.000672434525056636, "ect completion the": 0.0007069187243653962, "nj bottom approaches": 0.0007069187243653962, "that are updated": 0.0012272496185032344, "execution so": 0.0004856981143768762, "constraint to 0": 0.0007069187243653962, "may increase": 0.00034797867446933594, "1997b the vci": 0.0007069187243653962, "core architectures": 0.0006135727277027077, "method that": 0.0002525358389841988, "be at least": 0.0003166141491501051, "is updated when": 0.0007069187243653962, "note that although": 0.0003810063975666021, "as up to": 0.0018408744277548514, "internal and": 0.00043147123976246704, "take relative to": 0.0007069187243653962, "write cycle need": 0.0007069187243653962, "the prefetched data": 0.0016248659703224902, "prefetch register d0": 0.0007069187243653962, "c showing a": 0.0007069187243653962, "11 describes": 0.0006135727277027077, "some external event": 0.0007069187243653962, "rd": 0.001074303922220854, "re": 0.00011311767277153267, "rm": 0.0005677738637814904, "registers as up": 0.0007069187243653962, "time scheduling a": 0.0007069187243653962, "ri": 0.0008940538331912979, "indicates that": 0.0005048866312664986, "prefetching problem we": 0.0007069187243653962, "another method for": 0.0005547272108491349, "three possible bus": 0.0007069187243653962, "the integrated version": 0.0014138374487307924, "transparent to": 0.00037211255199798987, "over head we": 0.0007069187243653962, "bus version ex": 0.0007069187243653962, "does not change": 0.00027617272713344464, "table v prefetch": 0.0007069187243653962, "silicon": 0.00027498817036874753, "is needed instead": 0.0007069187243653962, "8 lysecky and": 0.0007069187243653962, "different resulted": 0.000672434525056636, "can be applied": 0.0002090544742711841, "purpose": 2.1016258280786346e-05, "executive may": 0.000672434525056636, "clock cycles": 0.0003800461140912572, "exist we": 0.00041341247084872307, "prefetching approaches 12": 0.0007069187243653962, "register s contents": 0.0007069187243653962, "exception to the": 0.0005702236393365326, "ifthe status": 0.000672434525056636, "prefetched and no": 0.0007069187243653962, "cycles respectively": 0.0004856981143768762, "above namely": 0.0005202045671414484, "recognized the": 0.0004219690304817812, "another place": 0.000579128002236945, "service": 0.00013747850397194226, "we modeled the": 0.0005891851332712312, "integration vlsi systems": 0.0004176199750299741, "single register": 0.0004611884233198302, "needed": -0.0005630703550874551, "master": 0.0010208621487621924, "which will": 0.00018996323353066396, "and performance": 0.00044798121365052763, "translation involves": 0.000672434525056636, "controller the controller": 0.0006136248092516172, "yield": 7.367297208319421e-05, "an average": 0.00045812464099766995, "b core2 and": 0.0007069187243653962, "register and singly": 0.0007069187243653962, "investigate an": 0.000672434525056636, "data puts": 0.000672434525056636, "will trigger": 0.0005546801282476369, "core3 there": 0.001344869050113272, "key to": 0.00025872727242175875, "templates between": 0.000672434525056636, "idle": 0.000777088642429764, "bus whose": 0.000672434525056636, "milliwatts": 0.0005546330536377543, "tion": 3.775575736772901e-05, "data multiplexing pipelining": 0.0007069187243653962, "will be sent": 0.0004712664564041312, "determine which process": 0.0007069187243653962, "conclusions while": 0.000579128002236945, "architecture a quantitative": 0.00044031795313137723, "caused by the": 0.0003025490330027367, "prefetching method": 0.000672434525056636, "to the computation": 0.00038289275159297597, "peripheral bus these": 0.0007069187243653962, "analysis response": 0.000672434525056636, "the ocb and": 0.0014138374487307924, "and the total": 0.00031842457668211963, "register s content": 0.0007069187243653962, "apply if": 0.000579128002236945, "until a write": 0.0007069187243653962, "prefetching we notice": 0.0007069187243653962, "write access": 0.00224021526765942, "and however many": 0.0007069187243653962, "it did": 0.00038286025348131466, "systems this reusability": 0.0007069187243653962, "measured using": 0.0004019859487688419, "implementing a": 0.00031350521757092455, "in addition the": 0.00024695699514596, "will further": 0.0004421563531523868, "metrics": 0.00036359034314546436, "register using": 0.0005546801282476369, "dependencies event occurs": 0.0007069187243653962, "have one": 0.0003072387186069415, "one image": 0.00040562922195820145, "dummy": 0.00028770466613460327, "to registers with": 0.0006480621914731808, "that does": 0.00019282686352955686, "vci will involve": 0.0007069187243653962, "types including a": 0.002120756173096188, "latency of": 0.0003048500495568675, "two unidirectional": 0.0005202045671414484, "real time environment": 0.0004441117421466276, "testing the": 0.0002991425297715955, "for caches": 0.0004957258239155829, "order to demonstrate": 0.0004660999056659608, "the controller may": 0.0006480621914731808, "caused by": 0.000755636780057831, "incorporate": 0.0001410971516377874, "result of": 0.00019885304439445898, "one register d": 0.0007069187243653962, "we are considering": 0.0003867931552375273, "to d such": 0.0006480621914731808, "interfacing to the": 0.0017106709180095979, "within the": 0.000217800841689261, "a uart": 0.001344869050113272, "pvci using": 0.000672434525056636, "a pvci implementation": 0.0007069187243653962, "that need to": 0.0003412445008707948, "construct a schedule": 0.0005702236393365326, "would be used": 0.0004612275701174977, "point to point": 0.0003436442297733957, "rich": 0.00018311124010290933, "complex include": 0.000672434525056636, "updated in particular": 0.0007069187243653962, "fetching the": 0.000448043053531884, "being output": 0.000579128002236945, "when processing": 0.00043147123976246704, "for this register": 0.0007069187243653962, "based design": 0.00039513023928555534, "a minor": 0.0003406257470198641, "however dependent": 0.0006135727277027077, "onto the bus": 0.0007069187243653962, "rst be fetched": 0.0007069187243653962, "rst by deadline": 0.0007069187243653962, "internal bus can": 0.0007069187243653962, "8 is": 0.000249909945609102, "at least": 0.0001527708210819735, "model of a": 0.0013602749854797122, "10k to": 0.000672434525056636, "of a data": 0.00034994702103050045, "environment at either": 0.0007069187243653962, "time prefetching resulted": 0.0007069187243653962, "peripheral": 0.007069538459235002, "increase on the": 0.0006480621914731808, "the amount of": 0.0007821571538291745, "penalty note": 0.000672434525056636, "model in": 0.0001795453453843013, "monitor the": 0.0003460819422768392, "prefetching and": 0.0008268249416974461, "schedulability test though": 0.0007069187243653962, "fig 3": 0.00019689731802033738, "fig 7": 0.00023949777943203365, "fig 6": 0.00022751290617229768, "fig 5": 0.00021457128005883625, "fig 4": 0.00020392528916914654, "that communicate": 0.00039849014513562047, "fig 9": 0.0002750115100538917, "fig 8": 0.0002573155723169002, "extend": 6.116809060851371e-05, "the general structure": 0.0005547272108491349, "continue to relax": 0.0007069187243653962, "over the acm": 0.0007069187243653962, "some cases": 0.00020974774239152606, "place will generate": 0.0007069187243653962, "behavior are combined": 0.0007069187243653962, "5 real time": 0.0005891851332712312, "ccd and codec": 0.0035345936218269805, "memory prefetching for": 0.0007069187243653962, "design compiler performance": 0.0007069187243653962, "accompany this change": 0.0007069187243653962, "logic": 0.00018844781917393345, "overhead the": 0.0006812514940397282, "ensure that the": 0.0005151424812383806, "dependency between": 0.0003773203289902925, "prefetching will prefetch": 0.0007069187243653962, "proceeds with other": 0.0007069187243653962, "implements the prefetch": 0.0007069187243653962, "has fewer signals": 0.0007069187243653962, "schedulability of": 0.0004767247579075345, "the period of": 0.0004020200703161443, "on a processor": 0.0004205182715313984, "dependencies are": 0.00039849014513562047, "for synthesis as": 0.0007069187243653962, "for these": 0.00012991430631347148, "accessed through some": 0.0014138374487307924, "with the initial": 0.0003929940411322013, "data must be": 0.0004366847692560899, "much": -0.00019646147648154851, "only needed": 0.00045436388801848047, "struc tures": 0.0004219690304817812, "on thus standardizing": 0.0007069187243653962, "process for": 0.0002573155723169002, "two clock": 0.0004856981143768762, "computation and": 0.00022649349803750287, "the process with": 0.00044808108451851775, "manner identical for": 0.0007069187243653962, "improve ments in": 0.0007069187243653962, "see a signi": 0.0007069187243653962, "clock edge a": 0.0007069187243653962, "schedule that performs": 0.0006480621914731808, "d into": 0.0008268249416974461, "the amount": 0.0006035916211833812, "givargis": 0.0004956837526413815, "of hard ware": 0.0007069187243653962, "no bus": 0.0015606137014243454, "time constraint de": 0.0007069187243653962, "about 100": 0.000448043053531884, "architecture in": 0.0003354881951664181, "is dependent on": 0.00033890848896066554, "specified register": 0.0006135727277027077, "we calculate": 0.00033063350925548386, "072": 0.0004019518330131966, "penalty was effectively": 0.0007069187243653962, "six cycles for": 0.0007069187243653962, "o access digital": 0.0007069187243653962, "change until": 0.000672434525056636, "that all": 0.0002627939508628469, "we refer": 0.0006333544862628709, "constraints are two": 0.0007069187243653962, "and is internally": 0.0007069187243653962, "fully supporting": 0.000672434525056636, "registers that need": 0.0007069187243653962, "additional overhead": 0.00039513023928555534, "time in all": 0.0005891851332712312, "2 classi": 0.000672434525056636, "then register": 0.000579128002236945, "s any": 0.0004686044148164043, "to keep them": 0.0011094544216982698, "design on average": 0.0007069187243653962, "execution after": 0.0004767247579075345, "part of another": 0.0005547272108491349, "responsible for reading": 0.0006136248092516172, "the peripherals on": 0.0007069187243653962, "and constructing": 0.0004611884233198302, "this peripheral": 0.000672434525056636, "pvci is": 0.001344869050113272, "to schedule the": 0.0004441117421466276, "not be": 0.00020183587911398195, "updated one": 0.000672434525056636, "quantitative": 0.00016886091685164222, "unit the pfu": 0.0007069187243653962, "were unusually small": 0.0007069187243653962, "to varying": 0.0004265889579210741, "performance 11 one": 0.0007069187243653962, "tackling the memory": 0.0007069187243653962, "14th acm": 0.0004219690304817812, "proposed by the": 0.0005416219901074968, "a core by": 0.0007069187243653962, "n 3": 9.489308899382202e-05, "system although": 0.0004686044148164043, "register each register": 0.0007069187243653962, "time to integrate": 0.0006480621914731808, "previous": -0.00021311383741261635, "handshake": 0.0003671677610806495, "that satis": 0.0005357099651292578, "scheduling algorithms for": 0.0004331990737834623, "to ease however": 0.0007069187243653962, "had": 8.173792734453312e-05, "is completed on": 0.0007069187243653962, "the bw interfaces": 0.0007069187243653962, "this indicates": 0.000323091367320516, "has": 0, "wellings 1997": 0.0033621726252831803, "has been updated": 0.0011094544216982698, "above listed combinations": 0.0007069187243653962, "determine whether": 0.00022349762247661785, "from its internals": 0.0007069187243653962, "percentage of": 0.00021147498479884982, "n d": 0.0005754581702705874, "be part of": 0.00038289275159297597, "that a": 0.0002988511324475207, "further reductions the": 0.0007069187243653962, "core sets a": 0.0007069187243653962, "four 4": 0.0005202045671414484, "eliminated the performance": 0.0007069187243653962, "will still": 0.00031481307205431027, "register writes": 0.000672434525056636, "have fewer internal": 0.0007069187243653962, "on registers a": 0.0007069187243653962, "effectively eliminates the": 0.0006480621914731808, "0 also": 0.0004219690304817812, "activity of": 0.0007837919402348903, "represent the peripherals": 0.0007069187243653962, "wrapper after": 0.0006135727277027077, "each process": 0.0012645616070098321, "input buffer registers": 0.0007069187243653962, "bus and thus": 0.0014138374487307924, "on peripheral": 0.000672434525056636, "although the utilization": 0.0007069187243653962, "c an output": 0.0006480621914731808, "guration registers a": 0.0007069187243653962, "required until a": 0.0007069187243653962, "and thus corresponds": 0.0006136248092516172, "xed rate an": 0.0007069187243653962, "meet the constraints": 0.0006480621914731808, "bottom": 0.00019985926565058634, "having a ccd": 0.0007069187243653962, "consists of": 0.00021442723257094238, "3 prefetch unit": 0.0007069187243653962, "o with": 0.0004611884233198302, "to 1 then": 0.0004767652234671566, "and application": 0.00027333085391105803, "random transition given": 0.0007069187243653962, "one difference": 0.0004686044148164043, "w pf microwatts": 0.0007069187243653962, "writes which": 0.000579128002236945, "to add": 0.00021869921906646775, "consisted of": 0.0003202454296148879, "o bw": 0.002689738100226544, "after examining": 0.0004767247579075345, "this process we": 0.0005031742002451167, "a maximum rate": 0.0007069187243653962, "age constraint of": 0.002120756173096188, "the increased power": 0.0007069187243653962, "involve more": 0.0004611884233198302, "include optimizing": 0.000672434525056636, "registers into the": 0.0014138374487307924, "complexity was": 0.0004767247579075345, "extra power": 0.0011093602564952738, "was as fast": 0.0007069187243653962, "is the device": 0.0006136248092516172, "systems with": 0.00021147498479884982, "other registers e": 0.0007069187243653962, "ma usa": 0.0004421563531523868, "i o intensive": 0.0005702236393365326, "a core while": 0.0007069187243653962, "wrap": 0.0003002299276204729, "status register and": 0.0014138374487307924, "propose is": 0.00041758452943711804, "bias is a": 0.0006136248092516172, "of processes": 0.0005834295470053269, "times we": 0.00031748781095506073, "the three": 0.0008182673682019656, "codec core will": 0.0007069187243653962, "resulted": 0.0005895117834396437, "more importantly if": 0.0007069187243653962, "small improvement is": 0.0007069187243653962, "experiments with bus": 0.0007069187243653962, "and we do": 0.00039738933697529413, "utilizations of 66": 0.0007069187243653962, "bus and has": 0.0007069187243653962, "single channel dac": 0.0007069187243653962, "may become easier": 0.0007069187243653962, "introduce prefetching which": 0.0007069187243653962, "scheduled register access": 0.0007069187243653962, "di does not": 0.0007069187243653962, "each such": 0.0002400797110228451, "a particular": 0.00011145578817610999, "was pvci": 0.000672434525056636, "mance size and": 0.0007069187243653962, "describe such updates": 0.0007069187243653962, "to the wrap": 0.0006480621914731808, "cycles that a": 0.0006480621914731808, "a core designer": 0.0007069187243653962, "devices": 0.000387077533351511, "1000 or 2000": 0.0007069187243653962, "heterogeneous embedded architectures": 0.0012961243829463615, "a chip": 0.0012797668737632225, "unlikely the": 0.0005202045671414484, "used heavily": 0.0006135727277027077, "whenever a write": 0.0014138374487307924, "that additional": 0.000448043053531884, "be acceptable": 0.0004219690304817812, "both internal": 0.0005070901677208704, "model to": 0.0006464216477858386, "minas": 0.0005546330536377543, "exist between": 0.0003746774589525639, "contents are": 0.0008843127063047736, "c heterogeneous": 0.000672434525056636, "transitions although": 0.000672434525056636, "two cores": 0.001344869050113272, "pvci s": 0.001344869050113272, "though a": 0.00038576873972901294, "more power": 0.0004686044148164043, "rapid silicon prototyping": 0.0007069187243653962, "models": -5.2253717778357214e-05, "a memory prefetching": 0.0007069187243653962, "time analysis burns": 0.0007069187243653962, "occurring on a": 0.0006480621914731808, "scale": 4.6649024618709544e-05, "which must be": 0.0003270615423782733, "as mapping replacement": 0.0007069187243653962, "priority assignment is": 0.0011783702665424623, "only simple": 0.00043147123976246704, "use prefetching and": 0.0007069187243653962, "this approach is": 0.0004841321023145295, "all constraints": 0.00039849014513562047, "the expense": 0.0005132352789892362, "can therefore": 0.0002969571986820718, "of real time": 0.00034243618013346874, "time analysis indicates": 0.0007069187243653962, "fact we": 0.0002594412094735496, "s every six": 0.0007069187243653962, "scheme deadline": 0.000672434525056636, "status register thereby": 0.0007069187243653962, "the most recent": 0.0006801374927398561, "this approach if": 0.0006136248092516172, "be maintained": 0.0002991425297715955, "not grow": 0.0004421563531523868, "a manner": 0.0005774184083140079, "following three commonly": 0.0007069187243653962, "data to digital": 0.0007069187243653962, "in size": 0.0013502947518196622, "wrapper sets the": 0.0007069187243653962, "monitor in this": 0.0007069187243653962, "copy must be": 0.0006480621914731808, "camera power energy": 0.0007069187243653962, "b 40 of": 0.0007069187243653962, "processing of one": 0.0006480621914731808, "in cores": 0.001344869050113272, "are small because": 0.0006136248092516172, "a write it": 0.0007069187243653962, "to the go": 0.0007069187243653962, "as possible for": 0.00044808108451851775, "compared to a": 0.0011320570705789727, "was over": 0.0005070901677208704, "able to eliminate": 0.0005202487233732743, "require extra": 0.0004611884233198302, "a re": 0.00034991731919541044, "described above there": 0.0005702236393365326, "stays": 0.0002424229997641079, "register after": 0.001344869050113272, "process requests execution": 0.0007069187243653962, "occurring combinations": 0.000672434525056636, "and prefetching was": 0.0007069187243653962, "core2 and": 0.001344869050113272, "the widely studied": 0.0007069187243653962, "being used": 0.00026088569755084053, "dependecies update": 0.000672434525056636, "in core3": 0.000672434525056636, "some dynamic": 0.0005070901677208704, "and to the": 0.000300280896116801, "res the": 0.0005202045671414484, "this information is": 0.00032311879210341395, "rst chart": 0.001344869050113272, "with the same": 0.00019187987919111674, "can now analyze": 0.0006480621914731808, "is prefetched or": 0.0007069187243653962, "standard seem to": 0.0007069187243653962, "eliminating the need": 0.00048264208165825804, "a bus protocol": 0.0012961243829463615, "to the wrapper": 0.0019441865744195422, "to six cycles": 0.0007069187243653962, "penalty involving": 0.000672434525056636, "automation of electronic": 0.0064709114138319195, "a illustrates the": 0.0005891851332712312, "digital camera performance": 0.0007069187243653962, "although there is": 0.00041210047264652596, "kinds of": 0.00019174380610356977, "access related": 0.0006135727277027077, "of size and": 0.0005202487233732743, "for transfers": 0.000672434525056636, "wrapper performance 29": 0.0007069187243653962, "classes of registers": 0.0006480621914731808, "total of 128": 0.0006480621914731808, "wrapper performance 25": 0.0007069187243653962, "lines were": 0.0004957258239155829, "wrapper performance 21": 0.0007069187243653962, "wrapper performance 23": 0.0007069187243653962, "no knowledge that": 0.0007069187243653962, "address": 0.0002297535106730683, "another purpose well": 0.0007069187243653962, "of vhdl respectively": 0.0007069187243653962, "data struc": 0.00043664770553437406, "checksum": 0.00044800502900048015, "extremely simple": 0.0004686044148164043, "queue": 0.0005927228880386493, "a viable": 0.00038576873972901294, "for the two": 0.0002679632048389931, "schedule for": 0.0016774409758320906, "we further know": 0.0006480621914731808, "that address": 0.0004019859487688419, "bart durinck francky": 0.0007069187243653962, "frame in": 0.00038576873972901294, "seek to do": 0.0007069187243653962, "i can experience": 0.0007069187243653962, "wrapper to the": 0.002120756173096188, "consumption for our": 0.0014138374487307924, "read write control": 0.0006480621914731808, "evaluate the increased": 0.0007069187243653962, "over the internal": 0.0018408744277548514, "all registers that": 0.0006136248092516172, "the internal bus": 0.0045364353403122655, "guration register has": 0.0007069187243653962, "three for core2": 0.0007069187243653962, "order for": 0.00023116743487042283, "be analyzed as": 0.0006136248092516172, "and then strobes": 0.0007069187243653962, "di we": 0.0006135727277027077, "but in core2": 0.0007069187243653962, "experiences with": 0.0003800461140912572, "ci c ii": 0.0007069187243653962, "process with": 0.0002811490075802537, "petri net for": 0.0006136248092516172, "performance improvement when": 0.0014138374487307924, "since prefetched": 0.0006135727277027077, "of hard": 0.0003746774589525639, "following": -0.0014194346594537258, "wrapper results in": 0.0007069187243653962, "is the amount": 0.0004069131714593598, "computation therefore real": 0.0007069187243653962, "scheduled however in": 0.0007069187243653962, "be prefetched which": 0.0007069187243653962, "socket interface": 0.0026010228357072423, "need to": 0.0007272354019797704, "and execute": 0.000369621086878962, "in the integrated": 0.0005891851332712312, "allowed": 4.374658434375736e-05, "data acm transactions": 0.0005547272108491349, "period pi and": 0.0007069187243653962, "s0": 0.0009691918415777782, "prefetching to other": 0.0007069187243653962, "to construct": 0.00029493220215413184, "the terms": 0.00022958433098695043, "signi cantly": 0.0004856981143768762, "optimal": -1.7727686220418805e-05, "read in other": 0.0007069187243653962, "developer builds the": 0.0007069187243653962, "analysis tools": 0.0011163376559939697, "this constraint represents": 0.0014138374487307924, "initially had implemented": 0.0007069187243653962, "using less power": 0.0007069187243653962, "model prefetching heuristic": 0.0014138374487307924, "internals have captured": 0.0007069187243653962, "ultra sparc ii": 0.0006480621914731808, "create a more": 0.0006136248092516172, "several prefetching heuristics": 0.0007069187243653962, "that the": 6.150383538472368e-06, "the priority assigned": 0.0007069187243653962, "to digital": 0.0008531779158421482, "on the same": 0.0002362854134192295, "sw": 0.0006404365020321836, "transfers to": 0.0004611884233198302, "so": -0.0025060002496892883, "access time constraints": 0.0019441865744195422, "15 3 prefetch": 0.0007069187243653962, "ics constructing application": 0.0007069187243653962, "experiments": 6.696468026249846e-05, "analysis was an": 0.0007069187243653962, "then from the": 0.0008596985879282609, "registers note": 0.000672434525056636, "still take": 0.0005070901677208704, "thousand extra": 0.000672434525056636, "a valid": 0.0002436478710433039, "camera processor execution": 0.0007069187243653962, "register update": 0.002678549825646289, "normal situation figure": 0.0007069187243653962, "throughout the paper": 0.00030971914358259283, "and s0": 0.000579128002236945, "with power and": 0.0007069187243653962, "bus bridge": 0.000672434525056636, "our model": 0.0013838211287975953, "example in order": 0.0004767652234671566, "an associated": 0.0002767235126454693, "the prefetch registers": 0.0028276748974615847, "chaining": 0.00032904487366780153, "thereby": 0.00011423410523482566, "with prefetching was": 0.0007069187243653962, "previously demonstrated using": 0.0007069187243653962, "we were": 0.00045812464099766995, "sorted": 0.00018994711172522132, "and prefetching for": 0.0006136248092516172, "handled by": 0.0002653588533241565, "this is easily": 0.00041210047264652596, "registers with an": 0.0007069187243653962, "size tradeoffs": 0.0006135727277027077, "per frame": 0.0008268249416974461, "set with": 0.0002802466067123141, "by placing": 0.0006812514940397282, "interfaces with the": 0.0010404974467465486, "examples as": 0.0004094330803335663, "to 10": 0.00025523719866883617, "thus the total": 0.000367230093269951, "core s data": 0.0007069187243653962, "to analyze our": 0.0005702236393365326, "data on data": 0.0007069187243653962, "was implemented the": 0.0007069187243653962, "many propose": 0.000672434525056636, "completed within the": 0.0006480621914731808, "with conditions": 0.0004686044148164043, "investigation": 0.0001506367097438406, "the core and": 0.0022808945573461305, "be executed finally": 0.0007069187243653962, "prefetches to": 0.0005546801282476369, "12 lysecky": 0.000672434525056636, "direct result of": 0.0005031742002451167, "of cycles old": 0.0007069187243653962, "is red": 0.0004856981143768762, "speci ed": 0.000953449515815069, "of the adjust": 0.0007069187243653962, "initiate": 0.0002424229997641079, "analyze how a": 0.0006480621914731808, "increase furthermore if": 0.0007069187243653962, "are many": 0.00020074213270293041, "been updated with": 0.0006480621914731808, "speci es": 0.0005357099651292578, "of prefetching we": 0.0006480621914731808, "experiments the ccd": 0.0007069187243653962, "providing the most": 0.0007069187243653962, "to our previous": 0.0005416219901074968, "are mod": 0.000672434525056636, "on the": 6.642420034787099e-06, "one": -0.01595153702984179, "on those registers": 0.0007069187243653962, "prefetches registers when": 0.0007069187243653962, "its internal": 0.0004094330803335663, "early as once": 0.0007069187243653962, "trigger updates": 0.0006135727277027077, "cs are": 0.0005202045671414484, "are two kinds": 0.0005202487233732743, "by control": 0.0004686044148164043, "the computation time": 0.0015471726209501091, "some programmable adjustment": 0.0007069187243653962, "we will look": 0.0005112849157933141, "be used for": 0.0004181089485423682, "frame we made": 0.0007069187243653962, "complexity increases due": 0.0007069187243653962, "a is": 0.00010620998090676468, "requirements table vi": 0.0007069187243653962, "possible models to": 0.0006480621914731808, "that a register": 0.002120756173096188, "performance in cores": 0.0007069187243653962, "core with no": 0.0007069187243653962, "slightly over 10": 0.0007069187243653962, "used because we": 0.0006480621914731808, "the rather": 0.00043147123976246704, "and decreased energy": 0.0007069187243653962, "a pvci": 0.000672434525056636, "since it": 0.0002560706151492344, "processor was pipelined": 0.0007069187243653962, "builds the": 0.00039849014513562047, "three cores compared": 0.0007069187243653962, "because we cannot": 0.0005547272108491349, "1 go": 0.0005357099651292578, "prefetching ccd": 0.000672434525056636, "transfer items twice": 0.0007069187243653962, "1 overview our": 0.0006480621914731808, "assignment when two": 0.0007069187243653962, "d the system": 0.0006480621914731808, "compressor decompressor the": 0.0007069187243653962, "are both updated": 0.0007069187243653962, "6 5": 0.00023949777943203365, "6 4": 0.00021730406142948092, "it took us": 0.0006480621914731808, "6 6": 0.0002741673386113152, "6 1": 0.00015064949506973975, "6 3": 0.0002011346476519686, "6 2": 0.00015649892120613913, "techniques for cores": 0.0007069187243653962, "util bound a": 0.0007069187243653962, "date as": 0.001521270503162611, "some relationships": 0.0004957258239155829, "buffer": 0.0010649440674431628, "can immediately output": 0.0007069187243653962, "in fact": 0.0001651736686858546, "compress": 0.0002638213409672075, "will describe one": 0.0007069187243653962, "previous bus wrapper": 0.0007069187243653962, "greatest common": 0.0004219690304817812, "scheduling domain and": 0.0007069187243653962, "inputs while": 0.0005202045671414484, "transition the goal": 0.0007069187243653962, "made over": 0.0005070901677208704, "that the register": 0.0005702236393365326, "6 a": 0.00019502731405885145, "6 c": 0.000323091367320516, "6 b": 0.0002877290851352937, "average": 8.878217116767093e-05, "1 the": 5.005462300391565e-05, "exponential growth": 0.0008629424795249341, "we now describe": 0.0003122427625488933, "many possible models": 0.0007069187243653962, "writes we": 0.000579128002236945, "time prefetching heuristic": 0.0014138374487307924, "compiler performance average": 0.0007069187243653962, "volatile update at": 0.002120756173096188, "important read access": 0.0007069187243653962, "time to retarget": 0.0007069187243653962, "is updated the": 0.0005302669797606055, "ample in": 0.0005202045671414484, "cantly less": 0.000672434525056636, "possible bus wrapper": 0.0014138374487307924, "interface with the": 0.0005031742002451167, "register after the": 0.0014138374487307924, "over a core": 0.0007069187243653962, "prefetching process for": 0.0007069187243653962, "one cycle": 0.0006921638845536784, "com pression decompression": 0.0006480621914731808, "nets 6 1": 0.0007069187243653962, "6 deadline": 0.000672434525056636, "need to perform": 0.00042351755343008213, "decompress core typically": 0.0007069187243653962, "and s we": 0.0005416219901074968, "deadline of": 0.00043664770553437406, "virtual socket interface": 0.0035345936218269805, "ii all three": 0.0007069187243653962, "both the minor": 0.0007069187243653962, "653 116 55prefetching": 0.0007069187243653962, "power consumed by": 0.0011094544216982698, "e the": 0.000170463860838064, "cycle could": 0.0006135727277027077, "indicates the": 0.0006370496858369548, "in figure": 0.0008411137903395291, "by making it": 0.0005702236393365326, "version is because": 0.0007069187243653962, "those registers": 0.0005546801282476369, "di and": 0.0006135727277027077, "prefetched if equation": 0.0007069187243653962, "designer provides regarding": 0.0007069187243653962, "same changes to": 0.0007069187243653962, "3 3 experiments": 0.0007069187243653962, "res are": 0.0005357099651292578, "47 000": 0.000672434525056636, "informed of updates": 0.0007069187243653962, "was accessed": 0.0010141803354417407, "core being": 0.000672434525056636, "that the priorities": 0.0007069187243653962, "timing diagrams for": 0.0014138374487307924, "cores there was": 0.0007069187243653962, "follows given a": 0.00041210047264652596, "three registers a": 0.0007069187243653962, "addition we can": 0.0005547272108491349, "as many": 0.00020271994428793397, "a prefetch corresponds": 0.0014138374487307924, "wrapper a core": 0.0007069187243653962, "that a bw": 0.0007069187243653962, "will meet their": 0.0006480621914731808, "seems quite reasonable": 0.0006480621914731808, "version ex": 0.000672434525056636, "to a core": 0.0006480621914731808, "tools figure": 0.0006135727277027077, "the core in": 0.0006136248092516172, "4 basic": 0.0004957258239155829, "when compared to": 0.0018128919546239817, "status indicates completion": 0.0007069187243653962, "respectively each bw": 0.0007069187243653962, "internal module to": 0.0007069187243653962, "storage places": 0.000672434525056636, "will be handled": 0.0005547272108491349, "re ned": 0.001664040384742911, "6 designer hours": 0.0007069187243653962, "constraint process deadline": 0.0007069187243653962, "updated b a": 0.0007069187243653962, "incorporate rate": 0.000672434525056636, "many": -0.0018784964674217711, "input was implemented": 0.0007069187243653962, "11 79055 15520": 0.0007069187243653962, "s": -0.025792094950935665, "prefetching the improvement": 0.0007069187243653962, "simpli ed version": 0.0007069187243653962, "consumption 6 5": 0.0007069187243653962, "registers whose contents": 0.0006480621914731808, "will use a": 0.0008352399500599482, "is needed in": 0.00037384578928857496, "us 6": 0.000672434525056636, "write only": 0.0026010228357072423, "to represent this": 0.0005302669797606055, "prefetching schedule exists": 0.0007069187243653962, "separated in": 0.0004611884233198302, "system res is": 0.0007069187243653962, "be directly": 0.0005754581702705874, "however many": 0.00036031175459629944, "the wr": 0.000579128002236945, "separated is": 0.0006135727277027077, "situation is shown": 0.0006480621914731808, "silicon prototyping": 0.000672434525056636, "registers many": 0.0018407181831081232, "enable": 0.00012076113844518977, "the random transition": 0.0007069187243653962, "behavior 26 lysecky": 0.0007069187243653962, "fewer prefetches to": 0.0007069187243653962, "periods register age": 0.0007069187243653962, "register from the": 0.0006136248092516172, "second chart": 0.001344869050113272, "two cores out": 0.0007069187243653962, "n processes onto": 0.0006480621914731808, "can monitor": 0.0005202045671414484, "penalty when reading": 0.0007069187243653962, "rm pf": 0.000672434525056636, "be the": 0.0001140523138891213, "update dependency model": 0.007069187243653961, "above is": 0.00021823197749194054, "a read the": 0.0006136248092516172, "both updated by": 0.0007069187243653962, "situation": 0.00016660568338137998, "read or a": 0.0006480621914731808, "caches in": 0.00041341247084872307, "added to": 0.0009343156580945964, "gates more": 0.000672434525056636, "registers for example": 0.0005891851332712312, "seems quite": 0.0004856981143768762, "data is modi": 0.0007069187243653962, "registers according to": 0.0006480621914731808, "any bus to": 0.0007069187243653962, "technology": 7.074030536713488e-05, "test though": 0.000672434525056636, "only access b": 0.0007069187243653962, "rtpf": 0.0012270413099878302, "contains three registers": 0.002120756173096188, "is possible to": 0.00018582453544469194, "many cores have": 0.0014138374487307924, "appropriate for the": 0.00042351755343008213, "core2 3": 0.000672434525056636, "set to 0": 0.0003688374985155891, "repeating schedule": 0.000672434525056636, "that using": 0.0002467271492335969, "wrappers": 0.005225373829171555, "wires": 0.0009074930385653675, "s behavior 26": 0.0007069187243653962, "assigns": 0.00031877918233328567, "prefetching bw": 0.0020173035751699085, "methods 5": 0.00043147123976246704, "that the use": 0.0003721441378185483, "to ease": 0.00039513023928555534, "have places": 0.000672434525056636, "on the following": 0.00029953738611891457, "size is reported": 0.0006480621914731808, "system consists of": 0.00038482102816408476, "the right hand": 0.0002315424295831295, "bw decreased": 0.000672434525056636, "our prefetching": 0.003474768013421671, "outside the system": 0.0007069187243653962, "to lowest are": 0.0007069187243653962, "of this transition": 0.0005702236393365326, "possible that": 0.00023664003639244156, "has neither an": 0.0007069187243653962, "being": -0.0007912652362987432, "new direction for": 0.0012961243829463615, "energy using": 0.0006135727277027077, "ments in": 0.00045436388801848047, "to accompany": 0.0006135727277027077, "applied the following": 0.0006136248092516172, "spends 78 of": 0.0006480621914731808, "tradeoffs we further": 0.0007069187243653962, "interface behavior is": 0.0007069187243653962, "will reduce": 0.00035813170133900074, "thus improves": 0.000579128002236945, "were written": 0.0012059578463065258, "be taken into": 0.0003656517971362051, "those using a": 0.0006480621914731808, "decompressor whereby the": 0.0007069187243653962, "connected entities": 0.000672434525056636, "with prefetching however": 0.0007069187243653962, "i can": 0.00023116743487042283, "regis": 0.00038874520160531926, "mechanism for": 0.00022906232049883497, "outputting is": 0.000672434525056636, "overall performance": 0.00028391102686035056, "or more mentor": 0.0007069187243653962, "after each": 0.00026235294969939875, "prefetching adding prefetching": 0.0007069187243653962, "scheduling problem we": 0.0005547272108491349, "interrupt noti cation": 0.0007069187243653962, "cantly": 0.0004019518330131966, "priority possible rate": 0.0007069187243653962, "wrapper same": 0.000672434525056636, "g packet chaining": 0.0007069187243653962, "codec compress": 0.000672434525056636, "to convert the": 0.0004148160397587865, "fifo that": 0.0006135727277027077, "behavior having": 0.0006135727277027077, "the same however": 0.0005202487233732743, "separated in a": 0.0007069187243653962, "will look at": 0.0005112849157933141, "replacing acm transactions": 0.0007069187243653962, "10 therefore": 0.0004856981143768762, "a given peripheral": 0.0007069187243653962, "and restart the": 0.0006136248092516172, "cycle old": 0.000672434525056636, "issues such as": 0.00038881119688612825, "it on": 0.00031350521757092455, "of a register": 0.0023304995283298037, "performance over head": 0.0007069187243653962, "refer": 1.5498519272688203e-05, "experience in": 0.00039189597011744516, "register is updated": 0.004908998474012938, "set to": 0.0005681218382694848, "attributes we need": 0.0007069187243653962, "converter although the": 0.0007069187243653962, "is easily": 0.00019319039267836992, "the set have": 0.0005891851332712312, "heuristics we applied": 0.0007069187243653962, "any outgoing arcs": 0.0014138374487307924, "our model we": 0.00044031795313137723, "cycles old that": 0.0007069187243653962, "other higher priority": 0.0007069187243653962, "to integrate into": 0.0006480621914731808, "the reader to": 0.0003193437938594081, "we demonstrated": 0.0017258849590498682, "wrapper thus": 0.001344869050113272, "response time of": 0.0004266251678317711, "analysis is": 0.0002011346476519686, "core2 3 core3": 0.0007069187243653962, "an associated condition": 0.0007069187243653962, "the approach constructs": 0.0007069187243653962, "register may": 0.0010714199302585155, "register max": 0.000672434525056636, "priorities for": 0.0005070901677208704, "therefore we": 0.0009548164521407926, "pfu the": 0.0006135727277027077, "embedded systems fast": 0.0007069187243653962, "three registers din": 0.0007069187243653962, "with possible types": 0.002120756173096188, "go0 md0": 0.000672434525056636, "using petri nets": 0.0005416219901074968, "type access": 0.000672434525056636, "pseudo code": 0.00031481307205431027, "keeping a core": 0.0007069187243653962, "9 47 7": 0.0006480621914731808, "prefetching table v": 0.0007069187243653962, "synopsys with no": 0.0007069187243653962, "with": 0, "is a proposed": 0.0006480621914731808, "of the given": 0.0003436442297733957, "prefetching increased energy": 0.0007069187243653962, "models requiring": 0.000672434525056636, "a rich": 0.000323091367320516, "module to": 0.0004019859487688419, "structured finally the": 0.0007069187243653962, "for improve": 0.000672434525056636, "line in": 0.00026767903441815994, "address to one": 0.0007069187243653962, "figure 12": 0.0008288449771471485, "after receiving": 0.00036719892453007067, "of interface versions": 0.0007069187243653962, "describe internal": 0.000672434525056636, "i we": 0.00017033781801784664, "written in": 0.0001892593701745448, "approaches 12 lysecky": 0.0007069187243653962, "and internal behavior": 0.002120756173096188, "the processor was": 0.0007069187243653962, "ideally": 0.00036888737863888216, "2 prefetch": 0.000672434525056636, "non pvci version": 0.0014138374487307924, "may be tolerated": 0.0006136248092516172, "not indicate": 0.0004265889579210741, "2006": 2.5025187483329126e-05, "processor prefetch process": 0.0007069187243653962, "heuristic uses the": 0.0007069187243653962, "prefetching for improved": 0.009896862141115546, "function of performance": 0.0014138374487307924, "requiring only": 0.000448043053531884, "was equal to": 0.0011783702665424623, "s must": 0.00036031175459629944, "where ci": 0.000672434525056636, "prefetching process": 0.000672434525056636, "main goal": 0.0003388797240235614, "gates using": 0.000672434525056636, "behavioral": 0.00022201452283183916, "of pvci": 0.000672434525056636, "as core1 2": 0.0007069187243653962, "caused": 0.0004928454638511327, "time a": 0.0007473287526274513, "shown in figures": 0.000347371348192365, "the internals to": 0.0007069187243653962, "the latency of": 0.00037047512208658964, "to indicate the": 0.0007282031217298035, "tr": 0, "a 100 increase": 0.0007069187243653962, "bw interfaces with": 0.0007069187243653962, "to": 0, "pfu unit is": 0.0007069187243653962, "walker cluster miss": 0.0007069187243653962, "involves translating the": 0.0007069187243653962, "process executes once": 0.0007069187243653962, "is a straightforward": 0.0003908773664205101, "and for interfacing": 0.0007069187243653962, "vci is far": 0.0007069187243653962, "true where": 0.0005546801282476369, "random transitions to": 0.0007069187243653962, "are thus complementary": 0.0007069187243653962, "prefetch at": 0.0006135727277027077, "dependencies our": 0.000579128002236945, "md is initiated": 0.0007069187243653962, "slight overhead caused": 0.0007069187243653962, "in the event": 0.0003721441378185483, "prefetch registers to": 0.0007069187243653962, "core developer": 0.000672434525056636, "developing": 0.00022997327720139063, "tokens can": 0.000672434525056636, "status register into": 0.0007069187243653962, "large": -0.0006941166174791963, "works well": 0.0003109456498157907, "singly structured the": 0.0014138374487307924, "small": -0.0009259450293269121, "examples another": 0.000672434525056636, "decompress core": 0.000672434525056636, "will do the": 0.0005547272108491349, "prefetch we use": 0.0007069187243653962, "to serve": 0.0003260316167012158, "pass": 0.00021597822865044097, "satis es": 0.0004767247579075345, "that are": 0.00015880729481998926, "consumption when our": 0.0007069187243653962, "cycle is the": 0.0005547272108491349, "the period": 0.0015069111477558736, "calculator is": 0.000672434525056636, "clock": 0.00032309666744279535, "in signi": 0.000672434525056636, "made aware": 0.0004856981143768762, "set to determine": 0.0005891851332712312, "the bw s": 0.0007069187243653962, "extra cycles to": 0.0006480621914731808, "transitions although the": 0.0007069187243653962, "dependency model": 0.006724345250566361, "a model": 0.00016544108824319363, "converter could not": 0.0007069187243653962, "the large percentage": 0.0007069187243653962, "however we can": 0.0003461113185557864, "the paper adjust": 0.0007069187243653962, "that the problem": 0.00031055245584688283, "12 summarizes the": 0.0007069187243653962, "experience": 0.00010095765652837449, "affect both": 0.0005202045671414484, "a large impact": 0.0005302669797606055, "prior": 0.00025006148439152504, "overhead associated with": 0.000829632079517573, "periodic": 0.0003496602657765823, "most recent": 0.0005834295470053269, "noti cation type": 0.0014138374487307924, "the pvci wrapper": 0.0007069187243653962, "100 and 78": 0.0007069187243653962, "provide us more": 0.0006480621914731808, "singly structured finally": 0.0007069187243653962, "schedule for both": 0.0006480621914731808, "event of a": 0.0004266251678317711, "because the register": 0.0005891851332712312, "vlsi": 0.0003460105697853642, "that the communication": 0.0004441117421466276, "6": -0.006985770369659333, "by synthesizing the": 0.0006136248092516172, "more": -0.008960100580009603, "increase on": 0.0005357099651292578, "being able to": 0.00069474269638473, "initiated": 0.0007860157112528583, "increase of": 0.0009524634328651824, "set of con": 0.0006136248092516172, "at unknown intervals": 0.0007069187243653962, "can yield advantages": 0.0007069187243653962, "requires two cycles": 0.0006480621914731808, "will do": 0.0003388797240235614, "increase or": 0.0011756879103523355, "and power overhead": 0.0007069187243653962, "that registers": 0.0005070901677208704, "to be analyzed": 0.00042984929396413043, "n independent periodic": 0.0007069187243653962, "in which case": 0.0005170248868581291, "will add": 0.0004421563531523868, "equal to the": 0.00038763111049882406, "related register": 0.000672434525056636, "via reads and": 0.0007069187243653962, "5k gates": 0.000672434525056636, "age constraint this": 0.0007069187243653962, "program execution would": 0.0007069187243653962, "adjust core in": 0.0014138374487307924, "cycle need": 0.000672434525056636, "latency for each": 0.0006136248092516172, "we needed": 0.00039849014513562047, "respective": 0.0001383734573364813, "critical this overhead": 0.0007069187243653962, "and memory": 0.00024066520900874777, "of interface": 0.0004219690304817812, "in adjust as": 0.0007069187243653962, "can further": 0.00035189980425503185, "architecture and": 0.0004909668365436172, "test vectors in": 0.0006136248092516172, "intended": 0.00012234210640710687, "modeled the": 0.00039849014513562047, "event it": 0.00043147123976246704, "both two": 0.0005070901677208704, "and a simple": 0.00042984929396413043, "that is unknown": 0.0006136248092516172, "register": 0.035379085084986085, "describe how the": 0.0003908773664205101, "the two": 0.00018298965110576072, "it can also": 0.00033776331796723423, "done we": 0.000448043053531884, "system depending": 0.000672434525056636, "old a": 0.000672434525056636, "only two cycles": 0.0007069187243653962, "to from the": 0.0004889531170775863, "wrapper can": 0.00231651200894778, "access time corresponds": 0.0007069187243653962, "signi": 0.0007774904032106385, "internals on a": 0.0007069187243653962, "paper": -0.0011834358920434066, "simpli es our": 0.0007069187243653962, "translating this": 0.0005070901677208704, "the prefetch register": 0.002120756173096188, "communication library for": 0.0011783702665424623, "time to complete": 0.00048264208165825804, "1 architecture": 0.0004686044148164043, "are not present": 0.0005112849157933141, "update arc list": 0.0007069187243653962, "three prefetch registers": 0.0007069187243653962, "different design metrics": 0.0007069187243653962, "wrp": 0.002218532214551017, "interrupt noti": 0.000672434525056636, "status register": 0.009429562180209829, "this small improvement": 0.0007069187243653962, "bus structure": 0.0005546801282476369, "interface co synthesis": 0.0012961243829463615, "year 1999": 0.0006135727277027077, "e g": 0.0003010933281961784, "use of such": 0.000456617617534367, "increase was relatively": 0.0007069187243653962, "e a": 0.00015833862156571773, "heuristics the addition": 0.0007069187243653962, "are updated": 0.0011548368166280159, "the pvci": 0.002689738100226544, "work a write": 0.0007069187243653962, "prefetched rst note": 0.0007069187243653962, "that the write": 0.0005702236393365326, "found": -8.774938345792218e-05, "association virtual": 0.001344869050113272, "the data and": 0.0003301382272650751, "a core whose": 0.0014138374487307924, "provide several": 0.000448043053531884, "an access time": 0.0019441865744195422, "2002 28 lysecky": 0.0007069187243653962, "reduce": -9.385862751143547e-05, "cycles old": 0.000672434525056636, "added logic needed": 0.0007069187243653962, "operation": 1.575493636043606e-05, "case scenario in": 0.0005891851332712312, "1000 or": 0.000579128002236945, "register at a": 0.0006480621914731808, "used the synopsys": 0.0007069187243653962, "performing computation": 0.0006135727277027077, "denotes": 1.5540922275054982e-05, "and 50 0": 0.0007069187243653962, "we then read": 0.0006480621914731808, "automatic solution to": 0.0007069187243653962, "transfer protocol": 0.0004686044148164043, "according to this": 0.00036410156086490175, "occurs": 2.756649855256418e-05, "represents the utilization": 0.0007069187243653962, "mance": 0.0002980179443970993, "ample in core1": 0.0007069187243653962, "demonstrated the": 0.00034797867446933594, "see the": 0.0001767008592190185, "in an increase": 0.00048264208165825804, "behaves like": 0.00036031175459629944, "words it": 0.00034991731919541044, "val line": 0.000672434525056636, "3 and thus": 0.0004957679023320091, "real time process": 0.002454499237006469, "will prefetch registers": 0.0007069187243653962, "follows process": 0.0005357099651292578, "of ordering the": 0.0005547272108491349, "registers can be": 0.001560746170119823, "when prefetching": 0.0010141803354417407, "different amounts": 0.0004421563531523868, "next rising clock": 0.0007069187243653962, "other hand real": 0.0007069187243653962, "must be prefetched": 0.002454499237006469, "time i o": 0.0006136248092516172, "on very large": 0.0003355166722222849, "come with some": 0.0007069187243653962, "introduction": -0.0005546330536377543, "time prefetching in": 0.0007069187243653962, "to actually initiate": 0.0007069187243653962, "domain and": 0.0002829810257171451, "is initially": 0.00030845737389471645, "only after forcing": 0.0007069187243653962, "and we": 7.815824372468344e-05, "custom bus version": 0.0007069187243653962, "and writes from": 0.0006480621914731808, "0 and the": 0.00028582427892254257, "to the real": 0.0008189356680231013, "buffer is empty": 0.0005891851332712312, "to the read": 0.0005416219901074968, "wrapper architecture": 0.000672434525056636, "cores have con": 0.0007069187243653962, "fig 12 performance": 0.0006136248092516172, "size we describe": 0.0006480621914731808, "continued exponential": 0.000672434525056636, "four registers": 0.000672434525056636, "results in a": 0.0004652328995881442, "data is": 0.0011189396930926258, "is empty": 0.00022498408559008123, "activities the": 0.0004611884233198302, "the pfu": 0.00231651200894778, "to retarget a": 0.0007069187243653962, "three commonly occurring": 0.0007069187243653962, "a point to": 0.0004205182715313984, "the bus wrapper": 0.009896862141115546, "would reside": 0.000579128002236945, "also": -0.01164729412639284, "internal": 0.005009767650279487, "we desired to": 0.0007069187243653962, "some external source": 0.0007069187243653962, "tightly constrained": 0.0005202045671414484, "prefetched every": 0.000672434525056636, "bound a": 0.00041758452943711804, "we use the": 0.0002785968928575304, "constraints on those": 0.0006136248092516172, "and the vci": 0.0007069187243653962, "of the data": 0.00022302603466962657, "output signal that": 0.0007069187243653962, "ed number of": 0.0007069187243653962, "sought to evaluate": 0.0007069187243653962, "example of such": 0.00036410156086490175, "2004 boston": 0.0004611884233198302, "lines it asserts": 0.0007069187243653962, "of core registers": 0.0007069187243653962, "task is": 0.00023496537182617433, "necessarily at least": 0.0007069187243653962, "change we": 0.0004265889579210741, "therefore we still": 0.0006480621914731808, "we introduce": 0.00014087985586561582, "such as mapping": 0.0006480621914731808, "controller s": 0.00115825600447389, "write to d0": 0.0007069187243653962, "minimum is": 0.00036719892453007067, "b will": 0.0003442253192114134, "described above": 0.0004929576671378209, "when a write": 0.0006136248092516172, "bus based": 0.00041758452943711804, "controller i": 0.0006135727277027077, "a quantitative approach": 0.00044031795313137723, "pfu that": 0.0006135727277027077, "chart in": 0.0032142597907755467, "writes": 0.003144062845011433, "analysis indicates": 0.0005202045671414484, "a bw s": 0.0007069187243653962, "of bytes": 0.00034797867446933594, "this priority": 0.0004856981143768762, "that all write": 0.0007069187243653962, "cs are independent": 0.0007069187243653962, "9835551555454305power": 0.0006135206549939151, "well as synopsys": 0.0007069187243653962, "integrated version the": 0.0007069187243653962, "mapping effort": 0.000672434525056636, "delay constraints": 0.0005070901677208704, "two cores to": 0.0007069187243653962, "rate at": 0.0012754237300112705, "prefetching heuristics based": 0.0007069187243653962, "system table iii": 0.0007069187243653962, "bytes": 0.0001700293333363247, "register into": 0.0005546801282476369, "to internal core": 0.0007069187243653962, "rate an": 0.0005202045671414484, "register when": 0.0005546801282476369, "likewise updates from": 0.0007069187243653962, "279 291": 0.0006135727277027077, "wrapper to": 0.0030678636385135386, "is done": 0.00027677040363194007, "heuristic and particular": 0.0007069187243653962, "propose separating": 0.000672434525056636, "a simpli ed": 0.0014138374487307924, "analog": 0.000716697274737908, "go md": 0.000672434525056636, "25 and": 0.00027935303181489553, "1 4k": 0.0011093602564952738, "externally by": 0.000672434525056636, "as mapping": 0.000579128002236945, "the synopsys design": 0.0007069187243653962, "energy in nj": 0.0014138374487307924, "as possible we": 0.00041210047264652596, "queue used to": 0.0007069187243653962, "of three inputs": 0.0007069187243653962, "a higher": 0.00018890919501445775, "bw decreased energy": 0.0007069187243653962, "point transfer protocol": 0.0007069187243653962, "designed and created": 0.0007069187243653962, "9 47": 0.0005202045671414484, "penalties are shown": 0.0007069187243653962, "only register containing": 0.0007069187243653962, "the largest": 0.0001481932988830293, "internals our": 0.000672434525056636, "frame the": 0.0011240323768576918, "task from": 0.0004856981143768762, "of ordering": 0.00039513023928555534, "if equation 1": 0.0007069187243653962, "bus protocol the": 0.0007069187243653962, "core s bw": 0.0007069187243653962, "for gcd1": 0.000672434525056636, "performance in the": 0.0003656517971362051, "on average we": 0.0005702236393365326, "maximum register age": 0.0007069187243653962, "internal bus to": 0.0007069187243653962, "bus wrapper and": 0.0007069187243653962, "using the": 4.253578717508126e-05, "provided 8": 0.000672434525056636, "structure type 1": 0.0007069187243653962, "in accord with": 0.0005202487233732743, "the actual storage": 0.0007069187243653962, "thus corresponds": 0.000579128002236945, "changes to": 0.0004959748691443801, "feasible thus": 0.0006135727277027077, "items in the": 0.00045224311762919795, "will involve": 0.0004265889579210741, "cores would of": 0.0007069187243653962, "association 1997a the": 0.0007069187243653962, "prefetch registers using": 0.0007069187243653962, "microwatts power": 0.001344869050113272, "forcing the prefetch": 0.0007069187243653962, "access would increase": 0.0007069187243653962, "cannot be": 0.00032541962162533624, "tr computer architecture": 0.0006136248092516172, "but more wires": 0.0007069187243653962, "register d0 while": 0.0007069187243653962, "great lakes": 0.0004094330803335663, "benefits from": 0.0003746774589525639, "fifo stored": 0.000672434525056636, "exponential": 0.00021311383741261635, "of the digital": 0.0010225698315866282, "regions 1 controller": 0.0007069187243653962, "also include registers": 0.0007069187243653962, "wires fifteen": 0.000672434525056636, "1 is true": 0.0004957679023320091, "pass the utilization": 0.0007069187243653962, "provided a": 0.0009290785682939721, "still exist 5": 0.0007069187243653962, "all arcs in": 0.0006136248092516172, "vol": 0.003859741528914901, "78 0 this": 0.0007069187243653962, "the bias register": 0.002120756173096188, "that each": 0.00010853891495328466, "increase thus one": 0.0006480621914731808, "transition is red": 0.0007069187243653962, "priority to": 0.0007775563928900825, "fetching": 0.0002838869318907452, "hw sw applications": 0.0012961243829463615, "a manner transparent": 0.0006480621914731808, "read": 0.005065674414949453, "ocb s is": 0.0007069187243653962, "each core s": 0.0007069187243653962, "processing of": 0.00026767903441815994, "overall energy": 0.0005202045671414484, "with a xed": 0.0005202487233732743, "capacities continue": 0.000672434525056636, "age constraints must": 0.0007069187243653962, "time for register": 0.0014138374487307924, "cycle is 20": 0.0007069187243653962, "minimum is two": 0.0007069187243653962, "prefetching architectures and": 0.0014138374487307924, "the addition of": 0.0008217327353188629, "thus its structure": 0.0007069187243653962, "well as our": 0.0005112849157933141, "other registers": 0.0006135727277027077, "camera spends 78": 0.0007069187243653962, "prefetching eliminates the": 0.0007069187243653962, "refer to": 0.0006436825866485358, "of a bw": 0.0006480621914731808, "connected entities for": 0.0007069187243653962, "data and": 0.0010255696078018772, "write an item": 0.0007069187243653962, "sets a": 0.0002802466067123141, "sw applications interface": 0.0007069187243653962, "buses than a": 0.0007069187243653962, "core or repeat": 0.0007069187243653962, "internal behavior are": 0.0007069187243653962, "these solutions through": 0.0007069187243653962, "19 fig 7": 0.0007069187243653962, "15520 codec 1674": 0.0007069187243653962, "the core internal": 0.004948431070557773, "continue their": 0.0005357099651292578, "to caching": 0.000579128002236945, "that corresponds": 0.00029588408411024145, "conclusions": 5.167475997200407e-06, "in a two": 0.0003929940411322013, "read the": 0.0032201313385874803, "therefore these": 0.000448043053531884, "it can": 0.0001282924127926357, "after deciding that": 0.0007069187243653962, "a singly structured": 0.0007069187243653962, "three cores": 0.011431386925962813, "analysis writes": 0.000672434525056636, "cycles required without": 0.0007069187243653962, "if all": 0.0001665741980597967, "that the access": 0.0004957679023320091, "than a core": 0.0007069187243653962, "a register being": 0.0007069187243653962, "to testing the": 0.0005702236393365326, "are therefore": 0.0002897000271752105, "java interface design": 0.0007069187243653962, "d": -0.001919105923719188, "through one": 0.0004094330803335663, "the wrapper sets": 0.0007069187243653962, "was implemented": 0.0003354881951664181, "standard for": 0.000369621086878962, "continue": 0.00030910170321174854, "which we": 0.00010010900790563832, "to bws without": 0.0007069187243653962, "be scheduled for": 0.0012272496185032344, "of about 47": 0.0007069187243653962, "puts it": 0.0005546801282476369, "registers din dout": 0.0007069187243653962, "methods": -6.160884353585133e-05, "level ctr ken": 0.0007069187243653962, "combinations prefetching eliminates": 0.0007069187243653962, "time integrated wrapper": 0.0007069187243653962, "their exponential growth": 0.0007069187243653962, "known real": 0.0012271454554054154, "decompression we de": 0.0007069187243653962, "percentage performance increase": 0.0014138374487307924, "register attributes described": 0.0007069187243653962, "to 1 a": 0.0005416219901074968, "for automatically": 0.0003773203289902925, "comparison real time": 0.0007069187243653962, "and its": 6.049711734890778e-05, "table iv impact": 0.0007069187243653962, "constraints for": 0.0002741673386113152, "wires noting": 0.000672434525056636, "overhead thus the": 0.0007069187243653962, "prefetches on": 0.0006135727277027077, "to evaluate the": 0.00046595425154914624, "when they": 0.000219640382954189, "to this": 0.000549223052597338, "providing an accurate": 0.0006480621914731808, "rd the": 0.001344869050113272, "di and a": 0.0007069187243653962, "and strobing rdy": 0.0007069187243653962, "wrapper templates": 0.000672434525056636, "design for core": 0.0014138374487307924, "1 go is": 0.0007069187243653962, "as two clock": 0.0007069187243653962, "example consider the": 0.00028393512592043545, "the bw controller": 0.0007069187243653962, "camera example": 0.000672434525056636, "impacts of": 0.0004767247579075345, "ed via": 0.000672434525056636, "ns top": 0.001344869050113272, "where peripheral": 0.000672434525056636, "algorithm using the": 0.0004366847692560899, "into": -0.005640729593808781, "of the bus": 0.0009652841633165161, "prefetching we can": 0.0006480621914731808, "the technique": 0.0008424305921813042, "prefetching heuristic using": 0.0007069187243653962, "reading data from": 0.0007069187243653962, "highest priority": 0.0019438909822252065, "overview separating": 0.000672434525056636, "bios": 0.0005546330536377543, "update dependency between": 0.0007069187243653962, "with conditions that": 0.0007069187243653962, "g a write": 0.0007069187243653962, "custom hw sw": 0.0012961243829463615, "further reductions": 0.0004957258239155829, "s access time": 0.0014138374487307924, "external event": 0.000953449515815069, "needed to": 0.0006381066987853837, "thus would not": 0.0006480621914731808, "impact on overall": 0.0006136248092516172, "up": -0.0005787156433293201, "us": -0.00026707556251284465, "by some external": 0.0006136248092516172, "will need": 0.0005433607408218525, "only although these": 0.0007069187243653962, "updated by the": 0.0013836827103524928, "compressor decompressor whereby": 0.0007069187243653962, "a reuse": 0.0004686044148164043, "pf microwatts 13994805601521energy": 0.0007069187243653962, "image frame": 0.0010141803354417407, "the given": 0.00015886964665605088, "hence we": 0.00019174380610356977, "we desired": 0.0005546801282476369, "by synthesizing": 0.0004957258239155829, "also introduce": 0.0003773203289902925, "relationships between the": 0.0003996736932177202, "is therefore": 0.00019282686352955686, "n d focusing": 0.0007069187243653962, "e busy": 0.000672434525056636, "1 energy j": 0.0007069187243653962, "prototyping of": 0.0008351690588742361, "by prefetching": 0.0005070901677208704, "architectures are": 0.00039513023928555534, "register access": 0.004285679721034062, "algorithm": -0.0006298373799032905, "eliminated in": 0.0003773203289902925, "ister read": 0.000672434525056636, "on perfor": 0.0005546801282476369, "exist we now": 0.0006136248092516172, "thus complementary the": 0.0007069187243653962, "the mips processor": 0.0007069187243653962, "prefetching bw and": 0.0007069187243653962, "registers may be": 0.0005547272108491349, "we propose is": 0.0004660999056659608, "having": -9.507849378479558e-05, "time for each": 0.0003656517971362051, "cycle of": 0.0012338294955788658, "different amounts of": 0.0004767652234671566, "the system bus": 0.001060533959521211, "behavior so we": 0.0006480621914731808, "performance were": 0.000579128002236945, "easier 3": 0.000672434525056636, "register i ai": 0.0007069187243653962, "one register b": 0.0007069187243653962, "delay constraints speci": 0.0007069187243653962, "registers to serve": 0.0007069187243653962, "the age constraints": 0.0007069187243653962, "arcs and transitions": 0.0007069187243653962, "wrp read the": 0.0007069187243653962, "the fact that": 0.00023869566927240334, "via some": 0.0005070901677208704, "access to": 0.00018614880999158275, "reduce energy consumption": 0.0005891851332712312, "then the": 7.345353090401288e-05, "wrapper performance 9": 0.0007069187243653962, "wrapper performance 7": 0.0007069187243653962, "the heap because": 0.0007069187243653962, "is attractive due": 0.0007069187243653962, "sorted rst": 0.000672434525056636, "indicating": 0.00012678647418418537, "of prefetching in": 0.0006480621914731808, "situation where": 0.00028485062222277695, "to gates": 0.000672434525056636, "bias stat res": 0.0007069187243653962, "bus that": 0.0012271454554054154, "starting the prefetch": 0.0007069187243653962, "process a": 0.0002877290851352937, "are similar": 0.00020762958866578005, "all these": 0.00019067184063342404, "access no": 0.004295009093918953, "thus one would": 0.0006480621914731808, "now have": 0.0006270104351418491, "also include": 0.00034240711578275294, "vci speci": 0.000672434525056636, "prefetch process": 0.000672434525056636, "is not allowed": 0.0003908773664205101, "not busy": 0.0005202045671414484, "a particular core": 0.0007069187243653962, "the result": 0.0002299624774410189, "to demonstrate": 0.00022155009270126013, "such a transition": 0.0005302669797606055, "a design": 0.000598285059543191, "c read": 0.000579128002236945, "gates 26692638617211506performance w": 0.0007069187243653962, "which samples": 0.0005202045671414484, "util util": 0.000672434525056636, "2002 table": 0.0012271454554054154, "about 100 000": 0.0006480621914731808, "techniques already": 0.000579128002236945, "be arbitrarily": 0.00033063350925548386, "write is similar": 0.0007069187243653962, "prototyping hardware": 0.000672434525056636, "comple tion then": 0.0007069187243653962, "prefetch all registers": 0.0007069187243653962, "is required": 0.00014460006800021905, "gcd1 and": 0.001344869050113272, "assigned the": 0.0003025233540829436, "our initial prefetching": 0.0007069187243653962, "asserting wrp rdy": 0.0007069187243653962, "fifteen": 0.00033219407300063306, "it is done": 0.00044031795313137723, "prefetch registers these": 0.0007069187243653962, "resulting": -0.00010724003398072184, "ocb s": 0.000672434525056636, "size caused by": 0.0012961243829463615, "will ensure": 0.00039189597011744516, "where a": 0.00012235249022194366, "register features include": 0.0007069187243653962, "the total execution": 0.000367230093269951, "that performs fewer": 0.0007069187243653962, "currently in": 0.00033063350925548386, "to use": 7.030983333061879e-05, "of the time": 0.00024993115857452173, "wrapper then from": 0.0007069187243653962, "nement for dependencies": 0.0007069187243653962, "registers get": 0.000672434525056636, "only and indicates": 0.0007069187243653962, "the register": 0.009405156527127737, "user specified register": 0.0007069187243653962, "did not": 0.000636544301427195, "6 4 model": 0.0007069187243653962, "next": -0.001521348667775947, "need a list": 0.0006480621914731808, "wrappers does": 0.000672434525056636, "writes to the": 0.0009915358046640181, "cores are relatively": 0.0007069187243653962, "in nj bottom": 0.0014138374487307924, "and not": 0.00016265693289771257, "c core3": 0.000672434525056636, "strobe thus": 0.000672434525056636, "the list": 0.0008305183546631202, "providing all": 0.000579128002236945, "repeatedly prefetched in": 0.0007069187243653962, "to prefetch register": 0.0007069187243653962, "pfu": 0.004161283347236219, "prefetch md": 0.000672434525056636, "that being proposed": 0.0007069187243653962, "w bw w": 0.0056553497949231694, "added logic": 0.000672434525056636, "equation 1 is": 0.00044808108451851775, "cores we focused": 0.0007069187243653962, "appropriate for": 0.0002566176394946181, "most current": 0.00039513023928555534, "5 real": 0.0005202045671414484, "process": -0.003332964169585, "md register the": 0.0007069187243653962, "read of a": 0.0012961243829463615, "register heap in": 0.0007069187243653962, "current approach": 0.0004856981143768762, "executed finally": 0.0006135727277027077, "size for core1": 0.0007069187243653962, "prefetching respectively": 0.000672434525056636, "prefetched but does": 0.0007069187243653962, "cores we have": 0.0006480621914731808, "access would": 0.000579128002236945, "delay": 0.00010338262236424446, "whose interface behavior": 0.0007069187243653962, "5 prefetch scheduling": 0.0007069187243653962, "algorithm and": 0.00015494478680865286, "than four 4": 0.0007069187243653962, "or decrease energy": 0.0014138374487307924, "because they": 0.00017453869231900512, "reduce the power": 0.0005891851332712312, "wrapper which would": 0.0007069187243653962, "application speci": 0.000672434525056636, "so that": 0.00010508219460299159, "address on addr": 0.0007069187243653962, "to the use": 0.00035260065452703024, "modify our": 0.000448043053531884, "classi": 0.0006997752448035859, "already exist": 0.00043664770553437406, "such that": 4.838070042743438e-05, "its internals by": 0.0007069187243653962, "considering restricting": 0.000672434525056636, "request which": 0.0005070901677208704, "prefetching the core": 0.0014138374487307924, "adjust figure 9": 0.0007069187243653962, "asserts": 0.0005640729593808782, "to gates using": 0.0007069187243653962, "without prefetching and": 0.0006480621914731808, "deadline is the": 0.0006480621914731808, "cores a reuse": 0.0007069187243653962, "will involve roughly": 0.0007069187243653962, "however a": 0.00021869921906646775, "a system write": 0.0007069187243653962, "transfers both": 0.000672434525056636, "b a queue": 0.0007069187243653962, "peripheral cores whose": 0.0007069187243653962, "data puts it": 0.0007069187243653962, "o pf": 0.002689738100226544, "modeled in vhdl": 0.0007069187243653962, "the prefetching performance": 0.0007069187243653962, "features such as": 0.0003867931552375273, "1 a write": 0.0006480621914731808, "age d priority": 0.0007069187243653962, "both an increase": 0.0006480621914731808, "5 we": 0.00012496128836467652, "head we": 0.0005357099651292578, "registers is 75": 0.0007069187243653962, "strated": 0.0005546330536377543, "of other updates": 0.0007069187243653962, "this core represents": 0.0007069187243653962, "samples external data": 0.0007069187243653962, "both have": 0.0003539281935518351, "core in figure": 0.0006480621914731808, "on being": 0.0004957258239155829, "know that prefetching": 0.0007069187243653962, "bw controller s": 0.0007069187243653962, "the interface behavior": 0.0012961243829463615, "the same changes": 0.0006136248092516172, "labeled with conditions": 0.0007069187243653962, "that bit may": 0.0007069187243653962, "for go": 0.0004957258239155829, "age register": 0.000672434525056636, "in adjust": 0.002689738100226544, "responds by translating": 0.0007069187243653962, "e g internally": 0.0007069187243653962, "the maximum number": 0.00025434966515063565, "from the related": 0.0007069187243653962, "read request from": 0.0006136248092516172, "rede ne the": 0.0007069187243653962, "size overhead to": 0.0007069187243653962, "be prefetched second": 0.0007069187243653962, "transi tions tokens": 0.0007069187243653962, "maintained in the": 0.00048264208165825804, "is never read": 0.0007069187243653962, "are given a": 0.00034006874636992806, "overview one": 0.000672434525056636, "note that certain": 0.0006480621914731808, "three cycles given": 0.0007069187243653962, "were used for": 0.0003773523568596576, "a typical codec": 0.0007069187243653962, "gates the large": 0.0007069187243653962, "soudris antonios thanailakis": 0.0007069187243653962, "rtpf the rst": 0.0007069187243653962, "by adding the": 0.00035260065452703024, "bw nj energy": 0.0007069187243653962, "bit may": 0.000672434525056636, "randomly by the": 0.0007069187243653962, "order to": 0.0005757736978951559, "has completed": 0.00040562922195820145, "could": -0.0005188957909274865, "in codec there": 0.0007069187243653962, "to approximately": 0.0003746774589525639, "length": -5.206318720571595e-05, "256 times per": 0.0007069187243653962, "a bw to": 0.0007069187243653962, "since the vci": 0.0007069187243653962, "the address lines": 0.0007069187243653962, "b have register": 0.0007069187243653962, "1 core1": 0.000672434525056636, "that represents some": 0.0007069187243653962, "goal is to": 0.0002207686137131363, "go md and": 0.0007069187243653962, "registers and the": 0.0005202487233732743, "priority likewise the": 0.0007069187243653962, "demonstrated that using": 0.0006136248092516172, "ordering": 7.905950980267703e-05, "thereby providing the": 0.0007069187243653962, "system": -0.004374011700771409, "to processor": 0.00031748781095506073, "we concluded that": 0.0005416219901074968, "per then": 0.000672434525056636, "from one wrapper": 0.0007069187243653962, "systems on": 0.0005697012444455539, "within the core": 0.0007069187243653962, "the m processors": 0.0014138374487307924, "execute paradigm": 0.0006135727277027077, "to ensure that": 0.0004285808195897391, "constraints speci": 0.000672434525056636, "time scheduling techniques": 0.0007069187243653962, "once an": 0.0003560047002145784, "type and": 0.00028485062222277695, "the access type": 0.0006480621914731808, "mw 95 4": 0.0007069187243653962, "vahid bus": 0.000672434525056636, "handled by rst": 0.0006480621914731808, "thus the internal": 0.0007069187243653962, "issues such": 0.0003539281935518351, "a priority of": 0.0006136248092516172, "being to": 0.0005070901677208704, "lines": 0.00018960848683033824, "on when": 0.00043664770553437406, "are directly connected": 0.0005112849157933141, "have eliminated one": 0.0007069187243653962, "may take": 0.0009444392161629309, "performance with": 0.0002829810257171451, "furthermore if the": 0.00048264208165825804, "internals it can": 0.0007069187243653962, "strobes rdy": 0.000672434525056636, "core being updated": 0.0007069187243653962, "data storage i": 0.0007069187243653962, "a mechanism": 0.00025523719866883617, "bus wrappers we": 0.0007069187243653962, "per frame because": 0.0007069187243653962, "nj bottom the": 0.0007069187243653962, "based systems": 0.0006550783022308432, "improvements with acceptable": 0.0007069187243653962, "the core being": 0.0007069187243653962, "analysis burns": 0.000672434525056636, "bw with prefetching": 0.0007069187243653962, "then provide": 0.0005357099651292578, "will occur once": 0.0007069187243653962, "not consider": 0.000249909945609102, "illustrated in": 0.000364276271919229, "register and assigning": 0.0007069187243653962, "assume we are": 0.0005031742002451167, "system reads": 0.000579128002236945, "result from the": 0.0003688374985155891, "the cores but": 0.0007069187243653962, "are heavily": 0.0004767247579075345, "ex ample": 0.0002991425297715955, "to digital and": 0.0007069187243653962, "a core we": 0.0014138374487307924, "through acm": 0.000672434525056636, "fact": -0.0005825181850552976, "register access time": 0.0035345936218269805, "time process": 0.0018174555520739219, "without prefetching however": 0.0007069187243653962, "the inventra library": 0.0007069187243653962, "library supplied": 0.000672434525056636, "energy increases": 0.0006135727277027077, "registers a": 0.0020879226471855906, "indicate a read": 0.0007069187243653962, "registers e": 0.0012271454554054154, "respectively we might": 0.0007069187243653962, "update arcs that": 0.0007069187243653962, "should": -0.00025938639537559783, "the process figure": 0.0006136248092516172, "entities": 0.0006304768133995163, "software codesign": 0.00040562922195820145, "examples in": 0.0005160375106691137, "handle": 0.00011709888472528873, "be scheduled or": 0.0006480621914731808, "means": -0.0006107857371979968, "the continued": 0.0009914516478311658, "to longer": 0.0004856981143768762, "needed to be": 0.00044808108451851775, "consumption in codec": 0.0014138374487307924, "0 will be": 0.0004205182715313984, "external update": 0.000672434525056636, "general structure of": 0.0005202487233732743, "device or devices": 0.0007069187243653962, "for systems on": 0.0006136248092516172, "two acm": 0.000672434525056636, "pvci is a": 0.0007069187243653962, "5 experiments we": 0.0006480621914731808, "ns and": 0.0004767247579075345, "registers 3": 0.0005202045671414484, "fig 9 adjust": 0.0007069187243653962, "a combination": 0.00045298699607500574, "frame": 0.0012253302304967037, "address on wrp": 0.0007069187243653962, "packet": 0.00018444368931944108, "possible to": 0.00019011758595059215, "increased energy": 0.0006135727277027077, "minor cycle of": 0.0007069187243653962, "is to add": 0.00044031795313137723, "updated will be": 0.0007069187243653962, "time leading to": 0.0006136248092516172, "system read": 0.000579128002236945, "95 4 98": 0.0007069187243653962, "and queue structured": 0.0007069187243653962, "were measured": 0.0008188661606671326, "13994805601521energy w": 0.000672434525056636, "the buffer is": 0.0008806359062627545, "effectively eliminated in": 0.0007069187243653962, "one appropriate": 0.000579128002236945, "s general structure": 0.0007069187243653962, "prefetching rtpf": 0.001344869050113272, "experiments the": 0.0002518724661846286, "cores carry": 0.000672434525056636, "prefetching bw w": 0.0007069187243653962, "may increase or": 0.0006136248092516172, "this small": 0.00041341247084872307, "process takes ci": 0.0007069187243653962, "schedulability test 8": 0.0007069187243653962, "will update the": 0.0006136248092516172, "well before": 0.0004767247579075345, "data buffer include": 0.0007069187243653962, "direction for computer": 0.0014138374487307924, "the bus thus": 0.0007069187243653962, "our case the": 0.00040946783401155063, "set the register": 0.0007069187243653962, "gates of size": 0.0007069187243653962, "one prefetch": 0.000672434525056636, "step in": 0.00019355519332375036, "the data coming": 0.0006136248092516172, "being proposed by": 0.0007069187243653962, "md if it": 0.0007069187243653962, "status register is": 0.0007069187243653962, "the utilization": 0.002537833318994668, "either read the": 0.0007069187243653962, "system writes to": 0.0007069187243653962, "features include induced": 0.0007069187243653962, "attributes update type": 0.0007069187243653962, "transactions on very": 0.0004176199750299741, "register will not": 0.0007069187243653962, "register s0 until": 0.0007069187243653962, "the heap": 0.0007493549179051278, "deadline access": 0.000672434525056636, "a write this": 0.0006480621914731808, "or devices": 0.000672434525056636, "boston ma": 0.00041341247084872307, "address but is": 0.0007069187243653962, "in tightly": 0.000579128002236945, "gurations no bus": 0.0007069187243653962, "55prefetching results": 0.000672434525056636, "prototyping a system": 0.0007069187243653962, "heap will": 0.000579128002236945, "a an": 0.0002784681052272665, "condition to this": 0.0007069187243653962, "coherency": 0.0003720809715386843, "a ag": 0.0004686044148164043, "takes ci time": 0.0007069187243653962, "we looked": 0.00040562922195820145, "be prefetched and": 0.0006480621914731808, "items twice": 0.000672434525056636, "update type is": 0.0007069187243653962, "heuristic in order": 0.0007069187243653962, "focusing on": 0.00030969285609799065, "ultra": 0.0002784444721876987, "transition without": 0.0006135727277027077, "codesign": 0.001006379168832404, "ve": 0.0004921647140797911, "vi": 0.001292733574507808, "restart the prefetching": 0.0007069187243653962, "digital camera processor": 0.0007069187243653962, "hardware": 0.00026899967955887875, "assignment up": 0.000672434525056636, "prefetching eliminates": 0.000672434525056636, "registers we": 0.0013441291605956521, "solve the": 0.00032752484671553914, "refreshing the contents": 0.0007069187243653962, "be required": 0.00026925880902730736, "eliminated the": 0.00036719892453007067, "adding prefetching to": 0.0014138374487307924, "in figure 5": 0.00039107857691458723, "cycles go however": 0.0007069187243653962, "be included": 0.0002775916545918995, "fetched into a": 0.0007069187243653962, "prefetch register pf": 0.0007069187243653962, "the controller writes": 0.0007069187243653962, "architectures": 0.0006572602331702547, "from its": 0.0001885601791258172, "0 but": 0.00031614040175245803, "event it is": 0.0005891851332712312, "strictly increase or": 0.0012961243829463615, "waiting for the": 0.0003867931552375273, "are relatively": 0.00027168037041092627, "bus wrapper retargeting": 0.0007069187243653962, "transactions on": 0.0016188192446941793, "with an analysis": 0.0005547272108491349, "april 26": 0.00045436388801848047, "greatest common divisor": 0.0004712664564041312, "put the": 0.0003442253192114134, "checksum information": 0.000672434525056636, "approximately the same": 0.000367230093269951, "implemented two additional": 0.0007069187243653962, "a ag bit": 0.0007069187243653962, "register the": 0.0007250952339984766, "is written": 0.00024066520900874777, "read cycle could": 0.0007069187243653962, "is the": 1.3776967641297611e-05, "to from": 0.00038576873972901294, "a single on": 0.0007069187243653962, "internals representing additional": 0.0007069187243653962, "will always have": 0.00048264208165825804, "assignment is known": 0.0014138374487307924, "would empty": 0.000672434525056636, "been interested": 0.0005546801282476369, "bus wrappers did": 0.0007069187243653962, "bus for example": 0.0007069187243653962, "several experiments": 0.00040562922195820145, "each process has": 0.0005202487233732743, "to the peripheral": 0.0012961243829463615, "well as": 0.00029235746453881343, "md both the": 0.0007069187243653962, "behavior are": 0.0004421563531523868, "computer architecture introduction": 0.0007069187243653962, "average we only": 0.0007069187243653962, "updates inducements there": 0.0007069187243653962, "the design but": 0.0006480621914731808, "in figures 1": 0.0004266251678317711, "priority processes": 0.000579128002236945, "forcing": 0.00023889909157930264, "constraints might": 0.0005202045671414484, "register will occur": 0.0007069187243653962, "penalty note that": 0.0007069187243653962, "in the fifo": 0.0005302669797606055, "for each figure": 0.0006136248092516172, "operation of the": 0.0003567382459166664, "for 2 cores": 0.0007069187243653962, "become": 0.0, "for another purpose": 0.0006136248092516172, "use our real": 0.0007069187243653962, "transition res": 0.0006135727277027077, "bus protocol": 0.0015606137014243454, "fur thermore": 0.0003648422661712388, "for certain": 0.0002492647487856658, "developed the": 0.00033384012697862663, "differing register": 0.000672434525056636, "data item from": 0.0006136248092516172, "vsi": 0.0012270413099878302, "the controller and": 0.0005302669797606055, "vectors in all": 0.0007069187243653962, "core internal registers": 0.0007069187243653962, "architectures for": 0.00034240711578275294, "core s internal": 0.010603780865480942, "acceptable amount future": 0.0007069187243653962, "write will occur": 0.0014138374487307924, "performance penalty associated": 0.0007069187243653962, "improvement using real": 0.0007069187243653962, "internals 2": 0.000672434525056636, "example prefetching": 0.000672434525056636, "prefetching techniques": 0.0005202045671414484, "if we": 0.0002153046496248225, "there was a": 0.0007859880822644026, "the registers from": 0.0014138374487307924, "de nition of": 0.0005112849157933141, "advantages of such": 0.0005547272108491349, "to handle": 0.00016600622085487463, "each core": 0.004295009093918953, "read line to": 0.0007069187243653962, "vci e": 0.000672434525056636, "shows timing diagrams": 0.0007069187243653962, "software": 8.406503312314538e-05, "describe our initial": 0.0007069187243653962, "petri nets": 0.00037211255199798987, "strobe control line": 0.0007069187243653962, "the latter two": 0.00039516377890352374, "is connected": 0.0002518724661846286, "through consecutive": 0.0006135727277027077, "supporting the idea": 0.0007069187243653962, "and perform write": 0.0007069187243653962, "i comparison of": 0.0006136248092516172, "be present in": 0.0004331990737834623, "be analyzed after": 0.0006480621914731808, "adjust codec and": 0.0007069187243653962, "con guration": 0.002142839860517031, "places arcs": 0.000672434525056636, "guration register after": 0.0007069187243653962, "and codec cores": 0.0035345936218269805, "the communication was": 0.0006480621914731808, "schedule 1 in": 0.0007069187243653962, "register note that": 0.0005702236393365326, "more i": 0.0005070901677208704, "concept described in": 0.0007069187243653962, "wrappers 4 basic": 0.0007069187243653962, "manually designed and": 0.0006480621914731808, "places": 0.0006249008077045431, "and 10": 0.0004710407166861587, "fast prototyping": 0.00115825600447389, "external ports to": 0.0007069187243653962, "program execution": 0.00031350521757092455, "problem": -0.0026074274311419614, "behavior separated": 0.0020173035751699085, "bus place": 0.000672434525056636, "random transition with": 0.0007069187243653962, "2002 8 lysecky": 0.0007069187243653962, "again expect": 0.0006135727277027077, "incur any performance": 0.0007069187243653962, "of prefetching most": 0.0007069187243653962, "converting the": 0.00038286025348131466, "three cores for": 0.0014138374487307924, "handling them thus": 0.0007069187243653962, "ing": 0.00023377083527492535, "entities consisted of": 0.0007069187243653962, "compared": -0.0001281600270072058, "randomly from": 0.0004219690304817812, "wrapper which": 0.0006135727277027077, "3088 1544 digital": 0.0007069187243653962, "to burns": 0.000672434525056636, "e during internal": 0.0007069187243653962, "random acm transactions": 0.0006480621914731808, "retarget a": 0.000672434525056636, "performing a prefetch": 0.0006480621914731808, "heuristics and": 0.0021098451524089058, "details": -3.399763879093337e-05, "is analogous": 0.0002750115100538917, "serve as examples": 0.0007069187243653962, "quantitative approach": 0.00039513023928555534, "using our": 0.001266019632262683, "repeat": 0.0002679206258022801, "5 experiments": 0.0004265889579210741, "internals by": 0.000672434525056636, "respective utilizations": 0.000672434525056636, "times were relatively": 0.0007069187243653962, "rising clock edge": 0.0007069187243653962, "are employed this": 0.0007069187243653962, "prefetching on digital": 0.0014138374487307924, "the rate": 0.000687186961496505, "output prefetched": 0.000672434525056636, "goal of this": 0.00032506824979970867, "over head": 0.0004611884233198302, "the particular": 0.00020596649666457955, "large impact": 0.0004856981143768762, "prefetched and": 0.0005202045671414484, "is made or": 0.0006480621914731808, "update type": 0.0020173035751699085, "prefetch heuristics and": 0.0007069187243653962, "believed to": 0.00038286025348131466, "writes therefore we": 0.0007069187243653962, "output ag": 0.000672434525056636, "the go register": 0.002120756173096188, "from table vi": 0.0014138374487307924, "a data register": 0.0007069187243653962, "response time utilization": 0.0007069187243653962, "processes onto the": 0.0006480621914731808, "maximize the": 0.00026088569755084053, "the prefetch unit": 0.007128684106204989, "this register with": 0.0007069187243653962, "pvci the non": 0.0007069187243653962, "take the minimum": 0.0005416219901074968, "using vci": 0.000672434525056636, "whether a process": 0.0007069187243653962, "containing the results": 0.0006480621914731808, "summarizes": 0.0012781656514983372, "which a write": 0.0012961243829463615, "reduce power consumption": 0.0005202487233732743, "summarized": 0.00013396031290114005, "easier 3 2": 0.0007069187243653962, "analysis was": 0.0003773203289902925, "constraint is 0": 0.0014138374487307924, "0 on a": 0.0005547272108491349, "must complete": 0.0009713962287537524, "after each register": 0.0007069187243653962, "by control for": 0.0007069187243653962, "time prefetch": 0.000579128002236945, "given constraints and": 0.0007069187243653962, "max age": 0.001344869050113272, "results using our": 0.0007069187243653962, "speci": 0.0020562531916178935, "scheduled by": 0.0007969802902712409, "wrapper after the": 0.0006480621914731808, "its goal is": 0.0005702236393365326, "10 re": 0.000672434525056636, "2 classi cation": 0.0007069187243653962, "paper can": 0.0003245493048622387, "petri": 0.0017751538380651097, "occurs therefore": 0.0005546801282476369, "providing checksum": 0.000672434525056636, "assignment up to": 0.0007069187243653962, "three cycles": 0.0005070901677208704, "1997 is a": 0.0007069187243653962, "interrupts will": 0.000672434525056636, "updated d no": 0.0007069187243653962, "obtained": -9.521657992315358e-05, "of the registers": 0.0019830716093280363, "000 or": 0.0005202045671414484, "with its interface": 0.0007069187243653962, "memory a": 0.0003560047002145784, "time will": 0.0007343978490601413, "constraint of 0": 0.0019441865744195422, "use prefetching": 0.0006135727277027077, "system updates the": 0.0007069187243653962, "rich set": 0.0005070901677208704, "a dynamic": 0.0002254846354282396, "s0 until the": 0.0007069187243653962, "30 ns": 0.000672434525056636, "prefetching heuristics that": 0.0007069187243653962, "compare the results": 0.0004331990737834623, "c ri": 0.000579128002236945, "with system": 0.000448043053531884, "total": -0.0003629518984663489, "to a higher": 0.0004069131714593598, "distinguish among internal": 0.0007069187243653962, "of a write": 0.0005202487233732743, "performance size": 0.000672434525056636, "however core3 has": 0.0007069187243653962, "register a is": 0.0007069187243653962, "bus version": 0.0006135727277027077, "could allow for": 0.0006480621914731808, "not present": 0.0002877290851352937, "performance 7 fig": 0.0007069187243653962, "separated": 0.000534108978243123, "corresponds to": 0.0008377293910881734, "cation in": 0.00231651200894778, "more efficient": 0.0002003511155027491, "with an": 0.000241766950315093, "aware": 0.00014818072200966232, "register is one": 0.0007069187243653962, "will prefetch": 0.000579128002236945, "access related behavior": 0.0007069187243653962, "the rst schedule": 0.0007069187243653962, "peripheral access time": 0.0007069187243653962, "1997": 0.0005618484478667019, "1999": 0.00018256072517494422, "prefetching schedule": 0.0020173035751699085, "since different types": 0.0007069187243653962, "read by the": 0.0009779062341551726, "regarding register updates": 0.0007069187243653962, "a digital": 0.000739242173757924, "the interference of": 0.0005547272108491349, "does not indicate": 0.0005031742002451167, "be prefetched this": 0.0006480621914731808, "order to accommodate": 0.0005202487233732743, "a multiple": 0.0002545545324672152, "static register is": 0.0007069187243653962, "increases the": 0.00017576897866494374, "power overhead was": 0.0007069187243653962, "to respond to": 0.0004712664564041312, "performance 29": 0.0006135727277027077, "calculate the": 0.00022155009270126013, "performance 27": 0.000672434525056636, "performance 25": 0.000672434525056636, "performance 23": 0.0006135727277027077, "performance 21": 0.0006135727277027077, "indicates": 0.00023201842018425763, "among registers e": 0.0007069187243653962, "further know": 0.0006135727277027077, "register data is": 0.0007069187243653962, "wrapper size of": 0.0007069187243653962, "respectively therefore the": 0.0005702236393365326, "10 and the": 0.0004148160397587865, "provide": -0.00047948350140188285, "analysis of the": 0.00019578788848685026, "performed therefore a": 0.0007069187243653962, "earlier the": 0.0003002554097056554, "possible types include": 0.0007069187243653962, "wrapper responds": 0.000672434525056636, "containing the": 0.00020596649666457955, "example system preprocessor": 0.0007069187243653962, "total execution": 0.00031885593250281763, "arcs": 0.0020677707429364793, "after": -0.0016931658196534488, "a register based": 0.0006136248092516172, "wrapper to another": 0.0007069187243653962, "implements a single": 0.0006136248092516172, "both the developers": 0.0007069187243653962, "consider the impact": 0.0005202487233732743, "not always strictly": 0.0014138374487307924, "heuristic using": 0.0005546801282476369, "1661 34556 8": 0.0007069187243653962, "description of the": 0.0002082077630413334, "random transitions there": 0.0007069187243653962, "amount future": 0.000672434525056636, "s bw so": 0.0007069187243653962, "its deadline access": 0.0007069187243653962, "and a write": 0.0010225698315866282, "at developing": 0.0005070901677208704, "wrapper this creates": 0.0007069187243653962, "driven codesign and": 0.0012961243829463615, "more information regarding": 0.0006136248092516172, "heuristic is to": 0.0005416219901074968, "evaluate the": 0.0008385941212128674, "performance average power": 0.0007069187243653962, "to distinguish": 0.00021916867986014713, "s data": 0.0003648422661712388, "4 5 experiments": 0.0007069187243653962, "nets": 0.0002366199532186834, "adjust from this": 0.0007069187243653962, "current register ages": 0.0014138374487307924, "of several minor": 0.0007069187243653962, "by the few": 0.0006480621914731808, "time bws without": 0.0007069187243653962, "introduce both performance": 0.0007069187243653962, "is not possible": 0.00025167373838400395, "whereas our real": 0.0007069187243653962, "prefetching bws": 0.000672434525056636, "varying systems this": 0.0007069187243653962, "having to": 0.00026925880902730736, "the bw": 0.006749300004729784, "transi tions": 0.0005357099651292578, "prefetch is": 0.0005070901677208704, "constraints must": 0.000448043053531884, "and energy metrics": 0.0007069187243653962, "unless the": 0.0002616164310733817, "real time pre": 0.0007069187243653962, "pertaining to": 0.0007296845323424776, "a fast internals": 0.0007069187243653962, "their register": 0.00231651200894778, "a bus wrapper": 0.013431455762942525, "for interfacing": 0.0017373840067108355, "and com": 0.000448043053531884, "do0 we": 0.000672434525056636, "its computation therefore": 0.0007069187243653962, "used for a": 0.0007657855031859519, "the constraints are": 0.0003929940411322013, "written as": 0.0001882123138251478, "update to the": 0.0009535304469343132, "more size": 0.000672434525056636, "this transition": 0.0008112584439164029, "prefetching will": 0.0005546801282476369, "reasonable": 5.938012725472367e-05, "associated condition to": 0.0007069187243653962, "increases furthermore": 0.000579128002236945, "that must": 0.0006646502781037805, "priority assignment up": 0.0007069187243653962, "2 a register": 0.0007069187243653962, "processor register": 0.0005546801282476369, "registers stat": 0.001344869050113272, "in providing": 0.000369621086878962, "from highest": 0.002142839860517031, "synthesizing the models": 0.0007069187243653962, "and thus we": 0.00040443196336449497, "non pvci compared": 0.0007069187243653962, "while the bus": 0.0007069187243653962, "we refer the": 0.000333325831247084, "that our": 0.00028545194963500284, "net model would": 0.0007069187243653962, "and data registers": 0.0006136248092516172, "291 march": 0.000579128002236945, "does not handle": 0.0004957679023320091, "to reduce": 0.00012375102485532064, "vi contains data": 0.0007069187243653962, "coherency issues that": 0.0007069187243653962, "design compiler as": 0.0007069187243653962, "earlier using": 0.000672434525056636, "cycles required": 0.0013441291605956521, "registers a and": 0.0012272496185032344, "the general register": 0.0007069187243653962, "prefetched more": 0.000672434525056636, "core1 the register": 0.0007069187243653962, "register describes": 0.0020173035751699085, "22 lysecky and": 0.0007069187243653962, "immediately while": 0.000672434525056636, "is this internal": 0.0007069187243653962, "creates": 0.00013095875841551282, "do the wrapper": 0.0007069187243653962, "increased power": 0.000579128002236945, "microwatts power w": 0.0014138374487307924, "we also assume": 0.0003301382272650751, "registers when they": 0.0007069187243653962, "method for": 0.0003250754626996925, "another": -0.0013424139144501742, "for interfacing to": 0.0019441865744195422, "the executive": 0.0005546801282476369, "percentage increase in": 0.0006480621914731808, "electronic": 0.0027972821262126583, "rst note that": 0.0005547272108491349, "overhead to the": 0.0005891851332712312, "have demon strated": 0.0007069187243653962, "approximately": 0.00027947322114947186, "a cost": 0.0005118497499030081, "those registers note": 0.0007069187243653962, "we know": 0.00015571927634909938, "thus can yield": 0.0007069187243653962, "0 but the": 0.0005547272108491349, "we created": 0.00040562922195820145, "to complete": 0.0002067946245460918, "amounts of": 0.00025872727242175875, "ed version": 0.0006135727277027077, "0 and": 0.0002505483058184009, "to describe": 0.00036959019906661767, "such a standard": 0.0007069187243653962, "25 5": 0.0004265889579210741, "is the rate": 0.0009425329128082624, "output reg": 0.000672434525056636, "age the": 0.0004856981143768762, "requests on": 0.0004767247579075345, "of our": 0.00042055689516976453, "the vsia": 0.001344869050113272, "2002 transitions": 0.000672434525056636, "the core can": 0.0006480621914731808, "between these two": 0.00030889352554130294, "the data input": 0.0018408744277548514, "strobes rdy a": 0.0007069187243653962, "requests or": 0.0004767247579075345, "other hand": 8.398247778349623e-05, "must be scheduled": 0.001533854747379942, "latter": 2.276703611938211e-05, "and internals separated": 0.0007069187243653962, "event that is": 0.0005547272108491349, "appropriate ready": 0.0006135727277027077, "is called": 0.00010131040761088019, "cally intended for": 0.0007069187243653962, "which has": 0.00013484228330648307, "required for": 0.0004912872700733089, "number of items": 0.00044031795313137723, "md was made": 0.0007069187243653962, "involving": 8.366432950205936e-05, "that the internals": 0.0014138374487307924, "as previously demonstrated": 0.0007069187243653962, "time constraints": 0.0010218772410595925, "which the core": 0.002120756173096188, "bus and a": 0.0006480621914731808, "developed architectures": 0.000672434525056636, "mod i": 0.000579128002236945, "address but": 0.0004957258239155829, "calculates": 0.0002322176931230507, "is the computation": 0.0008961621690370355, "s internal data": 0.0006480621914731808, "bus that the": 0.0014138374487307924, "analysis would": 0.0004611884233198302, "possible types": 0.001906899031630138, "0 if no": 0.0005702236393365326, "ccd s": 0.000672434525056636, "made or": 0.00028485062222277695, "4 it": 0.0002461032433373866, "implementation": -4.7179565668543145e-05, "will use the": 0.0005581615820564087, "description will further": 0.0007069187243653962, "on vlsi": 0.0004019859487688419, "by rst copying": 0.0007069187243653962, "updated by": 0.0013555188960942457, "registers this approach": 0.0007069187243653962, "protocol vahid and": 0.0007069187243653962, "a two phase": 0.0005031742002451167, "of a set": 0.0002404900555178861, "degradation": 0.0003841745531427929, "mapping to real": 0.0007069187243653962, "section unless the": 0.0007069187243653962, "contents are mod": 0.0007069187243653962, "now use several": 0.0007069187243653962, "udpf": 0.0006135206549939151, "transfer protocol in": 0.0007069187243653962, "acm great lakes": 0.0004712664564041312, "used a dual": 0.0007069187243653962, "was fairly": 0.0005202045671414484, "register writes which": 0.0007069187243653962, "general scheduling approach": 0.0007069187243653962, "uses the most": 0.0007069187243653962, "be such": 0.0002653588533241565, "regis ters the": 0.0007069187243653962, "one frame": 0.00043147123976246704, "a given cost": 0.0005702236393365326, "schedule the": 0.0003202454296148879, "registers describe": 0.0006135727277027077, "techniques": -0.0005491764411187165, "can experience": 0.0005070901677208704, "fifo and decreases": 0.0007069187243653962, "this analysis": 0.00026767903441815994, "after a": 0.00017922558311313818, "fifo and decreased": 0.0007069187243653962, "5k gates in": 0.0007069187243653962, "we": -0.06873376344525663, "terms": -8.934558127573517e-05, "general register model": 0.0007069187243653962, "we can reduce": 0.0003656517971362051, "directly update registers": 0.0007069187243653962, "our current approach": 0.0005547272108491349, "involves developing": 0.0006135727277027077, "need three prefetch": 0.0007069187243653962, "many cases a": 0.0005302669797606055, "we focus on": 0.0002473761895313288, "wr": 0.0012058554990395899, "a read of": 0.0005702236393365326, "each of": 0.00017235273969313318, "six cycles therefore": 0.0007069187243653962, "tolerated we": 0.000672434525056636, "chip bus may": 0.0007069187243653962, "schedules will": 0.0005546801282476369, "virtual socket": 0.0033621726252831803, "4 98 1": 0.0007069187243653962, "penalties we introduced": 0.0007069187243653962, "increase in energy": 0.0016641816325474047, "kinds of update": 0.0007069187243653962, "internal module": 0.001344869050113272, "method that can": 0.0005202487233732743, "described in our": 0.0005416219901074968, "unit is independent": 0.0007069187243653962, "to lowest": 0.0020283606708834815, "e g if": 0.00037047512208658964, "internal registers 3": 0.0007069187243653962, "it is needed": 0.0004366847692560899, "is another method": 0.0006136248092516172, "fast internals module": 0.0007069187243653962, "the scheduling": 0.0002741673386113152, "a wrapper": 0.0017258849590498682, "utilization based schedulability": 0.004241512346192376, "writes which will": 0.0007069187243653962, "that means that": 0.0004767652234671566, "c task from": 0.0007069187243653962, "1439 33978": 0.000672434525056636, "and or": 0.000157546614046428, "the ack line": 0.0007069187243653962, "vsia the bw": 0.0007069187243653962, "retargetability": 0.0004956837526413815, "bus wrapper templates": 0.0007069187243653962, "storage i e": 0.0006480621914731808, "and of": 0.0001688752489613733, "applied": -0.00017549876691584437, "method almost entirely": 0.0007069187243653962, "ocb also need": 0.0007069187243653962, "core whose": 0.001344869050113272, "we de ned": 0.0007069187243653962, "access type noti": 0.0007069187243653962, "process executes": 0.0004611884233198302, "and within": 0.0004094330803335663, "chip capacities continue": 0.0007069187243653962, "di we read": 0.0007069187243653962, "rate write only": 0.0007069187243653962, "by the prefetch": 0.0006136248092516172, "cores to": 0.00115825600447389, "one would again": 0.0006480621914731808, "was manually designed": 0.0007069187243653962, "is valid when": 0.0005891851332712312, "a design that": 0.0004889531170775863, "may require": 0.0005385176180546147, "and size": 0.0015422868694735825, "register types": 0.0006135727277027077, "example of": 0.0002307483536125212, "have successfully": 0.00043664770553437406, "software systems with": 0.0005547272108491349, "their rate": 0.0005202045671414484, "to categorize how": 0.0007069187243653962, "adjust as": 0.000672434525056636, "c showing": 0.000672434525056636, "the tradeoff": 0.0007037996085100637, "refreshing the": 0.00115825600447389, "examining cores": 0.000672434525056636, "to allow for": 0.00035960953157627415, "combination of": 0.00028545194963500284, "capable of dma": 0.0007069187243653962, "hand": -0.00023264598394406362, "2 denotes that": 0.0007069187243653962, "access digital": 0.000672434525056636, "bus can": 0.0005546801282476369, "whereby": 0.00028967544090455146, "7 46 2": 0.0006480621914731808, "in these experiments": 0.0003867931552375273, "comes from": 0.00046993074365234865, "register prefetch is": 0.0007069187243653962, "synthesizable": 0.0009533685984327543, "hence prefetching is": 0.0007069187243653962, "not however": 0.00038576873972901294, "small to further": 0.0007069187243653962, "schedule registers": 0.000672434525056636, "to another": 0.00017858887746309687, "that cannot be": 0.00031842457668211963, "the operation has": 0.0006480621914731808, "4 it consists": 0.0006480621914731808, "power consumption 6": 0.0006136248092516172, "synthesizable register": 0.000672434525056636, "packet chaining": 0.000672434525056636, "1352 gates the": 0.0007069187243653962, "be out": 0.000448043053531884, "wrapper was added": 0.0014138374487307924, "attributes we": 0.0004219690304817812, "retarget to varying": 0.0007069187243653962, "that provides": 0.0002811490075802537, "can also": 0.00027289236218392803, "only register constraints": 0.0007069187243653962, "caching as a": 0.0006480621914731808, "buffer a common": 0.0006480621914731808, "whose contents are": 0.0007069187243653962, "see a": 0.000956567797508453, "petri net": 0.0019756511964277765, "wrapper in our": 0.0014138374487307924, "increases furthermore we": 0.0007069187243653962, "internals and": 0.002689738100226544, "robert walker cluster": 0.0007069187243653962, "5 4 experiments": 0.0006136248092516172, "for capturing": 0.0008629424795249341, "write the": 0.0012336357461679847, "heap thus ensuring": 0.0007069187243653962, "was a decrease": 0.0007069187243653962, "a response time": 0.0005547272108491349, "for core2 the": 0.0007069187243653962, "assignment is": 0.0006218912996315814, "on the write": 0.0006136248092516172, "though go": 0.000672434525056636, "respond to read": 0.0007069187243653962, "assignment in": 0.00035189980425503185, "from highest to": 0.002592248765892723, "the execution of": 0.0004681346254108274, "as previously": 0.00035189980425503185, "the user": 0.0001552023823327238, "an on chip": 0.0005547272108491349, "it thus": 0.00034240711578275294, "it is a": 0.0003852031186661305, "specified register interdependencies": 0.0007069187243653962, "wrapper version is": 0.0007069187243653962, "b overview": 0.0006135727277027077, "divisor gcd of": 0.0006136248092516172, "computation and only": 0.0007069187243653962, "amounts to approximately": 0.0007069187243653962, "220 and 226": 0.0007069187243653962, "as it is": 0.00025946323147588157, "priority because their": 0.0007069187243653962, "some method": 0.0004856981143768762, "c a block": 0.0007069187243653962, "we note that": 0.00044410442619939914, "bus concept described": 0.0007069187243653962, "discuss the": 0.00017332204187578168, "we constructed the": 0.0005547272108491349, "are limited": 0.0003245493048622387, "of cycles for": 0.0005416219901074968, "static schedule": 0.0004767247579075345, "data register d0": 0.0014138374487307924, "hit means": 0.000672434525056636, "the internals and": 0.0014138374487307924, "developed the vci": 0.0007069187243653962, "bus this bus": 0.0007069187243653962, "per access": 0.0005357099651292578, "this performance": 0.0007078563871036702, "pvci cores": 0.000672434525056636, "dependency prefetching method": 0.0007069187243653962, "length of": 0.00025857000923443034, "paradigm fast prototyping": 0.0007069187243653962, "induced update register": 0.0007069187243653962, "time util": 0.000672434525056636, "bound": -0.00012512593741664568, "as described": 0.00042748110651286836, "assignment prior ity": 0.0007069187243653962, "d ci c": 0.0007069187243653962, "and indicates the": 0.0005202487233732743, "set if the": 0.0004767652234671566, "additional cycles": 0.0005202045671414484, "typical bus protocol": 0.0007069187243653962, "and thus would": 0.0012272496185032344, "depen dencies": 0.0005357099651292578, "therefore modi ed": 0.0007069187243653962, "multiplexing pipelining and": 0.0007069187243653962, "was": -0.009777852866782354, "deadline the access": 0.0007069187243653962, "core1 and": 0.0020173035751699085, "rdata bus": 0.000672434525056636, "the ag": 0.0005202045671414484, "to easily interface": 0.0007069187243653962, "three cores when": 0.0007069187243653962, "an update to": 0.0010225698315866282, "shows a": 0.00034363974953264447, "performance degradation": 0.0006644445361002307, "registers within": 0.0005546801282476369, "scheduling problem": 0.001027221347348259, "true": -3.5694206886604556e-05, "of acceptable increases": 0.0007069187243653962, "maximum": -0.00017718626575286136, "prefetching technique in": 0.0007069187243653962, "for the adjust": 0.0007069187243653962, "in codec": 0.0020173035751699085, "exist in other": 0.0007069187243653962, "most current status": 0.0007069187243653962, "possible models": 0.0004611884233198302, "a dummy register": 0.0007069187243653962, "types would require": 0.0007069187243653962, "required to prefetch": 0.0007069187243653962, "the appropriate prefetch": 0.0007069187243653962, "within its deadline": 0.0007069187243653962, "integrate into": 0.000579128002236945, "of our real": 0.0007069187243653962, "technique in": 0.0002775916545918995, "to further": 0.0002306368547995992, "effects of prefetching": 0.0006480621914731808, "prefetch registers figure": 0.0007069187243653962, "version is": 0.0003275391511154216, "algorithms for multiprogramming": 0.0004957679023320091, "test": 0.0, "updates and": 0.0004019859487688419, "hand side": 0.0003675819717608692, "increase from": 0.000448043053531884, "update": 0.0037875337996433056, "sions when the": 0.0007069187243653962, "which the register": 0.0006480621914731808, "at a time": 0.0007168189447616304, "ver sions": 0.0005546801282476369, "is the age": 0.0005702236393365326, "smaller in": 0.000369621086878962, "camera 48": 0.000672434525056636, "interval": 6.385810633357606e-05, "given this": 0.00029482358137190243, "january 2002 transitions": 0.0007069187243653962, "ed mips mi": 0.0007069187243653962, "concept": 6.104977959381902e-05, "of items in": 0.0004712664564041312, "has no write": 0.0007069187243653962, "architecture for each": 0.0007069187243653962, "unit the bus": 0.0007069187243653962, "or any bus": 0.0007069187243653962, "combination of a": 0.000829632079517573, "group is": 0.00031221626087154234, "same age constraint": 0.0007069187243653962, "dencies we": 0.000672434525056636, "a is updated": 0.0006480621914731808, "codec there": 0.000672434525056636, "prefetch heuristics within": 0.0007069187243653962, "highest priority possible": 0.0007069187243653962, "13 762 653": 0.0007069187243653962, "settings controlled by": 0.0007069187243653962, "at the": 4.737107373311599e-05, "random or xed": 0.0007069187243653962, "are combined however": 0.0007069187243653962, "implemented cores": 0.000672434525056636, "scheduling for the": 0.0004889531170775863, "and analysis methods": 0.0006480621914731808, "because the core": 0.0006136248092516172, "8 is used": 0.0005202487233732743, "interpretation of the": 0.0003436442297733957, "and 50": 0.0003800461140912572, "g a": 0.00019957352377894056, "assignment for example": 0.0006480621914731808, "the reason that": 0.00041210047264652596, "the constraints": 0.00043368668502377064, "are many possibilities": 0.0005702236393365326, "requiring only two": 0.0007069187243653962, "registers will be": 0.0006480621914731808, "charge coupled": 0.000672434525056636, "optimize a given": 0.0007069187243653962, "vci the": 0.000672434525056636, "when reading": 0.0004856981143768762, "for tackling the": 0.0006480621914731808, "to determine": 0.00017614990237478252, "it consists of": 0.00034006874636992806, "prefetch scheduling for": 0.0007069187243653962, "the petri": 0.0004611884233198302, "cost": -3.325643276340428e-05, "the address to": 0.0006136248092516172, "bus a": 0.0005202045671414484, "like issues such": 0.0007069187243653962, "performance overhead": 0.0018447536932793209, "the memory": 0.0004135892490921836, "appear": 3.2074361285347225e-05, "applied to larger": 0.0007069187243653962, "not degrading performance": 0.0007069187243653962, "read an item": 0.0007069187243653962, "than or": 0.00021412302864534004, "table iii": 0.0008112584439164029, "7 46": 0.0004856981143768762, "in table ii": 0.00044808108451851775, "for adjust": 0.001344869050113272, "to that": 0.00011200915428292886, "bus 4": 0.0005546801282476369, "a more advanced": 0.0005416219901074968, "core using a": 0.0007069187243653962, "interface behavior": 0.002773400641238185, "there was": 0.0015696985864402902, "in table iv": 0.0005202487233732743, "external update depen": 0.0007069187243653962, "100 000": 0.00036719892453007067, "incoming": 0.0011739321319343126, "a quantitative": 0.0003109456498157907, "remain in the": 0.0004266251678317711, "given cost": 0.0005202045671414484, "priority for": 0.0005202045671414484, "prefetching heuristics": 0.001344869050113272, "internal bus when": 0.0007069187243653962, "extra": 0.0004244418322028093, "this behavior we": 0.0006480621914731808, "this overhead comes": 0.0007069187243653962, "of our register": 0.0007069187243653962, "have a response": 0.0006136248092516172, "mapping effort using": 0.0007069187243653962, "of increased size": 0.0007069187243653962, "write the deadline": 0.0007069187243653962, "least one": 0.0001288671288913721, "all petri net": 0.0006480621914731808, "a schedule might": 0.0007069187243653962, "time constraint to": 0.0012961243829463615, "which a process": 0.0010832439802149936, "11 79055": 0.000672434525056636, "reads cycles w": 0.0007069187243653962, "1997a the": 0.000672434525056636, "be assigned arbitrary": 0.0006480621914731808, "constraints the tradeoff": 0.0007069187243653962, "current register": 0.0012271454554054154, "approach we": 0.00023277686073008906, "complexity was due": 0.0007069187243653962, "for i o": 0.0005112849157933141, "can": -0.041719404539586225, "register set however": 0.0007069187243653962, "storage i": 0.000579128002236945, "analyze how": 0.0005202045671414484, "in fifo cannot": 0.0007069187243653962, "attribute": 0.00017606377951986146, "chip": 0.003073396425142343, "the performance": 0.0008454204526010452, "status and": 0.00040562922195820145, "vlsi systems v": 0.0004205182715313984, "a list": 0.0003729798976975419, "its internal behavior": 0.0007069187243653962, "strobes rd": 0.001344869050113272, "of copying": 0.0004611884233198302, "occur": -2.263986234360427e-05, "95 4": 0.0004957258239155829, "the wrapper now": 0.0007069187243653962, "the registers that": 0.0006136248092516172, "to enable such": 0.0005891851332712312, "typically posses": 0.000672434525056636, "and thus can": 0.0004020200703161443, "is 0 and": 0.0004331990737834623, "register d0": 0.002689738100226544, "to be executed": 0.000333325831247084, "transitions therefore we": 0.0007069187243653962, "prefetching to our": 0.0007069187243653962, "registers with equal": 0.0007069187243653962, "any prefetching we": 0.0007069187243653962, "suspends prefetching": 0.000672434525056636, "prefetching using": 0.0004957258239155829, "overall increase": 0.0005202045671414484, "res are respectively": 0.0007069187243653962, "however in all": 0.0005702236393365326, "schedulability of a": 0.0006136248092516172, "analysis tools to": 0.0006480621914731808, "by setting": 0.0002389193681954611, "and strobing": 0.001344869050113272, "vci speci cally": 0.0007069187243653962, "communication synthesis": 0.000579128002236945, "registers 14": 0.000672434525056636, "s contents are": 0.0006480621914731808, "by the system": 0.0006897382287390344, "go0 would be": 0.0007069187243653962, "to complete a": 0.0004612275701174977, "eliminated in core2": 0.0007069187243653962, "age and": 0.001405813244449213, "be able": 0.00014019455748265667, "still": -0.00045988592195707117, "closer to 10": 0.0007069187243653962, "core is a": 0.0006136248092516172, "batcher robert": 0.000672434525056636, "to write the": 0.00041210047264652596, "mapping replacement": 0.000672434525056636, "the example we": 0.0004331990737834623, "in performance for": 0.00150952260073535, "bus this": 0.0009914516478311658, "unit was idle": 0.0007069187243653962, "block of registers": 0.0007069187243653962, "may include": 0.0003388797240235614, "and ii is": 0.0006136248092516172, "non": -0.0011824500548897826, "multiprogramming in a": 0.0004889531170775863, "in a static": 0.0004712664564041312, "introduce": -2.4610201829127887e-05, "sparc ii machine": 0.0007069187243653962, "this reusability comes": 0.0007069187243653962, "not": 0, "for heuristics to": 0.0006480621914731808, "now": -0.0013249095729859083, "ocb we": 0.000672434525056636, "involving a": 0.0003442253192114134, "on the data": 0.00034006874636992806, "to core": 0.0006135727277027077, "january": 0.0006455723625088006, "embedded systems on": 0.0006136248092516172, "transfer level": 0.0009223768466396604, "a wrapper which": 0.0006480621914731808, "domain": 5.508927599004736e-05, "must also be": 0.0006368491533642393, "to two indicating": 0.0007069187243653962, "including a": 0.0009181092770668224, "year": 0.0005246613686426744, "may involve": 0.0003560047002145784, "arcs in": 0.00039849014513562047, "furthermore": -7.379833881043802e-07, "mi croprocessor bios": 0.0007069187243653962, "increase": -4.821653511945586e-05, "226 lines": 0.000672434525056636, "model that we": 0.0005112849157933141, "have acm": 0.0006135727277027077, "is 10": 0.0003625476169992383, "scheduling is": 0.00031885593250281763, "and hence": 0.0002552426795141535, "interference that register": 0.0007069187243653962, "to designing": 0.0004611884233198302, "dependencies": 0.0023159786661748538, "advantages": 0.00017869116255147033, "approach we assume": 0.0005891851332712312, "vahid optimal in": 0.0007069187243653962, "made aware that": 0.0007069187243653962, "accommodate one": 0.000672434525056636, "request for md": 0.0007069187243653962, "is critical": 0.0003002554097056554, "transition": 0.0018762916242942057, "used when register": 0.0007069187243653962, "behavior is integrated": 0.0007069187243653962, "hits the architecture": 0.0007069187243653962, "codec cores using": 0.0007069187243653962, "cores out of": 0.0007069187243653962, "fifo core contains": 0.0007069187243653962, "calculates the greatest": 0.0007069187243653962, "penalty associated": 0.0005070901677208704, "trigger updates to": 0.0006480621914731808, "however we": 0.0005580519665991751, "this read request": 0.0006480621914731808, "data without": 0.00041758452943711804, "now have four": 0.0007069187243653962, "to different buses": 0.0007069187243653962, "directly": -0.0002687942406623996, "process set in": 0.0007069187243653962, "constructing": 0.0002846551068128349, "delays prefetches": 0.000672434525056636, "as illustrated in": 0.00030971914358259283, "intervals and": 0.0007206235091925989, "if register a": 0.0007069187243653962, "determine if": 0.00025872727242175875, "needed 6": 0.0006135727277027077, "we present": 8.028346946119021e-05, "percentage increase": 0.0012271454554054154, "associated with bus": 0.0007069187243653962, "wrapper with": 0.0030678636385135386, "cores increased when": 0.0007069187243653962, "walker cluster": 0.000672434525056636, "bus corresponds to": 0.0007069187243653962, "status ccd": 0.000672434525056636, "constraint of the": 0.0004660999056659608, "inventra core library": 0.0007069187243653962, "these dependencies": 0.0004265889579210741, "codec cores are": 0.0007069187243653962, "transferred": 0.00042554435453846437, "and bias where": 0.0007069187243653962, "with prefetching": 0.0025354508386043516, "the ocb if": 0.0007069187243653962, "updated whereas our": 0.0007069187243653962, "i ci": 0.000672434525056636, "the ocb in": 0.0007069187243653962, "because their": 0.0003442253192114134, "earlier common examples": 0.0007069187243653962, "different types": 0.000499819891218204, "by starting the": 0.0005702236393365326, "the synopsys": 0.00115825600447389, "of dma": 0.0006135727277027077, "indicates that all": 0.0005112849157933141, "the same": 2.2635491609296697e-05, "our three": 0.0004094330803335663, "to the maximum": 0.0003512637938867096, "on design automation": 0.005080236161510943, "from this": 0.00013160731729852036, "strobes the appropriate": 0.0007069187243653962, "46 2": 0.0005070901677208704, "overcoming": 0.0003230639471925927, "27 fig 9": 0.0007069187243653962, "wrapper can then": 0.0007069187243653962, "next schedule": 0.000672434525056636, "designed the rst": 0.0007069187243653962, "type describes": 0.0005546801282476369, "on wrp data": 0.0007069187243653962, "suspends prefetching so": 0.0007069187243653962, "importantly": 0.00020761196755157606, "that receives": 0.0004265889579210741, "was only about": 0.0006480621914731808, "the converter could": 0.0007069187243653962, "example figure 2": 0.0004957679023320091, "as above namely": 0.0007069187243653962, "example figure 7": 0.0005547272108491349, "between a core": 0.0007069187243653962, "typically": 7.907376989913356e-05, "and write requests": 0.0005112849157933141, "and so on": 0.00023893964825387684, "about 1": 0.00033716764635552274, "utilization based": 0.0036814363662162463, "be sorted": 0.0004611884233198302, "o pf gates": 0.0007069187243653962, "how a register": 0.0014138374487307924, "research description and": 0.0007069187243653962, "tools using a": 0.0007069187243653962, "would require": 0.0004972478652428854, "before being": 0.0003442253192114134, "only": -0.01924593548096751, "typically an": 0.0004767247579075345, "the codec was": 0.0007069187243653962, "time constraint is": 0.0006136248092516172, "9 fig 5": 0.0007069187243653962, "analysis tools figure": 0.0007069187243653962, "the use": 0.0005179934363768538, "the core sets": 0.0007069187243653962, "cannot": -0.0004596505821159861, "why the two": 0.0007069187243653962, "core2 calculates": 0.000672434525056636, "a bus with": 0.0006480621914731808, "burst": 0.0003230639471925927, "while fully supporting": 0.0007069187243653962, "will not be": 0.0002362854134192295, "762 653": 0.000672434525056636, "adjust register dependencies": 0.0014138374487307924, "speci c heterogeneous": 0.0007069187243653962, "scheduled by a": 0.0005416219901074968, "be equal": 0.000266125803422946, "all these lines": 0.0006480621914731808, "re nement further": 0.0007069187243653962, "prefetched its": 0.000672434525056636, "be transferred": 0.0007206235091925989, "sets the addresses": 0.0007069187243653962, "for the bias": 0.0005547272108491349, "using bws": 0.000672434525056636, "core2 s": 0.000672434525056636, "such updates we": 0.0007069187243653962, "between": -0.004503448914307094, "the registers stat": 0.0007069187243653962, "internal dependencies": 0.000672434525056636, "version would": 0.0005546801282476369, "s is updated": 0.0006136248092516172, "to relax": 0.0003773203289902925, "register dependencies it": 0.0007069187243653962, "that satisfies user": 0.0007069187243653962, "good performance improvements": 0.0007069187243653962, "therefore a": 0.000243043817921717, "occurs the": 0.0003072387186069415, "the read request": 0.0005416219901074968, "m processors": 0.0013630916640554416, "has ve registers": 0.0007069187243653962, "and will again": 0.0007069187243653962, "refer to this": 0.0009811846271348197, "of using": 0.00017890676260400352, "was slightly": 0.000448043053531884, "50 0": 0.0003887781964450413, "have put the": 0.0006480621914731808, "for improved": 0.005209575727971858, "effects of register": 0.0006480621914731808, "process to schedule": 0.0007069187243653962, "consider the": 0.00013836985713336082, "overview": 0.00032477833515444024, "that optimize a": 0.0007069187243653962, "communicate with": 0.00028485062222277695, "however because writes": 0.0007069187243653962, "note why": 0.000672434525056636, "ci time": 0.000672434525056636, "although the model": 0.0005702236393365326, "pvci after deciding": 0.0007069187243653962, "eliminate all random": 0.0007069187243653962, "improvement when compared": 0.0014138374487307924, "informed": 0.00024988873624428757, "camera example system": 0.0007069187243653962, "power consumption and": 0.0005702236393365326, "wrapper the": 0.0011093602564952738, "of registers and": 0.0005302669797606055, "interested mainly": 0.000672434525056636, "data stored": 0.0004094330803335663, "cs have": 0.000672434525056636, "as once": 0.0006135727277027077, "b are read": 0.0006480621914731808, "upon a system": 0.0007069187243653962, "cycle and": 0.00031885593250281763, "behavior of the": 0.0004560919904701368, "situation the": 0.0003442253192114134, "stored in stat": 0.0007069187243653962, "these": -0.007386158830501066, "data fur thermore": 0.0007069187243653962, "lines constant until": 0.0007069187243653962, "typical cores would": 0.0007069187243653962, "coupled device": 0.000672434525056636, "did not perform": 0.0004660999056659608, "by 1352 gates": 0.0007069187243653962, "a slight overhead": 0.0007069187243653962, "updates the register": 0.0006480621914731808, "in cores 1": 0.0007069187243653962, "structure is": 0.000463401878397392, "by a source": 0.0005547272108491349, "usa minas dasygenis": 0.0007069187243653962, "six cycles and": 0.0006480621914731808, "heuristic that": 0.00039513023928555534, "a microprocessor": 0.0004957258239155829, "arbitration the bw": 0.0007069187243653962, "ratio of i": 0.0007069187243653962, "prefetching that effectively": 0.0007069187243653962, "data output register": 0.0035345936218269805, "set cannot be": 0.0005891851332712312, "on real time": 0.00048264208165825804, "of arcs": 0.00038576873972901294, "may take as": 0.0007069187243653962, "with the hierarchical": 0.0006480621914731808, "is treated as": 0.00035260065452703024, "in contrast": 0.00013484228330648307, "in cores a": 0.0007069187243653962, "inventra": 0.0012270413099878302, "time scheduling": 0.0021618705275777968, "of m processors": 0.0006480621914731808, "area or": 0.0004767247579075345, "write this means": 0.0006480621914731808, "peripherals": 0.0010403208368090547, "static schedule of": 0.0007069187243653962, "just like an": 0.0006480621914731808, "its interface behavior": 0.0007069187243653962, "are three for": 0.0007069187243653962, "models to": 0.0002867594332785328, "therefore for": 0.0002802466067123141, "however we further": 0.0006480621914731808, "section unless": 0.0006135727277027077, "of the": 0.0, "core or externally": 0.0007069187243653962, "both schedules": 0.0005546801282476369, "we have places": 0.0007069187243653962, "our experiments the": 0.0003929940411322013, "queue data": 0.0004957258239155829, "go was": 0.000672434525056636, "and cs": 0.0023430220740820215, "then applying heuristics": 0.0007069187243653962, "technology roadmap for": 0.0006480621914731808, "as assigned by": 0.0006480621914731808, "indicate a": 0.0003539281935518351, "applications interface based": 0.0007069187243653962, "the retargetability": 0.0006135727277027077, "for converting": 0.00041341247084872307, "suite of": 0.00036031175459629944, "using": -0.014614218145123006, "a a static": 0.0007069187243653962, "in fifo": 0.0009372088296328086, "extend the technique": 0.0005702236393365326, "time likewise": 0.0006135727277027077, "the changes": 0.0002858000195201557, "updated randomly": 0.002689738100226544, "each register we": 0.0007069187243653962, "t": 0, "output": 0.00021757291185076972, "the access": 0.0025468292314543063, "the switching": 0.0008268249416974461, "to demonstrate the": 0.0003064614108214941, "a data input": 0.0006480621914731808, "to the amount": 0.0004205182715313984, "was 50": 0.000579128002236945, "equal access times": 0.0007069187243653962, "capability": 0.00016100483619501668, "priority assignment in": 0.0007069187243653962, "issues that are": 0.0005112849157933141, "data output and": 0.0007069187243653962, "we extend": 0.00022649349803750287, "external acm": 0.000672434525056636, "simulation time to": 0.0006136248092516172, "may have": 0.00015290406078538615, "evaluate different": 0.0004957258239155829, "location in a": 0.0005202487233732743, "this increase": 0.0008188661606671326, "because the non": 0.0005547272108491349, "power comes": 0.000672434525056636, "all outgoing": 0.00043147123976246704, "because the": 0.0004908956392065113, "combinations prefetching": 0.000672434525056636, "equivalent": -2.3769623446198894e-05, "request into": 0.0005546801282476369, "have further": 0.0004856981143768762, "performance 9 fig": 0.0007069187243653962, "at which write": 0.0006480621914731808, "prefetch unit md": 0.0007069187243653962, "and fifo figure": 0.0007069187243653962, "6 experiments": 0.0004856981143768762, "tightly constrained systems": 0.0006480621914731808, "size w bw": 0.0014138374487307924, "possible types including": 0.002120756173096188, "signi cant": 0.0005070901677208704, "we can thus": 0.0004205182715313984, "as shown in": 0.0006694007570388425, "chip capacity": 0.000672434525056636, "should be used": 0.0003175147600944339, "degrading performance": 0.0005357099651292578, "rich set of": 0.0005416219901074968, "for analyzing": 0.00031614040175245803, "memory latency bottleneck": 0.0007069187243653962, "fewer prefetches": 0.000672434525056636, "expect a": 0.0007343978490601413, "test though a": 0.0007069187243653962, "start": -1.2305100914563943e-05, "being prefetched this": 0.0007069187243653962, "s bus wrapper": 0.0014138374487307924, "status register s": 0.002120756173096188, "structured register": 0.0020173035751699085, "that the version": 0.0005416219901074968, "focused on the": 0.0003539582358397183, "cores and": 0.0005357099651292578, "wrapper ver": 0.000672434525056636, "addition any outgoing": 0.0007069187243653962, "will be taken": 0.0004660999056659608, "will have": 0.0003119571620105986, "the internal module": 0.0007069187243653962, "embedded": 0.000884229761272844, "reduce design": 0.000672434525056636, "simulation times": 0.0004686044148164043, "place represents data": 0.0007069187243653962, "assert the": 0.0005202045671414484, "is needed": 0.00046023283206084517, "register note": 0.0005357099651292578, "cores with various": 0.0007069187243653962, "core designer may": 0.0007069187243653962, "synthesis as well": 0.0007069187243653962, "system on a": 0.0004612275701174977, "that a read": 0.0006136248092516172, "real time approach": 0.0006480621914731808, "examining cores primarily": 0.0007069187243653962, "automatically designing a": 0.0007069187243653962, "a miss it": 0.0006480621914731808, "wrapper can respond": 0.0007069187243653962, "regarding maximum register": 0.0007069187243653962, "structure needed is": 0.0007069187243653962, "in figure 12": 0.0009873022017895861, "reusability comes at": 0.0007069187243653962, "core2": 0.006135206549939151, "core3": 0.007362247859926982, "handle more complex": 0.0005702236393365326, "core1": 0.006135206549939151, "the priorities": 0.0009087277760369609, "miss prediction": 0.000579128002236945, "but without prefetching": 0.0007069187243653962, "simple peripheral bus": 0.0007069187243653962, "system writes": 0.000672434525056636, "prefetching resulted": 0.0012271454554054154, "exists for": 0.0002858000195201557, "wish to design": 0.0007069187243653962, "should ensure": 0.0004611884233198302, "ccd preprocessor and": 0.002120756173096188, "also means that": 0.00045224311762919795, "cycles just": 0.000672434525056636, "should be": 5.457608409861694e-05, "55prefetching": 0.0006135206549939151, "cores": 0.020071049117078143, "above information after": 0.0007069187243653962, "register transfer": 0.0012797668737632225, "we provided": 0.0004265889579210741, "implemented three core": 0.0007069187243653962, "without incoming arcs": 0.0006480621914731808, "codesign and": 0.0009713962287537524, "a simple codec": 0.0007069187243653962, "this behavior": 0.00027333085391105803, "i and": 0.0001714053547748105, "are considering restricting": 0.0007069187243653962, "prefetching heuristic we": 0.0028276748974615847, "ing in all": 0.0007069187243653962, "prefetching and compared": 0.0007069187243653962, "overcoming the": 0.00043664770553437406, "good performance improvement": 0.0006480621914731808, "data register": 0.006749300004729784, "as many random": 0.0007069187243653962, "bidirectional bus": 0.0006135727277027077, "pseudo code our": 0.0006480621914731808, "prototyping a": 0.0005070901677208704, "bw ns performance": 0.0007069187243653962, "lower speed peripheral": 0.0007069187243653962, "priorities of": 0.000448043053531884, "model we were": 0.0006480621914731808, "experiments demonstrating": 0.0005546801282476369, "0 and add": 0.0006480621914731808, "of such bus": 0.0007069187243653962, "induced update": 0.0020173035751699085, "wrapper con gurations": 0.0014138374487307924, "that peripheral": 0.001344869050113272, "highest to lowest": 0.002454499237006469, "peripheral i": 0.0020173035751699085, "with bus wrappers": 0.0014138374487307924, "their priorities": 0.0005357099651292578, "isa having a": 0.0007069187243653962, "more than an": 0.00048264208165825804, "be prefetched our": 0.0007069187243653962, "respectively we": 0.0004721571328563957, "be fetched into": 0.0006136248092516172, "prefetching most": 0.000579128002236945, "with a bridge": 0.0007069187243653962, "heuristic and": 0.0004265889579210741, "energy using our": 0.0007069187243653962, "nand": 0.0003671677610806495, "o pf microwatts": 0.0007069187243653962, "annotated with": 0.00036031175459629944, "module we use": 0.0007069187243653962, "protocol the pvci": 0.0007069187243653962, "the fifo and": 0.0006136248092516172, "the register set": 0.0023567405330849247, "to that being": 0.0007069187243653962, "modify": 8.838613891438185e-05, "prefetching results in": 0.0005891851332712312, "transitions as": 0.0005202045671414484, "restricting the": 0.0002907017991414306, "bus wrapper upon": 0.0007069187243653962, "time where a": 0.0006480621914731808, "list of update": 0.0014138374487307924, "sense that if": 0.0009535304469343132, "1997 assigns a": 0.0007069187243653962, "registers e g": 0.0012961243829463615, "predict these writes": 0.0007069187243653962, "solution to this": 0.0003202726128276555, "there may exist": 0.0004712664564041312, "requiring": 0.00018386023284639442, "exist 5": 0.0005357099651292578, "test vectors for": 0.0005702236393365326, "system e": 0.00038576873972901294, "bidirectional": 0.0002767000276660375, "would decrease and": 0.0006480621914731808, "over the on": 0.0007069187243653962, "prefetched this": 0.0012271454554054154, "used synopsys": 0.000672434525056636, "priority assignment using": 0.0007069187243653962, "and fifo and": 0.0014138374487307924, "and thus delays": 0.0007069187243653962, "takes": -4.9547722746550466e-05, "that the bus": 0.0011783702665424623, "contains": -0.00047982990970825304, "through several": 0.00041758452943711804, "are thus": 0.00028870920415700397, "taken": -2.051686815988489e-05, "increased size": 0.000672434525056636, "it also provides": 0.0004612275701174977, "size power tradeoffs": 0.0007069187243653962, "one random": 0.0016071298953877734, "dasygenis erik brockmeyer": 0.0007069187243653962, "8 summarizes size": 0.0007069187243653962, "next section we": 0.00025946323147588157, "dma or burst": 0.0007069187243653962, "the prefetching": 0.005073072656518132, "the wrappers": 0.0005546801282476369, "for a register": 0.0011404472786730653, "system 1": 0.0003406257470198641, "the size overhead": 0.0007069187243653962, "1544 digital camera": 0.0007069187243653962, "similar to the": 0.00016359131299672897, "copying a": 0.0005202045671414484, "wrapper was only": 0.0014138374487307924, "bw so that": 0.0007069187243653962, "there are many": 0.0002404900555178861, "of 10": 0.00022498408559008123, "in a prefetch": 0.0007069187243653962, "cs have age": 0.0007069187243653962, "case response time": 0.0005702236393365326, "core internals to": 0.0007069187243653962, "mapping the problem": 0.0006480621914731808, "prefetch register before": 0.0007069187243653962, "cores with": 0.002689738100226544, "arbitrary relative priorities": 0.0007069187243653962, "the core i": 0.0006480621914731808, "cores typically": 0.000672434525056636, "the core s": 0.013609306020936796, "wrapper but": 0.000672434525056636, "given an": 0.0001871755360450336, "inventra library mentor": 0.0007069187243653962, "interested mainly in": 0.0007069187243653962, "be tolerated": 0.00039849014513562047, "with random": 0.00034797867446933594, "the wrap per": 0.0006480621914731808, "an object": 0.0004282460572906801, "portion of": 0.00017890676260400352, "system e g": 0.00044031795313137723, "for hardware software": 0.0011094544216982698, "prefetching however in": 0.0007069187243653962, "only one process": 0.0004612275701174977, "but size constraints": 0.0007069187243653962, "we used to": 0.0004660999056659608, "registers it also": 0.0006480621914731808, "is shown": 0.00017806548707570012, "soon": 0.00013614780338852266, "writes will still": 0.0007069187243653962, "analog to": 0.00043147123976246704, "inducing register": 0.000672434525056636, "wrapper can accommodate": 0.0007069187243653962, "the rst step": 0.0004441117421466276, "in virtual": 0.00039849014513562047, "top size": 0.001344869050113272, "we notice": 0.0003460819422768392, "the same external": 0.0005891851332712312, "systems": -0.0037611027329461687, "bus can accommodate": 0.0007069187243653962, "wrappers is": 0.0006135727277027077, "is the only": 0.00025079841963441944, "can further evaluate": 0.0007069187243653962, "we wish to": 0.0002525572748418496, "possible table i": 0.0007069187243653962, "the impact": 0.0006203838736382755, "except that": 0.00018890919501445775, "nand gates": 0.0004957258239155829, "47 7 46": 0.0007069187243653962, "means that": 0.0008091057863841424, "by the rate": 0.0005031742002451167, "status codec data25625710241028512514": 0.0007069187243653962, "reads and": 0.0014501904679969531, "an overall": 0.00031221626087154234, "current model": 0.000448043053531884, "some pvci": 0.000672434525056636, "a single bus": 0.0006136248092516172, "wrapper with prefetching": 0.0014138374487307924, "the approach": 0.00016714505420387191, "will also": 0.00019652060612995308, "generates two": 0.0004686044148164043, "chip two": 0.000672434525056636, "29 fig": 0.0006135727277027077, "ccd was": 0.000672434525056636, "to the well": 0.0004331990737834623, "go is initiated": 0.0007069187243653962, "like an integrated": 0.0007069187243653962, "consideration using real": 0.0007069187243653962, "frame in table": 0.0007069187243653962, "addition of": 0.0006719718204757915, "be bias": 0.000672434525056636, "response time analysis": 0.0028276748974615847, "implement our prefetching": 0.0007069187243653962, "d the": 0.00018181060148035166, "prefetching so that": 0.0007069187243653962, "in this new": 0.00048264208165825804, "7": -0.00822612184169504, "the priorities for": 0.0007069187243653962, "internals by using": 0.0007069187243653962, "four possible": 0.00037211255199798987, "period the": 0.0003275391511154216, "were relatively": 0.0005202045671414484, "wrp data and": 0.0007069187243653962, "of these cores": 0.0007069187243653962, "extra control acm": 0.0007069187243653962, "reason": 1.0838455811925126e-05, "performance penalty involving": 0.0007069187243653962, "further by": 0.0003625476169992383, "see that both": 0.0004712664564041312, "unit that satisfies": 0.0007069187243653962, "closer to": 0.0002492647487856658, "in core2": 0.001344869050113272, "be acm": 0.000672434525056636, "of size": 0.0003209550371348987, "253 lines": 0.000672434525056636, "maximum rate": 0.0009223768466396604, "in core1": 0.000672434525056636, "assign": 0.0001112623506835392, "update dependencies the": 0.0007069187243653962, "and decreased": 0.0005070901677208704, "accepted may tr": 0.0006480621914731808, "s access": 0.0010141803354417407, "consumption in adjust": 0.0014138374487307924, "pvci compared to": 0.0007069187243653962, "and decreases": 0.0004421563531523868, "can respond": 0.0005546801282476369, "further evaluate": 0.0012271454554054154, "arbitration": 0.0006847561127306112, "updates we will": 0.0006480621914731808, "bus thus": 0.000672434525056636, "register describes whether": 0.0007069187243653962, "seem to": 0.00022059061017342164, "previous version": 0.00041758452943711804, "time for a": 0.0010032433601271393, "may exist between": 0.0005416219901074968, "system updates it": 0.0007069187243653962, "scheme": 3.987143363171915e-05, "our focus": 0.0003746774589525639, "performing i o": 0.0007069187243653962, "two wrapper and": 0.0007069187243653962, "go register is": 0.0007069187243653962, "that if a": 0.0005338436289415848, "33978 7": 0.000672434525056636, "hundred": 0.0002412338455571813, "register to the": 0.0011783702665424623, "further schedulability": 0.000672434525056636, "to modify": 0.00023277686073008906, "unknown to": 0.00043147123976246704, "process in this": 0.0004660999056659608, "have age": 0.0006135727277027077, "other words it": 0.00040443196336449497, "gates middle and": 0.0014138374487307924, "randomly": 0.00043774012489214035, "of cycles": 0.0021096756068582226, "often to keep": 0.0007069187243653962, "5 hours these": 0.0007069187243653962, "these cores": 0.0033621726252831803, "the random": 0.00022203336636628421, "and power do": 0.0007069187243653962, "that data": 0.0006120728513778816, "we continuously read": 0.0014138374487307924, "processes the": 0.0002775916545918995, "large percentage increase": 0.0007069187243653962, "experienced": 0.0002322176931230507, "hours and power": 0.0007069187243653962, "reason that the": 0.0004957679023320091, "access register": 0.001344869050113272, "consecutive addresses such": 0.0007069187243653962, "experiences": 0.0002210504205829398, "process must complete": 0.0014138374487307924, "the real time": 0.0015094094274386305, "based prefetching": 0.0005070901677208704, "we implemented two": 0.0006136248092516172, "wrapper then": 0.000672434525056636, "can now": 0.0003813436812668481, "item from": 0.000448043053531884, "in conjunction with": 0.0005629513820184706, "scheduling heuristics and": 0.0006480621914731808, "internally implemented": 0.001344869050113272, "again b a": 0.0007069187243653962, "a single register": 0.0004957679023320091, "all of the": 0.00018492294883649, "registers": 0.018458668376866365, "or write": 0.0010680141006437353, "assigned arbitrary": 0.0006135727277027077, "architecture research": 0.0012271454554054154, "g internally by": 0.0007069187243653962, "hand side represents": 0.0006136248092516172, "overhead of bus": 0.0007069187243653962, "some address": 0.0012271454554054154, "updating registers with": 0.0007069187243653962, "100 000 cells": 0.0007069187243653962, "our previous": 0.0003025233540829436, "a general register": 0.0007069187243653962, "writing line": 0.000672434525056636, "completion and have": 0.0007069187243653962, "now rede ne": 0.0007069187243653962, "integrated bus implementations": 0.0007069187243653962, "behavior can lead": 0.0006136248092516172, "analog portion of": 0.0007069187243653962, "increase caused": 0.0006135727277027077, "ex ample in": 0.0005547272108491349, "the next": 0.00018820335841204282, "priority assignment for": 0.0006136248092516172, "prefetched more frequently": 0.0007069187243653962, "and energy": 0.0026412423029320473, "prefetching md if": 0.0007069187243653962, "arcs will": 0.0006135727277027077, "modi ed them": 0.0007069187243653962, "library for": 0.0007037996085100637, "performance penalty while": 0.0007069187243653962, "processor computation": 0.0005546801282476369, "adjust and fifo": 0.0007069187243653962, "it easier to": 0.00039516377890352374, "by setting the": 0.0003773523568596576, "event that will": 0.0006480621914731808, "unidirectional buses one": 0.0007069187243653962, "access type of": 0.0007069187243653962, "performance increase": 0.0017373840067108355, "bus master places": 0.0007069187243653962, "our prefetch register": 0.0007069187243653962, "conditions": -3.2365913309777123e-05, "wrapper performance 27": 0.0007069187243653962, "cluster miss": 0.000672434525056636, "token reaches": 0.0006135727277027077, "for reads from": 0.0007069187243653962, "dependency model that": 0.0007069187243653962, "bus wrappers could": 0.0007069187243653962, "heuristic will": 0.0005546801282476369, "wrapper and": 0.0026010228357072423, "core3 there was": 0.0014138374487307924, "distinguish": 8.902518750428155e-05, "the outgoing": 0.00034240711578275294, "eliminate any contention": 0.0007069187243653962, "update dependecies": 0.000672434525056636, "using bws without": 0.0007069187243653962, "all three cores": 0.006362268519288565, "demonstrating the": 0.00038286025348131466, "be directly monitored": 0.0014138374487307924, "using a bus": 0.002592248765892723, "bus wrapper however": 0.0007069187243653962, "to be": 2.2388148486380834e-05, "from start": 0.0005070901677208704, "a total of": 0.000512353940541204, "after analyzing many": 0.0007069187243653962, "output to": 0.000739242173757924, "also investigate an": 0.0007069187243653962, "showing one register": 0.0007069187243653962, "to 20k gates": 0.0007069187243653962, "size power": 0.0012271454554054154, "that register": 0.000448043053531884, "eliminate one": 0.0005202045671414484, "design for": 0.0010933234156442321, "appear in a": 0.0004148160397587865, "have four possible": 0.0006480621914731808, "to allow": 0.0003198781347137327, "overhead per": 0.0004686044148164043, "empty": 0.00013835811395614505, "assignment scheme": 0.0014570943431306287, "mode i o": 0.0007069187243653962, "overview our focus": 0.0007069187243653962, "ag bit where": 0.0007069187243653962, "schedule 213579": 0.000672434525056636, "only 1000": 0.000672434525056636, "model based approach": 0.0005112849157933141, "as simple": 0.0003388797240235614, "a random": 0.001100750209506437, "store the": 0.00023386490593272857, "the vci": 0.00463302401789556, "now use": 0.00032907280142825543, "be much easier": 0.0005202487233732743, "wrp rdy the": 0.0007069187243653962, "look": 5.3620016990360926e-05, "update dependencies internal": 0.0007069187243653962, "the same age": 0.0006480621914731808, "into the": 0.0006428767386498777, "developed architectures for": 0.0007069187243653962, "experienced by": 0.0003746774589525639, "time constraint because": 0.0007069187243653962, "carry out": 0.00026767903441815994, "cells we": 0.0004767247579075345, "overhead the wrapper": 0.0007069187243653962, "studied": 2.6283476450492733e-05, "furthermore if": 0.00029171477350266344, "scale integration vlsi": 0.0004176199750299741, "was pipelined the": 0.0007069187243653962, "writes the": 0.0007442251039959797, "the internal": 0.0021873943612954532, "reads": 0.0012026370492639956, "prefetched its features": 0.0007069187243653962, "ready": 0.00027854960491848987, "all process": 0.0004957258239155829, "core this": 0.000579128002236945, "that although the": 0.00036410156086490175, "a custom": 0.0004219690304817812, "age constraint can": 0.0007069187243653962, "s environment at": 0.0007069187243653962, "and miss in": 0.0007069187243653962, "set is": 0.00017332204187578168, "timing of a": 0.0007069187243653962, "set in": 0.00020974774239152606, "in addition we": 0.0002779064608344353, "capturing the data": 0.0007069187243653962, "latency experienced": 0.000579128002236945, "the wrapper responds": 0.0007069187243653962, "set if": 0.0003072387186069415, "can be read": 0.00041210047264652596, "with a minor": 0.0005416219901074968, "core and thus": 0.0007069187243653962, "thus corresponds to": 0.0006136248092516172, "000": 0.0006484659884389945, "md register would": 0.0007069187243653962, "1 98 1": 0.0006480621914731808, "core1 both the": 0.0007069187243653962, "prefetch registers": 0.007396779775622996, "modify our prefetching": 0.0007069187243653962, "is red a": 0.0006480621914731808, "be analyzed": 0.0006050467081658872, "gcd of": 0.0005546801282476369, "technique benefits": 0.000672434525056636, "d ci": 0.000672434525056636, "prefetch register while": 0.0007069187243653962, "relatively small and": 0.0005112849157933141, "register b a": 0.0007069187243653962, "7 98 79055": 0.0007069187243653962, "for md to": 0.0007069187243653962, "shows that": 8.289607795719273e-05, "of networked embedded": 0.0012961243829463615, "extended approach": 0.0006135727277027077, "be much smaller": 0.0004331990737834623, "the highest prior": 0.0007069187243653962, "typical codec": 0.000672434525056636, "s we": 0.00021060764804532606, "a picture": 0.00043147123976246704, "set have": 0.00043664770553437406, "a taxonomy of": 0.0004767652234671566, "create a prefetching": 0.0014138374487307924, "be bias stat": 0.0007069187243653962, "capacities": 0.0006295727089779995, "algorithm to accompany": 0.0007069187243653962, "schedule that": 0.0007442251039959797, "since d is": 0.00044808108451851775, "access may": 0.000579128002236945, "cs it": 0.0006135727277027077, "to testing": 0.00040562922195820145, "simple as possible": 0.0005416219901074968, "to rapid": 0.0006135727277027077, "and data": 0.00017152187492807243, "more wires": 0.000672434525056636, "only registers": 0.0010714199302585155, "and write": 0.0002668991594194878, "read by": 0.0011319609869708776, "time to": 0.0007136298740875071, "cost function": 0.0006218912996315814, "to the fact": 0.00024822019235059786, "codec core contains": 0.0007069187243653962, "con an object": 0.0007069187243653962, "it requested": 0.0006135727277027077, "approach only prefetches": 0.0007069187243653962, "0 we": 0.00017362494540015054, "demon strated in": 0.0007069187243653962, "prior ity": 0.0012271454554054154, "cycle of the": 0.00044808108451851775, "the rdata bus": 0.0007069187243653962, "however in many": 0.0004612275701174977, "multiplexed bus": 0.0006135727277027077, "as possible table": 0.0007069187243653962, "in our register": 0.0007069187243653962, "updated the status": 0.0007069187243653962, "core may": 0.001344869050113272, "age constraint to": 0.0007069187243653962, "ii is": 0.00033384012697862663, "core contains": 0.0020173035751699085, "satisfying the": 0.00022399060682526381, "among internal registers": 0.0007069187243653962, "step": -8.15015418573274e-05, "results of": 0.00019681635823162334, "addresses and strobes": 0.0007069187243653962, "evaluate different design": 0.0007069187243653962, "this size": 0.00038286025348131466, "scheme then it": 0.0007069187243653962, "need to keep": 0.0009535304469343132, "caches a hit": 0.0006480621914731808, "with the system": 0.00040443196336449497, "new model": 0.0003800461140912572, "prefetching architectures": 0.001344869050113272, "reuse is dependent": 0.0007069187243653962, "until a": 0.00025872727242175875, "two cycles as": 0.0007069187243653962, "within": -0.0003713223050330147, "developed to be": 0.0007069187243653962, "application for": 0.00032907280142825543, "eliminate this performance": 0.0006480621914731808, "priority will": 0.0005546801282476369, "this is acceptable": 0.0005891851332712312, "is equal": 0.0011102268090243236, "placing": 0.0006010023362946762, "total of": 0.0004264650524488397, "well before the": 0.0005547272108491349, "certain classes": 0.0003887781964450413, "four cycles": 0.0009914516478311658, "using real time": 0.002454499237006469, "or between": 0.00041758452943711804, "c shows that": 0.0006136248092516172, "dependencies dependencies between": 0.0007069187243653962, "for all three": 0.0003908773664205101, "such bus": 0.000672434525056636, "a prefetch unit": 0.0014138374487307924, "vi for data": 0.0007069187243653962, "transfer vhdl": 0.000672434525056636, "propose separating a": 0.0007069187243653962, "codesign bus based": 0.0007069187243653962, "a viable solution": 0.0005547272108491349, "similar": -0.0005614789524779562, "different buses": 0.000672434525056636, "to schedule register": 0.0007069187243653962, "time at which": 0.00038881119688612825, "major cycle of": 0.0006480621914731808, "the current utilization": 0.0007069187243653962, "as a high": 0.00048264208165825804, "next section unless": 0.0007069187243653962, "is done only": 0.0004889531170775863, "amounts": 0.00025771238438396775, "we read": 0.0009914516478311658, "and the": 0.0, "simple internal": 0.001344869050113272, "application": -0.00030899149140211247, "do so": 0.0002159282743253024, "a b 40": 0.0007069187243653962, "where bias": 0.000579128002236945, "might still exist": 0.0014138374487307924, "appropriate transition is": 0.0007069187243653962, "executed the": 0.00031885593250281763, "a write by": 0.0006480621914731808, "prefetch unit is": 0.0014138374487307924, "of the prefetch": 0.0011783702665424623, "cs it is": 0.0007069187243653962, "analysis methods 5": 0.0007069187243653962, "2000 gates": 0.000672434525056636, "set however": 0.0004219690304817812, "copying the": 0.00039189597011744516, "e": -0.0030966657307532255, "the inducing": 0.0006135727277027077, "heap in": 0.0004767247579075345, "in some cases": 0.00024993115857452173, "with update dependency": 0.0007069187243653962, "stays the": 0.0005357099651292578, "and cs it": 0.0007069187243653962, "to our problem": 0.00048264208165825804, "we analyzed a": 0.0006136248092516172, "still a": 0.0003048500495568675, "data converts": 0.000672434525056636, "with the core": 0.0012272496185032344, "prefetching algorithm and": 0.0006136248092516172, "january 2002 8": 0.0007069187243653962, "depending on": 0.0002326460037975492, "of the register": 0.001659264159035146, "basic prefetching": 0.0006135727277027077, "core s marketability": 0.0007069187243653962, "a schedule": 0.002539902487640486, "internals module can": 0.0007069187243653962, "prefetch occurs": 0.000579128002236945, "its structure": 0.0004094330803335663, "function of": 0.00044582315270443994, "suite": 0.00018647412181415767, "internals and since": 0.0007069187243653962, "a speci c": 0.0012272496185032344, "directly from the": 0.00029380032445503823, "and strobes the": 0.0007069187243653962, "register in fifo": 0.0007069187243653962, "structure needed": 0.0006135727277027077, "be when": 0.0004686044148164043, "the priority": 0.0010015203809358802, "compared the": 0.00027168037041092627, "indicates the buffer": 0.0006480621914731808, "eliminates the performance": 0.0012961243829463615, "prefetched we refer": 0.0007069187243653962, "approach for": 0.0001767008592190185, "whereas pvci": 0.000672434525056636, "are mod i": 0.0007069187243653962, "case sporadic": 0.000672434525056636, "prefetching we therefore": 0.0007069187243653962, "the naive scheduler": 0.0007069187243653962, "in section 3": 0.0001265343968128855, "of all": 4.5330375651863675e-05, "and six cycles": 0.0007069187243653962, "types of": 0.00023647967057340277, "relationship may": 0.0005357099651292578, "protocol in contrast": 0.0006136248092516172, "and the write": 0.0005302669797606055, "model the": 0.00014578607172588127, "was 25 therefore": 0.0007069187243653962, "static update write": 0.0007069187243653962, "with the interface": 0.0010404974467465486, "mips mi croprocessor": 0.0007069187243653962, "perform as": 0.00037211255199798987, "is updated by": 0.0008961621690370355, "comparison of interface": 0.0007069187243653962, "the previous": 6.528035032573989e-05, "minimize this": 0.0008439380609635623, "bus these": 0.0006135727277027077, "considering restricting the": 0.0007069187243653962, "of update dependencies": 0.0007069187243653962, "when a": 0.0004928872942249106, "analyze the update": 0.0007069187243653962, "can reduce energy": 0.0007069187243653962, "tackling the": 0.0005357099651292578, "synopsys design compiler": 0.0028276748974615847, "quick retargeting of": 0.0007069187243653962, "to rst get": 0.0007069187243653962, "most clearly we": 0.0007069187243653962, "prefetching using petri": 0.0007069187243653962, "arbitrary relative": 0.0006135727277027077, "bus when the": 0.0007069187243653962, "core may become": 0.0007069187243653962, "hour simulation": 0.000672434525056636, "signals some": 0.0006135727277027077, "data may": 0.00037211255199798987, "power energy": 0.0006135727277027077, "camera": 0.0036544078969263432, "rst data structure": 0.0007069187243653962, "when the core": 0.0007069187243653962, "two cycles although": 0.0007069187243653962, "is believed": 0.00040562922195820145, "respond by": 0.0005357099651292578, "analysis writes we": 0.0007069187243653962, "deadline di and": 0.0007069187243653962, "that reads the": 0.0006480621914731808, "simple implementing a": 0.0007069187243653962, "to construct a": 0.0005257390699908602, "and add it": 0.00048264208165825804, "version used a": 0.0006480621914731808, "so on thus": 0.0005416219901074968, "gcd2 and cs": 0.0028276748974615847, "an overall increase": 0.0005891851332712312, "analyze all arcs": 0.0007069187243653962, "time of": 0.00038974291894041454, "noticed that the": 0.0004366847692560899, "for dependencies": 0.000672434525056636, "can analyze": 0.0004265889579210741, "architecture for the": 0.0013209538593941315, "is not": 3.445177419389282e-05, "information for": 0.0002377729270111597, "a performance improvement": 0.0005031742002451167, "maximize the usefulness": 0.0007069187243653962, "less logic but": 0.0007069187243653962, "sought": 0.00026687650821356236, "being prefetched": 0.0006135727277027077, "a common example": 0.001060533959521211, "a prefetch we": 0.0007069187243653962, "list if a": 0.0005891851332712312, "least one cycle": 0.0005891851332712312, "standardizing a": 0.000672434525056636, "mentor graphics n": 0.0014138374487307924, "peripheral bus master": 0.0007069187243653962, "power by": 0.0004686044148164043, "or writes the": 0.0006480621914731808, "nj 13 762": 0.0007069187243653962, "erals pvci": 0.000672434525056636, "vhdl respectively we": 0.0007069187243653962, "our examples": 0.00034240711578275294, "input buffer": 0.0004611884233198302, "given that": 0.0004212152960906521, "fetched": 0.0002684427603973355, "common examples": 0.0005070901677208704, "delays prefetches until": 0.0007069187243653962, "that provides status": 0.0007069187243653962, "rdy a write": 0.0007069187243653962, "bus because": 0.000672434525056636, "assume that a": 0.00027115973554035555, "following description": 0.0004957258239155829, "cases a register": 0.0007069187243653962, "contents of": 0.0004885115733732603, "data25625710241028512514 total": 0.000672434525056636, "were 100": 0.000579128002236945, "types including": 0.001487177471746749, "struc": 0.00027498817036874753, "including": -6.304877484235905e-05, "have places arcs": 0.0007069187243653962, "net model": 0.0014570943431306287, "a constraint": 0.00026767903441815994, "on wrp addr": 0.0007069187243653962, "one difference between": 0.0005702236393365326, "different prefetching approaches": 0.0006480621914731808, "the prefetching according": 0.0007069187243653962, "wrapper size": 0.000672434525056636, "consumption when": 0.0010141803354417407, "would best": 0.000579128002236945, "schedule for all": 0.0005702236393365326, "tools to": 0.0003245493048622387, "penalties for": 0.0005202045671414484, "on system": 0.00035189980425503185, "into the prefetch": 0.0007069187243653962, "penalties we": 0.0005546801282476369, "25 only": 0.0006135727277027077, "be equal to": 0.0003301382272650751, "lines of": 0.00046993074365234865, "three earlier": 0.000672434525056636, "b a volatile": 0.0007069187243653962, "thus handles": 0.000672434525056636, "in power": 0.0011756879103523355, "their age": 0.0005546801282476369, "having an incoming": 0.0007069187243653962, "hence prefetching": 0.0006135727277027077, "use several known": 0.0007069187243653962, "is one that": 0.00038881119688612825, "core in": 0.001487177471746749, "with bus": 0.00115825600447389, "examples are": 0.00026309535046559185, "required 136 220": 0.0007069187243653962, "core is": 0.0004611884233198302, "transitions": 0.0019320580343402001, "to 1": 0.0009049950323205061, "to 0": 0.0008835042960950926, "may become": 0.0003025233540829436, "and energy in": 0.0012272496185032344, "we looked at": 0.0004767652234671566, "can design": 0.00045436388801848047, "version this control": 0.0007069187243653962, "two registers transitions": 0.0007069187243653962, "pvci wrapper version": 0.002120756173096188, "problem 5": 0.0003648422661712388, "attributes of static": 0.0007069187243653962, "direction for": 0.0006644445361002307, "its execution": 0.0003036791625705869, "whose interface": 0.001344869050113272, "to d": 0.00023949777943203365, "to a": 6.373320356002369e-05, "our test vectors": 0.0014138374487307924, "prefetch unit to": 0.0007069187243653962, "in all": 0.0007944657025053829, "satisfy their": 0.0004686044148164043, "vhdl models": 0.0005546801282476369, "priority sporadic": 0.000672434525056636, "request from": 0.000369621086878962, "0 finally": 0.00041758452943711804, "dynamic scheduling": 0.00036719892453007067, "times": -0.00037807294260669443, "the gcd": 0.0004686044148164043, "2 prefetch registers": 0.0007069187243653962, "the large": 0.00019765488643601364, "data buffer that": 0.0007069187243653962, "updated therefore": 0.000672434525056636, "powerful": 0.00020054314664752224, "user specified": 0.0003560047002145784, "year international": 0.000672434525056636, "it asserts the": 0.0007069187243653962, "unknown to the": 0.0004957679023320091, "without prefetching the": 0.0006480621914731808, "any transition res": 0.0007069187243653962, "wrapper": 0.02888893884148348, "noti cation and": 0.004948431070557773, "in the list": 0.0003539582358397183, "transition having": 0.0006135727277027077, "can lead": 0.0005247058993987975, "have many random": 0.0007069187243653962, "by using": 8.967417032315588e-05, "vlsi systems": 0.0003648422661712388, "cores it is": 0.0006136248092516172, "places the address": 0.0007069187243653962, "the 14th": 0.00032165699786493746, "as developers": 0.000579128002236945, "rst": 0.0025504400000448705, "wrapper so the": 0.0007069187243653962, "and a status": 0.0019441865744195422, "its computation": 0.0003800461140912572, "conjunction with our": 0.0011404472786730653, "peripherals on": 0.000672434525056636, "indicating that": 0.00027168037041092627, "it with a": 0.0004148160397587865, "the system only": 0.0005302669797606055, "average increase of": 0.0006480621914731808, "occur once": 0.000579128002236945, "in order for": 0.00030971914358259283, "tradeoff performance": 0.0006135727277027077, "bw to the": 0.0007069187243653962, "a system read": 0.0007069187243653962, "codec 1674 1904": 0.0007069187243653962, "will be read": 0.0005547272108491349, "cycle old a": 0.0007069187243653962, "describe the": 0.0002471007131198832, "occur at random": 0.0006480621914731808, "represent some": 0.0005202045671414484, "a data output": 0.0007069187243653962, "having only": 0.0004094330803335663, "prefetching we demonstrated": 0.0007069187243653962, "placing that": 0.000672434525056636, "the bw the": 0.0007069187243653962, "tools to evaluate": 0.0006136248092516172, "high speed features": 0.0007069187243653962, "devices capable of": 0.0006136248092516172, "include optimizing a": 0.0007069187243653962, "es two separate": 0.0007069187243653962, "a con": 0.0008843127063047736, "rst step": 0.0003887781964450413, "addition to implementing": 0.0007069187243653962, "iii impact of": 0.0006480621914731808, "the register update": 0.0006480621914731808, "register describes how": 0.0007069187243653962, "never read": 0.000579128002236945, "pfu the prefetch": 0.0007069187243653962, "extra gates": 0.000672434525056636, "core 5": 0.000672434525056636, "cycle reading": 0.000672434525056636, "the increased": 0.00030138222955117467, "bw s any": 0.0007069187243653962, "required for i": 0.0006480621914731808, "to capture a": 0.00048264208165825804, "external data converts": 0.0007069187243653962, "based": -0.004824676911143626, "reading a": 0.0008188661606671326, "0 means that": 0.0005416219901074968, "real time systems": 0.00033663283881962846, "arbitrary translation after": 0.0007069187243653962, "pvci and pvci": 0.0014138374487307924, "largest age": 0.000672434525056636, "for both": 0.00013375494869553967, "information is important": 0.0005702236393365326, "data structures we": 0.0004957679023320091, "translation involves translating": 0.0007069187243653962, "200 mhz ultra": 0.0007069187243653962, "requirements table": 0.0005546801282476369, "automatic solution": 0.000579128002236945, "processes": 0.0005381833325346539, "performance results in": 0.0004767652234671566, "processes among the": 0.0006480621914731808, "10 ns": 0.0005546801282476369, "set can also": 0.0006136248092516172, "our investigation": 0.0003887781964450413, "internals includes": 0.000672434525056636, "to note that": 0.0010066949535360158, "we sought": 0.00045436388801848047, "ii impact of": 0.0007069187243653962, "registers are directly": 0.0007069187243653962, "the system updates": 0.0014138374487307924, "whenever an": 0.00041758452943711804, "one bus": 0.0005357099651292578, "fast internals": 0.000672434525056636, "buffer include volatile": 0.0007069187243653962, "addresses such": 0.0005357099651292578, "thus standardizing": 0.000672434525056636, "improves the": 0.0004801594220456902, "bus based communication": 0.0006480621914731808, "co design for": 0.0007069187243653962, "monotonic assignment": 0.0006135727277027077, "is a con": 0.0006480621914731808, "the vci speci": 0.0007069187243653962, "ri the interference": 0.0007069187243653962, "or another wrapper": 0.0007069187243653962, "conjunction with": 0.000486087635843434, "data output reg": 0.0007069187243653962, "processes can": 0.0003460819422768392, "ken": 0.0002784444721876987, "net models we": 0.0007069187243653962, "to the widely": 0.0005891851332712312, "difference between": 0.00014843667395155895, "digital camera spends": 0.0007069187243653962, "each register based": 0.0007069187243653962, "bus wrapper": 0.039001202453284894, "14 n": 0.0002545545324672152, "key": 2.477386137327523e-05, "assume a": 0.00022300710528287817, "interface that": 0.00036719892453007067, "hits": 0.00024733420087147455, "8 11 79055": 0.0007069187243653962, "first we": 0.00013838520181597003, "0 and adding": 0.0007069187243653962, "an increase on": 0.0006480621914731808, "3 p 279": 0.0004889531170775863, "rst read the": 0.0007069187243653962, "better prefetch registers": 0.0007069187243653962, "the impacts of": 0.0006136248092516172, "peripheral cores since": 0.0007069187243653962, "translation after which": 0.0007069187243653962, "eliminated one random": 0.0007069187243653962, "wrappers prefetching": 0.000672434525056636, "prefetching corresponds": 0.000672434525056636, "as early as": 0.0004205182715313984, "allowed since": 0.0004856981143768762, "terms hit": 0.000672434525056636, "controlled": 0.00012353987108454823, "with keeping": 0.0006135727277027077, "need to be": 0.0007589767738903643, "as above": 0.00022958433098695043, "internal and external": 0.0005112849157933141, "implements the": 0.00029588408411024145, "mapping and": 0.00036031175459629944, "four and six": 0.0007069187243653962, "that core": 0.0006135727277027077, "approach increases the": 0.0005891851332712312, "register heap these": 0.0007069187243653962, "experiments thus its": 0.0007069187243653962, "work may": 0.0004856981143768762, "registers can": 0.0013630916640554416, "could be mapped": 0.0006136248092516172, "i e during": 0.0005891851332712312, "while other": 0.00037211255199798987, "one copy": 0.00035813170133900074, "controller writes": 0.000672434525056636, "in a bus": 0.0005702236393365326, "1904 pvci": 0.000672434525056636, "can appear": 0.00036031175459629944, "that we": 0.0003111962053390227, "consumption over the": 0.0006480621914731808, "from that": 0.00021104037871499246, "core we would": 0.0007069187243653962, "examined": 0.00012394146934342803, "average power": 0.000448043053531884, "in turn": 0.00015494478680865286, "able to handle": 0.0003996736932177202, "set of powerful": 0.0007069187243653962, "the adjust": 0.002689738100226544, "where ri is": 0.0007069187243653962, "out its prefetch": 0.0007069187243653962, "internals separated in": 0.0007069187243653962, "overhead was": 0.0005202045671414484, "core1 situation is": 0.0007069187243653962, "4 experiments": 0.0004219690304817812, "accessed a total": 0.0007069187243653962, "of course apply": 0.0007069187243653962, "showing a core": 0.0007069187243653962, "figure 8": 0.0005289915525535732, "figure 9": 0.00014868054104688134, "technique to overcome": 0.0006136248092516172, "frequently": 0.0001112623506835392, "figure 2": 0.00020908351935437064, "figure 3": 0.00012603501054531433, "figure 4": 7.235437269811586e-05, "figure 5": 0.00017710640045642473, "figure 6": 0.0005778171975237311, "figure 7": 0.00023379067662913304, "more general scheduling": 0.0006136248092516172, "constraint of": 0.0017031287350993205, "systems vol 7": 0.010368995063570892, "well": -0.0017309311183403694, "constraint on": 0.00028870920415700397, "a large": 0.00018257622005910437, "constraint or": 0.0004421563531523868, "some of": 8.398247778349623e-05, "note that": 0.00032807475430459803, "with prefetching table": 0.0007069187243653962, "peripherals serial communication": 0.0007069187243653962, "the ccd preprocessor": 0.002120756173096188, "and access": 0.0010166391720706843, "however core3": 0.000672434525056636, "heuristics to solve": 0.0005702236393365326, "but we": 0.00017181987476632223, "cores size": 0.000672434525056636, "core represents": 0.000672434525056636, "we therefore": 0.0002301091647264758, "however the power": 0.0007069187243653962, "whether using pvci": 0.0007069187243653962, "to completion": 0.0003800461140912572, "21 table": 0.0004856981143768762, "indicating that the": 0.0003867931552375273, "camera system illustrated": 0.0007069187243653962, "i e": 0.00015483964203272986, "unit was manually": 0.0007069187243653962, "i o": 0.0021983020801796716, "elaborate on": 0.0007162634026780015, "increases the switching": 0.0007069187243653962, "that each process": 0.0004957679023320091, "aware that": 0.00040562922195820145, "some common cases": 0.0007069187243653962, "read latency": 0.0011093602564952738, "registers figure": 0.0005546801282476369, "for prefetching": 0.0013441291605956521, "immediately": 9.809057232955138e-05, "a wrapper results": 0.0007069187243653962, "12 summarizes size": 0.0007069187243653962, "prefetching algorithm will": 0.0007069187243653962, "necessary": -6.385810633357606e-05, "assignment therefore": 0.000672434525056636, "wrapper and of": 0.0007069187243653962, "need a method": 0.0011783702665424623, "designer may": 0.0005202045671414484, "copy of": 0.0002159282743253024, "through some": 0.0007837919402348903, "be made": 0.0001546877548713978, "the m": 0.000439280765908378, "the n": 0.0003280809635000414, "s is equal": 0.001560746170119823, "library": 0.0006117105320355343, "and the result": 0.0003270615423782733, "registers stat a": 0.0007069187243653962, "actual storage": 0.000672434525056636, "the s": 0.0004959748691443801, "important to": 0.00046329385049591516, "with some penalties": 0.0007069187243653962, "both registers": 0.000672434525056636, "and so": 0.00012949443867465955, "scheduled by deadline": 0.0007069187243653962, "but we should": 0.0006480621914731808, "78 of": 0.0004957258239155829, "demonstrated": 0.0005151695053529142, "s we need": 0.0005702236393365326, "exponential growth in": 0.0011094544216982698, "receiving the": 0.00031748781095506073, "image frame was": 0.0007069187243653962, "increased when": 0.0010714199302585155, "follows given": 0.00032165699786493746, "be prefetched using": 0.0007069187243653962, "to its": 0.00024154277615000356, "the problem to": 0.0003721441378185483, "variety of features": 0.0007069187243653962, "recent data": 0.0005357099651292578, "from mapping the": 0.0007069187243653962, "three cores were": 0.0007069187243653962, "posses 20": 0.000672434525056636, "a xed": 0.0013625029880794564, "memory system": 0.00032165699786493746, "nets 6": 0.0006135727277027077, "externally from the": 0.0014138374487307924, "be arbitrarily complex": 0.0007069187243653962, "user imposed": 0.0006135727277027077, "schedule them": 0.000579128002236945, "bus to a": 0.0007069187243653962, "additional": -0.000262683191210313, "synthesized": 0.0002552155371905481, "due to longer": 0.0005891851332712312, "this means that": 0.00039107857691458723, "synthesizes to about": 0.0007069187243653962, "when only register": 0.0007069187243653962, "synthesizes": 0.00040939833255453437, "or more": 0.00012096804003601543, "describes": 0.00020304262205001028, "create a schedule": 0.002120756173096188, "master sets the": 0.0007069187243653962, "over an on": 0.0007069187243653962, "is not informed": 0.0006480621914731808, "to its deadline": 0.0007069187243653962, "with large numbers": 0.0005112849157933141, "unit to": 0.00039513023928555534, "by a priority": 0.0007069187243653962, "be a multiple": 0.00048264208165825804, "gain": 0.00011385930341696291, "and are": 0.00010148277892952207, "highest": 0.0011423410523482566, "register indicates comple": 0.0007069187243653962, "it must": 0.00017638934787568257, "technique should": 0.0005202045671414484, "used a bus": 0.0007069187243653962, "register that indicates": 0.0014138374487307924, "register attributes": 0.0020173035751699085, "the system power": 0.0006136248092516172, "communication encryption and": 0.0007069187243653962, "in size for": 0.0005547272108491349, "and 10 therefore": 0.0007069187243653962, "registers that": 0.0029861227054475185, "a transition that": 0.0006136248092516172, "in a hard": 0.0004612275701174977, "process period the": 0.0007069187243653962, "overview our": 0.0004767247579075345, "provides a complete": 0.0005702236393365326, "small even": 0.0004611884233198302, "erik": 0.00033219407300063306, "2 we provided": 0.0007069187243653962, "approach constructs": 0.0006135727277027077, "executed finally the": 0.0006480621914731808, "relative priorities as": 0.0007069187243653962, "is initiated": 0.0007162634026780015, "which has no": 0.00044808108451851775, "the internals": 0.004992121154228733, "type is volatile": 0.0007069187243653962, "prefetching schedule for": 0.0007069187243653962, "our model to": 0.0004767652234671566, "has the features": 0.0007069187243653962, "in other words": 0.0003476841999116192, "the ccd and": 0.002592248765892723, "read only and": 0.0017106709180095979, "out of a": 0.0003867931552375273, "typical con": 0.000672434525056636, "list if": 0.0008351690588742361, "gate capacities": 0.000672434525056636, "test a schedule": 0.0007069187243653962, "set passes": 0.0006135727277027077, "done we can": 0.0006480621914731808, "and were used": 0.0005891851332712312, "es the": 0.000448043053531884, "mapping we can": 0.0007069187243653962, "list is": 0.0002927392125988619, "transitions to the": 0.0005702236393365326, "a static update": 0.0007069187243653962, "codesign and prototyping": 0.0012961243829463615, "reported in": 0.00019996158336924198, "rapid silicon": 0.000672434525056636, "in stat we": 0.0007069187243653962, "2 task registers": 0.0007069187243653962, "view a register": 0.0007069187243653962, "performance for reads": 0.0007069187243653962, "in gates middle": 0.0014138374487307924, "wrapper now must": 0.0007069187243653962, "passes this": 0.0005202045671414484, "needed however": 0.0004611884233198302, "its corresponding prefetch": 0.0007069187243653962, "we implemented the": 0.0004069131714593598, "met for": 0.0004767247579075345, "not feasible thus": 0.0007069187243653962, "limited": 2.8808821708144096e-05, "the second": 5.990367650458223e-05, "design in addition": 0.0006480621914731808, "1997 for further": 0.0006136248092516172, "system design": 0.0002829810257171451, "based ag": 0.0020173035751699085, "consists": -0.00014552965602532592, "we either": 0.0004686044148164043, "whose": -0.0002803665894962197, "we propose": 0.0001559785810052993, "calculate": 0.00011536438522713761, "assigning": 0.00014769547921568877, "the periods of": 0.0005031742002451167, "system bus whose": 0.0007069187243653962, "n registers": 0.0011093602564952738, "three core": 0.0006135727277027077, "to analyze": 0.0010318985690626224, "dependency between either": 0.0007069187243653962, "unit by not": 0.0007069187243653962, "prefetching rtpf the": 0.0007069187243653962, "read the core": 0.004241512346192376, "and with no": 0.0005302669797606055, "common types of": 0.0005702236393365326, "gates or more": 0.0007069187243653962, "will impact this": 0.0007069187243653962, "5000 instructions per": 0.0007069187243653962, "was only 1": 0.0012961243829463615, "10k": 0.0008350981797213147, "vhdl": 0.0017694907818160575, "arcs that must": 0.0007069187243653962, "likely": 5.172682264898756e-05, "time less": 0.000448043053531884, "both our synthesis": 0.0007069187243653962, "we created three": 0.0007069187243653962, "implemented": -0.00012648331213593907, "time will be": 0.0008596985879282609, "has such": 0.0005546801282476369, "the given register": 0.0007069187243653962, "activities the example": 0.0007069187243653962, "be acm transactions": 0.0007069187243653962, "describe both internal": 0.0007069187243653962, "the wrapper ver": 0.0007069187243653962, "architectures for bus": 0.0007069187243653962, "ver sions when": 0.0007069187243653962, "heuristics 5": 0.0006135727277027077, "heuristics 4": 0.0006135727277027077, "time prefetching work": 0.0007069187243653962, "wrapper was": 0.0033621726252831803, "lowest are gcd1": 0.0007069187243653962, "core over the": 0.0007069187243653962, "register and a": 0.0012272496185032344, "this point": 0.00017033781801784664, "simply uses": 0.0005546801282476369, "time a prefetch": 0.0007069187243653962, "met": 0.00018444368931944108, "register access constraints": 0.0014138374487307924, "a technique for": 0.00032121124131383253, "100": 0.00014233551912332703, "table iv we": 0.0006480621914731808, "called prefetching that": 0.0007069187243653962, "on addr and": 0.0007069187243653962, "prefetching increased": 0.0006135727277027077, "systems fast prototyping": 0.0007069187243653962, "standard seem": 0.000672434525056636, "2 general": 0.0004094330803335663, "prefetching increases": 0.0006135727277027077, "prefetching to create": 0.0007069187243653962, "cores as above": 0.0007069187243653962, "and b have": 0.0004612275701174977, "of registers": 0.004361346537163436, "marketability we demonstrated": 0.0007069187243653962, "b core2": 0.000672434525056636, "sets the read": 0.0007069187243653962, "core2 the": 0.000672434525056636, "capture the": 0.0002306368547995992, "core 2 non": 0.0007069187243653962, "the operation": 0.00042735356778185425, "1 then set": 0.0006480621914731808, "described in": 0.0001391686409667032, "fails the": 0.0003539281935518351, "whether the": 0.0004165053184734699, "system illustrated": 0.0006135727277027077, "peripheral cores typically": 0.0007069187243653962, "that even": 0.00021191148425012758, "present it": 0.00043147123976246704, "an interrupt when": 0.0006480621914731808, "model we": 0.0007936722294329546, "processes registers to": 0.0007069187243653962, "know that": 0.0005301025776570555, "ware": 0.0003072126438620882, "present in": 0.0003743510720900672, "acm transactions": 0.0023633282384633654, "batcher robert walker": 0.0007069187243653962, "read request over": 0.0007069187243653962, "additional internal transfers": 0.0007069187243653962, "indicates that we": 0.0005202487233732743, "consumption 7 conclusions": 0.0007069187243653962, "operations 6": 0.0005357099651292578, "by eliminating the": 0.00044808108451851775, "prefetched second we": 0.0007069187243653962, "on the peripheral": 0.0014138374487307924, "to provide a": 0.000256176970270602, "important in": 0.000249909945609102, "ocb this": 0.000672434525056636, "implementations": 9.588165362373002e-05, "synthesis on": 0.0005070901677208704, "core s readable": 0.0007069187243653962, "ieee transactions": 0.00014295868448541997, "ccd 1439": 0.000672434525056636, "digital converter": 0.0005546801282476369, "core internals our": 0.0007069187243653962, "a speci": 0.0010714199302585155, "ieee transactions on": 0.00018270176448398635, "the processor": 0.00021916867986014713, "75 7": 0.0005202045671414484, "replacing": 0.00018126608724353078, "of memory": 0.0002154738825952795, "pvci or another": 0.0007069187243653962, "size and energy": 0.0014138374487307924, "we introduced": 0.0003322222680501153, "the data puts": 0.0007069187243653962, "internal registers get": 0.0007069187243653962, "attempt": 8.273437036622444e-05, "third": -2.7612092975733672e-05, "more i o": 0.0006480621914731808, "9 adjust": 0.000672434525056636, "we annotate": 0.0005202045671414484, "focusing on bus": 0.0007069187243653962, "time required to": 0.0006602764545301502, "dependency prefetching on": 0.0007069187243653962, "the corresponding prefetch": 0.0007069187243653962, "update to": 0.000754640657980585, "and not the": 0.00036410156086490175, "the third chart": 0.0014138374487307924, "of all three": 0.0004441117421466276, "register set can": 0.002120756173096188, "larger examples as": 0.0007069187243653962, "occurring combinations of": 0.0007069187243653962, "prefetch heuristic needs": 0.0007069187243653962, "4 response": 0.0006135727277027077, "these experiments thus": 0.0007069187243653962, "before": -0.00022846821046965132, "vectors for": 0.00033716764635552274, "overhead seems": 0.0006135727277027077, "chip such": 0.0006135727277027077, "registers have": 0.0005070901677208704, "combination": 8.696797361877262e-05, "prefetch core": 0.000672434525056636, "which a": 0.0007619966888663736, "register le or": 0.0007069187243653962, "include registers": 0.000672434525056636, "work may include": 0.0006480621914731808, "unit is": 0.0010326759576342404, "10 hours": 0.0005357099651292578, "times deadline": 0.000672434525056636, "or trigger updates": 0.0007069187243653962, "others if this": 0.0007069187243653962, "minas dasygenis erik": 0.0007069187243653962, "our heuristic uses": 0.0007069187243653962, "bw nj": 0.000672434525056636, "increase thus": 0.000579128002236945, "prefetches until done": 0.0007069187243653962, "bw ns": 0.000672434525056636, "time ci": 0.0006135727277027077, "ned register update": 0.0007069187243653962, "side": 3.654770867062729e-05, "structure of the": 0.00020220593698268508, "write only access": 0.0014138374487307924, "on very": 0.00029171477350266344, "of registers we": 0.0012272496185032344, "behavior is": 0.000247355193419503, "two versions": 0.0003442253192114134, "must be the": 0.0003301382272650751, "and seek": 0.0004957258239155829, "system preprocessor": 0.000672434525056636, "achievable through": 0.0005202045671414484, "s registers gcd1": 0.0007069187243653962, "have a": 0.00024190350213717192, "as possible in": 0.0003867931552375273, "elaborate on this": 0.0005416219901074968, "power results": 0.000579128002236945, "in an average": 0.0004957679023320091, "to additional": 0.0004265889579210741, "reader": 9.225591668225697e-05, "always strictly increase": 0.0014138374487307924, "process has a": 0.0005112849157933141, "describes our update": 0.0007069187243653962, "languages interface co": 0.0007069187243653962, "wherein we": 0.0006135727277027077, "that a process": 0.0004441117421466276, "n d the": 0.0005891851332712312, "bus and": 0.003020298678337269, "once cycle": 0.000672434525056636, "of 25 5": 0.0007069187243653962, "and prototyping": 0.0009914516478311658, "data and a": 0.0005031742002451167, "schedule as": 0.0004094330803335663, "the prefetching problem": 0.002592248765892723, "the core over": 0.0007069187243653962, "1 cyclic": 0.0006135727277027077, "we assume that": 0.00027619575076506537, "register d simultaneously": 0.0007069187243653962, "the synopsys power": 0.0007069187243653962, "above there was": 0.0007069187243653962, "regarding when": 0.0006135727277027077, "features": 0.000367820673050399, "are equal": 0.0002301091647264758, "be sent to": 0.00037558139545189475, "effectiveness of": 0.00021412302864534004, "bus for a": 0.0014138374487307924, "of 1": 0.0002475020497106413, "of 0": 0.0005906919540610122, "described dependencies between": 0.0007069187243653962, "dependency model we": 0.0007069187243653962, "annotated": 0.000231147816145576, "applications interface": 0.000672434525056636, "read from the": 0.0008470351068601643, "done only after": 0.0006136248092516172, "an output ag": 0.0007069187243653962, "allow user specified": 0.0007069187243653962, "2": 0, "address lines": 0.001344869050113272, "50 0 where": 0.0007069187243653962, "mhz ultra": 0.0005546801282476369, "outputting": 0.00041754908986065735, "of a": 0.0, "of n": 0.00011556343950474621, "of m": 0.00015571927634909938, "the initial": 0.00010745957446145516, "overall improvement": 0.0005357099651292578, "samples external": 0.000672434525056636, "of s": 0.0002968733479031179, "write request for": 0.0014138374487307924, "lines were necessary": 0.0007069187243653962, "with three": 0.0002573155723169002, "data structure needed": 0.0007069187243653962, "of execution": 0.0002668991594194878, "of update": 0.0011756879103523355, "was directly": 0.0005546801282476369, "respond by placing": 0.0007069187243653962, "type is": 0.0002877290851352937, "enables": 0.00012274019917605332, "not possible to": 0.00029449782608255334, "it represents the": 0.000456617617534367, "inducements there": 0.000672434525056636, "random intervals and": 0.0007069187243653962, "core we needed": 0.0007069187243653962, "need some": 0.0006709763903328363, "adjust contains": 0.000672434525056636, "the wrapper can": 0.0012961243829463615, "and internal": 0.0019143012674065736, "seem": 0.00010620096707489616, "seek": 0.0005473535615144621, "read and write": 0.00036257839092479634, "pvci the": 0.000672434525056636, "bus for an": 0.0007069187243653962, "1997 deadline": 0.000672434525056636, "in embedded networking": 0.0007069187243653962, "up to": 0.0003815627799520275, "with its internal": 0.0007069187243653962, "when the": 0.0002507804924477837, "cores will": 0.0006135727277027077, "problem is": 0.00021064726122985682, "util and utilization": 0.0007069187243653962, "using this information": 0.0004660999056659608, "on the rdata": 0.0007069187243653962, "data which in": 0.0007069187243653962, "any output to": 0.0007069187243653962, "bound for register": 0.0006480621914731808, "register i and": 0.0014138374487307924, "the event of": 0.0004020200703161443, "seek to minimize": 0.0005702236393365326, "consumed": 0.0006330674044012666, "m": -0.00041646997048751775, "differing register access": 0.0007069187243653962, "we are": 9.543011315571418e-05, "s marketability we": 0.0007069187243653962, "buffer register in": 0.0007069187243653962, "because the mips": 0.0006480621914731808, "consumer": 0.0002937504559454134, "a 1 b": 0.0004957679023320091, "particular application for": 0.0006136248092516172, "duration the": 0.0004856981143768762, "system to read": 0.0007069187243653962, "a dual 200": 0.0007069187243653962, "performance improvement at": 0.0007069187243653962, "view a": 0.00034797867446933594, "does not include": 0.0003301382272650751, "for a read": 0.0010225698315866282, "unit but": 0.0005357099651292578, "prefetching and a": 0.0007069187243653962, "scenario in": 0.0003773203289902925, "thanailakis a combined": 0.0007069187243653962, "technique should be": 0.0006136248092516172, "cycles for reading": 0.0007069187243653962, "per core": 0.000672434525056636, "as the previous": 0.0004767652234671566, "as soon as": 0.00026436846620929693, "such interfacing many": 0.0007069187243653962, "wrappers could allow": 0.0007069187243653962, "hierarchical bus": 0.0006135727277027077, "another register within": 0.0007069187243653962, "writes the data": 0.0006136248092516172, "understand this prefetching": 0.0007069187243653962, "and created": 0.0005357099651292578, "mw 95": 0.000672434525056636, "will update": 0.0005070901677208704, "ccd data": 0.000672434525056636, "wrapper no bw": 0.0014138374487307924, "consumption this is": 0.0006480621914731808, "rtpf the": 0.000672434525056636, "integrated with its": 0.0006480621914731808, "system is the": 0.00037558139545189475, "capacities and": 0.0004957258239155829, "size overhead seems": 0.0007069187243653962, "priority for our": 0.0006480621914731808, "architecture": 0.0007396491638834698, "increase or decrease": 0.0013836827103524928, "us with": 0.0002858000195201557, "in milliwatts the": 0.0007069187243653962, "since the core": 0.0006480621914731808, "is necessarily at": 0.0007069187243653962, "testing": 8.966655985295958e-05, "prefetching problem to": 0.0014138374487307924, "and simulation of": 0.0004266251678317711, "can thus": 0.00028206041760248205, "updates in section": 0.0006480621914731808, "is standardizing": 0.000672434525056636, "include induced": 0.000672434525056636, "core the": 0.0013630916640554416, "sporadic processes": 0.0006135727277027077, "writes to": 0.0011401383422737718, "to point transfer": 0.0006136248092516172, "tradeoff of prefetching": 0.0007069187243653962, "and then asserting": 0.0014138374487307924, "register in": 0.0019143012674065736, "typically extremely simple": 0.0007069187243653962, "deadline di where": 0.0007069187243653962, "externally then register": 0.0007069187243653962, "studied problem of": 0.0007069187243653962, "behavioral vhdl": 0.000579128002236945, "resulted in": 0.000827590551060137, "two important": 0.0002867594332785328, "overcoming the performance": 0.0007069187243653962, "update arc": 0.000672434525056636, "satisfy differing": 0.000672434525056636, "a write an": 0.0007069187243653962, "the need to": 0.0011536231954078098, "our update dependency": 0.0056553497949231694, "contents of registers": 0.0005891851332712312, "be copied": 0.00039513023928555534, "always strictly": 0.001344869050113272, "registers affect both": 0.0007069187243653962, "is also updated": 0.0006480621914731808, "synthesized the cores": 0.0007069187243653962, "of processes registers": 0.0007069187243653962, "we determine": 0.0002927392125988619, "all registers of": 0.0006480621914731808, "cycle of 25": 0.0007069187243653962, "therefore the": 0.00022773793450383192, "predict these": 0.0006135727277027077, "is read only": 0.0011404472786730653, "is used we": 0.00042351755343008213, "a result": 0.00012077138807500178, "therefore we now": 0.0005547272108491349, "results the average": 0.0005891851332712312, "only where the": 0.0006136248092516172, "prefetched this deadline": 0.0007069187243653962, "all details": 0.0005070901677208704, "puts": 0.00024733420087147455, "the results": 0.00027902181300333605, "situation figure": 0.000579128002236945, "in a register": 0.0004767652234671566, "synopsys design": 0.002689738100226544, "register attributes can": 0.0007069187243653962, "trigger": 0.0004848459995282158, "basic": -9.489034608221803e-05, "are extremely important": 0.0005702236393365326, "time constraint greater": 0.0007069187243653962, "request is detected": 0.0014138374487307924, "different design": 0.0004856981143768762, "our automated approach": 0.0007069187243653962, "task for example": 0.0005112849157933141, "microwatts 13994805601521energy w": 0.0007069187243653962, "access constraints the": 0.0014138374487307924, "register being": 0.000579128002236945, "write by the": 0.0006136248092516172, "a simple de": 0.0007069187243653962, "because of": 0.00019715491768996422, "importantly if": 0.000672434525056636, "vi contains": 0.00115825600447389, "time analysis": 0.0013625029880794564, "performance 19 fig": 0.0007069187243653962, "power 6": 0.000579128002236945, "and timing diagrams": 0.0007069187243653962, "assignment to schedule": 0.0007069187243653962, "cant": 0.00040939833255453437, "found in": 0.00010728043110808928, "the registers for": 0.0007069187243653962, "we used": 0.0007582312711218419, "approach if we": 0.0007069187243653962, "included in our": 0.0004660999056659608, "with no bus": 0.0007069187243653962, "ai is the": 0.0006136248092516172, "system power overhead": 0.0007069187243653962, "the bus must": 0.0007069187243653962, "tradeoff with": 0.000579128002236945, "s interface behavior": 0.0007069187243653962, "showing": 0.00021134774396541328, "of current": 0.0006027644591023493, "meets": 0.00021545559575130132, "dependencies updates to": 0.0007069187243653962, "rst that means": 0.0007069187243653962, "an additional": 0.00017362494540015054, "power w": 0.0012271454554054154, "differing": 0.0002538552539266851, "and heuristic": 0.0004421563531523868, "through consecutive addresses": 0.0007069187243653962, "to start and": 0.0006136248092516172, "how the": 0.00033769384365013594, "with the smallest": 0.00034864973162358434, "of register i": 0.0014138374487307924, "namely adjust codec": 0.0007069187243653962, "register in the": 0.0004767652234671566, "98 1 energy": 0.0007069187243653962, "use the priority": 0.0006480621914731808, "ments in our": 0.0007069187243653962, "describe later": 0.0005546801282476369, "protocol": 0.0009229150818171009, "satis es the": 0.0005547272108491349, "for prefetching to": 0.0006136248092516172, "will likely consume": 0.0007069187243653962, "their age constraint": 0.0007069187243653962, "get the data": 0.0005547272108491349, "assigned": 0.000243883210772864, "each core with": 0.0007069187243653962, "continuously to provide": 0.0007069187243653962, "the rd": 0.0006135727277027077, "the update arc": 0.0007069187243653962, "therefore view a": 0.0007069187243653962, "in the wrapper": 0.0011094544216982698, "noti cation in": 0.0028276748974615847, "neither an age": 0.0007069187243653962, "equal to 1": 0.0022354065570158567, "the well": 0.0002003511155027491, "a computation": 0.00027168037041092627, "the interference": 0.00039849014513562047, "determine whether we": 0.0006480621914731808, "xed duration the": 0.0007069187243653962, "constraints and thus": 0.0005702236393365326, "and wellings 1997": 0.0035345936218269805, "reuse": 0.00036359034314546436, "chip bus standard": 0.0007069187243653962, "bus and the": 0.0006136248092516172, "model based": 0.0002802466067123141, "created three versions": 0.0007069187243653962, "performing": 0.00019497234088090902, "internals whereas": 0.000672434525056636, "signal": 0.00010834929139516753, "with power": 0.0004856981143768762, "entirely eliminated": 0.0006135727277027077, "higher priority": 0.0006490986097244774, "may be when": 0.0006480621914731808, "performance degradation at": 0.0007069187243653962, "among the m": 0.0005891851332712312, "provides the worst": 0.0007069187243653962, "3 1 cyclic": 0.0007069187243653962, "by the user": 0.0003025490330027367, "utilization for register": 0.0007069187243653962, "performance increase furthermore": 0.0007069187243653962, "our requirements 6": 0.0007069187243653962, "core generates an": 0.0007069187243653962, "use the scheduling": 0.0007069187243653962, "using this approach": 0.00044808108451851775, "peripheral i o": 0.002120756173096188, "they had only": 0.0006480621914731808, "bw s architecture": 0.0007069187243653962, "ns performance w": 0.0014138374487307924, "in an": 0.00011683243094759352, "to read": 0.0011034540680801826, "prefetching the md": 0.0007069187243653962, "processor the internal": 0.0007069187243653962, "of 0 also": 0.0007069187243653962, "to real": 0.0003245493048622387, "higher priority we": 0.0006480621914731808, "and core": 0.000579128002236945, "bit where that": 0.0007069187243653962, "automatically": 7.132360471435819e-05, "test 8": 0.0005546801282476369, "a source other": 0.0006480621914731808, "user of a": 0.0005416219901074968, "its internals": 0.000672434525056636, "of that core": 0.0007069187243653962, "down": 4.374658434375736e-05, "corresponding utilization bounds": 0.0007069187243653962, "even more efficient": 0.0005416219901074968, "model to allow": 0.0005702236393365326, "an interrupt": 0.000953449515815069, "initial": -7.80995537038154e-05, "use a": 0.0003855615768409044, "present a technique": 0.0005031742002451167, "was 50 the": 0.0007069187243653962, "shows a re": 0.0006480621914731808, "status regis ters": 0.0007069187243653962, "approach has an": 0.0006480621914731808, "retarget": 0.001663899160913263, "generates one entity": 0.0007069187243653962, "test a": 0.00036031175459629944, "described earlier the": 0.0005547272108491349, "our automated": 0.0005357099651292578, "interval t": 0.00039513023928555534, "registers describe our": 0.0007069187243653962, "register types for": 0.0007069187243653962, "bounds": 4.4272396088200804e-05, "heuristic used to": 0.0007069187243653962, "over a": 0.00014087985586561582, "not have": 0.0001172781796864848, "by adding prefetching": 0.0007069187243653962, "core that": 0.0005202045671414484, "then proceed": 0.00038576873972901294, "increase the": 0.00015571927634909938, "rst schedule": 0.000672434525056636, "registers gcd1 gcd2": 0.002120756173096188, "2 rate monotonic": 0.0007069187243653962, "thanailakis": 0.0006135206549939151, "satisfy differing register": 0.0007069187243653962, "out of": 0.00014087985586561582, "need two data": 0.0007069187243653962, "bw to cores": 0.0007069187243653962, "s any performance": 0.0007069187243653962, "details on": 0.0005587060636297911, "ex size": 0.000672434525056636, "time in which": 0.0005416219901074968, "bw a bus": 0.002120756173096188, "details of": 0.00017241829252193812, "ns performance": 0.001344869050113272, "i ed possible": 0.0007069187243653962, "overhead per read": 0.0007069187243653962, "tr computer": 0.0005546801282476369, "by an update": 0.0012272496185032344, "thousand extra gates": 0.0007069187243653962, "the corresponding priorities": 0.0007069187243653962, "listed combinations": 0.000672434525056636, "pseudo": 0.00016542704758391814, "a tradeoff with": 0.0007069187243653962, "accurate model": 0.000448043053531884, "overview in some": 0.0007069187243653962, "size of": 0.00044651348432803324, "t t": 0.0002270018690472333, "a taxonomy": 0.0003800461140912572, "a system bus": 0.0007069187243653962, "a prefetch": 0.005154648562980447, "the bus and": 0.0011094544216982698, "t c": 0.0002937753880839251, "wrapper receives the": 0.0007069187243653962, "situation the data": 0.0006480621914731808, "one bus leads": 0.0007069187243653962, "vahid and givargis": 0.0007069187243653962, "problems or of": 0.0006480621914731808, "are used heavily": 0.0007069187243653962, "register setting the": 0.0007069187243653962, "for cores we": 0.0007069187243653962, "example figure": 0.0006120728513778816, "was created": 0.0003539281935518351, "0": -0.003199070641518641, "bias a b": 0.0007069187243653962, "sw applications virtual": 0.0007069187243653962, "analogous": 0.00010233877781733916, "will not": 0.00011651352528444359, "time required": 0.0007364502548154259, "in fifo we": 0.0007069187243653962, "type and structure": 0.0006480621914731808, "we implemented which": 0.0007069187243653962, "and stores the": 0.0004767652234671566, "deadline indicates that": 0.0007069187243653962, "7 conclusions while": 0.0007069187243653962, "2 pvci after": 0.0007069187243653962, "model in conjunction": 0.0007069187243653962, "item": 0.0005573789829603451, "approaches although": 0.0005357099651292578, "for register set": 0.0014138374487307924, "to come": 0.00034991731919541044, "eliminating the": 0.0006270104351418491, "note that a": 0.0002784917422788943, "without prefetching bw": 0.0014138374487307924, "assignment prior": 0.000672434525056636, "and power ideally": 0.0007069187243653962, "read them from": 0.0007069187243653962, "one picture": 0.0006135727277027077, "bias where bias": 0.0007069187243653962, "that we used": 0.0004176199750299741, "s architecture and": 0.0006480621914731808, "core3 we can": 0.0014138374487307924, "a token reaches": 0.0006480621914731808, "is also provided": 0.0005891851332712312, "adds": 0.00013747850397194226, "addr": 0.0007162026148139026, "it this analysis": 0.0006480621914731808, "write an": 0.00043664770553437406, "results are summarized": 0.00044031795313137723, "processes and a": 0.0005202487233732743, "fewer internal": 0.0006135727277027077, "international": 1.2568630307948075e-05, "same between": 0.000579128002236945, "to relax as": 0.0007069187243653962, "table ii impact": 0.0007069187243653962, "lakes": 0.0003423780563653056, "incoming arc": 0.000579128002236945, "control line": 0.0012271454554054154, "an item must": 0.0014138374487307924, "to prefetch all": 0.0007069187243653962, "idle however": 0.000672434525056636, "an example of": 0.00018950955332064717, "reader to": 0.00027333085391105803, "several cores": 0.0006135727277027077, "i ai is": 0.0007069187243653962, "maximize hits": 0.000672434525056636, "sorted rst by": 0.0007069187243653962, "can see how": 0.0005702236393365326, "and s is": 0.00036108134562629415, "bus wrapper we": 0.0007069187243653962, "is performance": 0.0010714199302585155, "registers for a": 0.0005702236393365326, "to md was": 0.0014138374487307924, "is that": 3.415775704475951e-05, "the mapping and": 0.0006480621914731808, "the priority of": 0.0008961621690370355, "the time it": 0.0003539582358397183, "associated with": 0.00036062713683254223, "simple peripheral": 0.000672434525056636, "combined dma and": 0.0007069187243653962, "6 deadline monotonic": 0.0007069187243653962, "independent periodic processes": 0.0007069187243653962, "this example throughout": 0.0006480621914731808, "less than or": 0.00030178661077068274, "2 non pvci": 0.0007069187243653962, "random times we": 0.0007069187243653962, "wrappers for each": 0.0007069187243653962, "bottom approaches although": 0.0007069187243653962, "from the system": 0.0012705526602902462, "and updated": 0.0007969802902712409, "present in our": 0.0011404472786730653, "making": 4.103373631976979e-05, "responsible for keeping": 0.0007069187243653962, "data into a": 0.0005202487233732743, "only and": 0.0009780948501036475, "s contents": 0.0005357099651292578, "devices that communicate": 0.0007069187243653962, "scheduling": 0.0018988476859798065, "therefore for a": 0.0005112849157933141, "10 hours and": 0.0007069187243653962, "future tool would": 0.0007069187243653962, "known real time": 0.0014138374487307924, "the following prefetch": 0.0007069187243653962, "codec cores": 0.0033621726252831803, "is 10 and": 0.0006136248092516172, "described below by": 0.0007069187243653962, "register likewise": 0.000672434525056636, "core has a": 0.0012961243829463615, "as chip capacities": 0.0007069187243653962, "both the operation": 0.0007069187243653962, "digital camera system": 0.0014138374487307924, "well in": 0.00023386490593272857, "made over the": 0.0006136248092516172, "may": -0.006368071988183408, "max": 0.00018713074182229145, "version the core": 0.0007069187243653962, "and core internals": 0.0007069187243653962, "from custom": 0.0012271454554054154, "gates this increase": 0.0007069187243653962, "executive approach the": 0.0007069187243653962, "models requiring 215": 0.0007069187243653962, "we compare": 0.000198035765789096, "bw register": 0.000672434525056636, "used to store": 0.0003996736932177202, "change until the": 0.0007069187243653962, "performance overhead of": 0.0005702236393365326, "lsi": 0.00041754908986065735, "performance power": 0.0012271454554054154, "by data": 0.0003887781964450413, "use performing a": 0.0007069187243653962, "systems vol": 0.006490067551331223, "with a transition": 0.0011404472786730653, "group": 5.2266443711983264e-05, "monitor": 0.0004291061396339148, "writes from": 0.000579128002236945, "interesting": 8.365498812160739e-06, "process periods": 0.0006135727277027077, "creates new": 0.0004686044148164043, "constraint must": 0.0005546801282476369, "register can": 0.0005070901677208704, "increase in peripheral": 0.0007069187243653962, "schedule called a": 0.0007069187243653962, "will require": 0.0002867594332785328, "approach for tackling": 0.0007069187243653962, "136": 0.0002684427603973355, "in comparison real": 0.0007069187243653962, "the computation we": 0.00048264208165825804, "decrease power depending": 0.0007069187243653962, "like arbitration": 0.000672434525056636, "middle and": 0.0008351690588742361, "contains data pertaining": 0.0007069187243653962, "fifo we acm": 0.0007069187243653962, "that in our": 0.00039738933697529413, "a strobe control": 0.0007069187243653962, "prefetching technique": 0.002454290910810831, "we have failed": 0.0006136248092516172, "es our": 0.000672434525056636, "and coherency issues": 0.0007069187243653962, "registers we immediately": 0.0007069187243653962, "rst copying the": 0.0007069187243653962, "register i can": 0.0007069187243653962, "case for": 0.00035781352520800703, "priorities of registers": 0.0007069187243653962, "our cores for": 0.0007069187243653962, "indicate the operation": 0.0007069187243653962, "data for": 0.00021730406142948092, "age and access": 0.002120756173096188, "registers gcd1": 0.0020173035751699085, "the integrated bus": 0.0007069187243653962, "heuristics that": 0.00039189597011744516, "number of": 9.280238773567177e-05, "the hierarchical bus": 0.0006480621914731808, "heuristics for updating": 0.0006480621914731808, "key to a": 0.0005702236393365326, "cantly less energy": 0.0007069187243653962, "controller s bus": 0.0007069187243653962, "the read latency": 0.0012961243829463615, "thus our model": 0.0006136248092516172, "even provide": 0.0006135727277027077, "monitor the ocb": 0.0007069187243653962, "bus processor": 0.000672434525056636, "access time constraint": 0.008483024692384752, "energy increases furthermore": 0.0007069187243653962, "processor can accommodate": 0.0007069187243653962, "core2 s registers": 0.0007069187243653962, "greater percentage performance": 0.0014138374487307924, "the maximum interference": 0.0006480621914731808, "remain in": 0.0003388797240235614, "sporadic processes in": 0.0007069187243653962, "to their priorities": 0.0007069187243653962, "increase from prefetching": 0.0007069187243653962, "first": -0.00030249767952178914, "wrapper performance 19": 0.0007069187243653962, "size w o": 0.0007069187243653962, "making it": 0.0002969571986820718, "updated in": 0.00035189980425503185, "wrapper performance 11": 0.0007069187243653962, "4 3 commonly": 0.0007069187243653962, "wrapper performance 15": 0.0007069187243653962, "interface a core": 0.0007069187243653962, "rm pf time": 0.0007069187243653962, "we must also": 0.00041210047264652596, "proceed to": 0.0002867594332785328, "the paper": 9.080235309099187e-05, "point we": 0.00024798743457219005, "time prefetching": 0.012776255976076085, "peripheral bus in": 0.0007069187243653962, "s bw": 0.0006135727277027077, "gain performance by": 0.0007069187243653962, "write the controller": 0.0007069187243653962, "20k gates the": 0.0007069187243653962, "many address lines": 0.0007069187243653962, "rather just": 0.000579128002236945, "is empty we": 0.0004612275701174977, "the rate at": 0.0007735863104750546, "contains two": 0.0003036791625705869, "complex problems": 0.0004686044148164043, "as simple as": 0.00042984929396413043, "rate monotonic priority": 0.004561789114692261, "unit md": 0.000672434525056636, "storage places whenever": 0.0007069187243653962, "11": -0.000924591264582304, "10": -0.0021732585074643357, "13": -0.00036622248020581866, "12": -0.0014189191789190415, "15": -0.00015992549364326567, "14": -0.0003460105697853642, "17": -0.00011385930341696291, "19": -9.823073824077426e-05, "now consider": 0.00019138526454968817, "cycle is therefore": 0.0007069187243653962, "to d0 whenever": 0.0007069187243653962, "core typically has": 0.0007069187243653962, "equal to their": 0.0005891851332712312, "bridge places an": 0.0007069187243653962, "stays the same": 0.0005702236393365326, "extra cycles compared": 0.0007069187243653962, "next action performed": 0.0007069187243653962, "as synthesizable": 0.000672434525056636, "handles reads": 0.000672434525056636, "interface is not": 0.0006136248092516172, "other words": 0.0002640680290510818, "ned adjust": 0.000672434525056636, "of a pfu": 0.0006480621914731808, "of registers that": 0.0010832439802149936, "initial time required": 0.0007069187243653962, "efficient": -5.172682264898756e-05, "synthesis generates two": 0.0007069187243653962, "purposes only although": 0.0007069187243653962, "may have many": 0.0005547272108491349, "performance": -0.003073856307550184, "switching": 0.0005513261637044762, "the structure type": 0.0007069187243653962, "200": 0.00012761050878535841, "times deadline monotonic": 0.0007069187243653962, "204": 0.0002565958608610363, "the contents of": 0.0005848425235824139, "cycles rather": 0.000672434525056636, "requested service process": 0.0007069187243653962, "from some external": 0.0007069187243653962, "checksum information for": 0.0007069187243653962, "depending on the": 0.00019236044533260685, "noti cation": 0.009203590915540615, "execution a": 0.00039189597011744516, "several experiments showing": 0.0007069187243653962, "not handle": 0.00039513023928555534, "soft cores": 0.000672434525056636, "separating a core": 0.0014138374487307924, "execution internal": 0.000672434525056636, "internal registers over": 0.0007069187243653962, "read request": 0.0021832385276718703, "of registers found": 0.0007069187243653962, "a con guration": 0.0007069187243653962, "been updated": 0.0018174555520739219, "internal bus figure": 0.0007069187243653962, "line in which": 0.0006480621914731808, "only register a": 0.0007069187243653962, "peripheral bus for": 0.0007069187243653962, "the bias": 0.0011015967735902121, "response of": 0.0003773203289902925, "a good performance": 0.0005031742002451167, "get": -4.20325165615727e-05, "chip two from": 0.0007069187243653962, "performance reads cycles": 0.0007069187243653962, "not include the": 0.0003867931552375273, "gates in": 0.00039513023928555534, "to evaluate performance": 0.0005547272108491349, "and from the": 0.0003221598938558112, "go however has": 0.0007069187243653962, "need some of": 0.0007069187243653962, "our approach increases": 0.0006480621914731808, "5 the": 0.00010096622533303653, "durinck francky catthoor": 0.0007069187243653962, "gates it": 0.0005357099651292578, "the data acm": 0.0007069187243653962, "that core without": 0.0007069187243653962, "randomly by some": 0.0007069187243653962, "relative": 1.9685057336959798e-05, "re nement": 0.0020808182685657936, "to the period": 0.0005547272108491349, "leads from": 0.0005202045671414484, "eliminating": 0.0002983142032111499, "the controller outputs": 0.0006136248092516172, "satisfying": 7.308316318417e-05, "to gcd2 registers": 0.0007069187243653962, "side of the": 0.0002669218144707924, "architecture to": 0.0003800461140912572, "register may be": 0.0006480621914731808, "that we only": 0.0004205182715313984, "heap will be": 0.0007069187243653962, "registers of the": 0.0004889531170775863, "we must provide": 0.0005702236393365326, "write occurs": 0.0006135727277027077, "future work although": 0.0006480621914731808, "results of some": 0.0004889531170775863, "then read": 0.0004611884233198302, "of arcs needed": 0.0007069187243653962, "which the prefetch": 0.0012961243829463615, "buffer include": 0.000672434525056636, "data structures": 0.00019138526454968817, "for example consider": 0.00029449782608255334, "o with interrupts": 0.0007069187243653962, "bus may be": 0.0006480621914731808, "for improve ments": 0.0007069187243653962, "finally the": 0.0003303191561798189, "system table": 0.000579128002236945, "master proceeds with": 0.0007069187243653962, "there is": 7.35994159716886e-05, "the rd strobe": 0.0007069187243653962, "among": -9.633281295010773e-05, "with other": 0.00017484497163662658, "ci c": 0.0006135727277027077, "application specific prefetching": 0.0007069187243653962, "internal behavior of": 0.0014138374487307924, "control acm transactions": 0.0005891851332712312, "analyze our cores": 0.0007069187243653962, "considering": 3.466734668440809e-05, "s internals and": 0.0014138374487307924, "capable": 0.00015938959116664283, "period the register": 0.0007069187243653962, "monotonic priority assignment": 0.009123578229384522, "codec was 50": 0.0007069187243653962, "that our ccd": 0.0007069187243653962, "with update": 0.0005070901677208704, "ex size of": 0.0007069187243653962, "of wrapper": 0.000579128002236945, "outputs the appropriate": 0.0007069187243653962, "in a core": 0.0014138374487307924, "n independent": 0.00040562922195820145, "not prefetching": 0.0006135727277027077, "needed and perform": 0.0007069187243653962, "power and": 0.0024482914055115263, "power overhead as": 0.0007069187243653962, "it with": 0.00022349762247661785, "figures 1": 0.00033716764635552274, "processes the approach": 0.0007069187243653962, "constraints might still": 0.0007069187243653962, "updated randomly externally": 0.0007069187243653962, "section we": 5.2811573098930515e-05, "core as": 0.0005357099651292578, "in turn means": 0.0005112849157933141, "metrics were measured": 0.0007069187243653962, "bus we used": 0.0006480621914731808, "core3 fig 6": 0.0007069187243653962, "output signal": 0.0004957258239155829, "analyzed as": 0.0004611884233198302, "an accurate": 0.00028485062222277695, "library for hardware": 0.0014138374487307924, "than others": 0.0003245493048622387, "prefetch register in": 0.0007069187243653962, "consumed by": 0.0009872184042847662, "repeat the": 0.0003036791625705869, "e busy or": 0.0007069187243653962, "cores but": 0.000672434525056636, "peripheral responds by": 0.0007069187243653962, "induced register": 0.000672434525056636, "custom bus": 0.0006135727277027077, "the number": 0.0002128159628317394, "extended": -3.0585785874843614e-05, "speci c task": 0.0007069187243653962, "or equal": 0.00020192422233514983, "a core s": 0.00918994341675015, "decompress": 0.0004366106481037083, "impact this": 0.000579128002236945, "this internal bus": 0.0007069187243653962, "it on the": 0.0004331990737834623, "3 6 deadline": 0.0007069187243653962, "the deadline monotonic": 0.0012272496185032344, "that when": 0.00030682188804056343, "roughly": 0.00019578617211563003, "with a valid": 0.0005302669797606055, "solve": 4.203251656157269e-05, "internally by the": 0.0006480621914731808, "important to note": 0.000921794393335112, "using less": 0.0004219690304817812, "consisted": 0.0002552155371905481, "given a list": 0.0005416219901074968, "be accurately": 0.00043147123976246704, "ties up": 0.000579128002236945, "the core contains": 0.0007069187243653962, "described below": 0.000247355193419503, "each register with": 0.0007069187243653962, "in nanoseconds": 0.000579128002236945, "prior to a": 0.0006136248092516172, "o bw nj": 0.0007069187243653962, "o bw ns": 0.0007069187243653962, "a transition having": 0.0007069187243653962, "minor cycles of": 0.0007069187243653962, "wrapper so": 0.000672434525056636, "core internals": 0.008069214300679634, "whose registers will": 0.0007069187243653962, "increase in overall": 0.0006136248092516172, "average increase": 0.0020808182685657936, "for core1 the": 0.0007069187243653962, "speci cally": 0.0005546801282476369, "approach complexity": 0.000672434525056636, "that will update": 0.0007069187243653962, "the worst case": 0.00044026607126425093, "a register at": 0.0006480621914731808, "bws without": 0.0020173035751699085, "interfaces it": 0.0005546801282476369, "response time for": 0.0009321998113319216, "to about 100": 0.0006480621914731808, "to lowest gcd2": 0.0007069187243653962, "then provide several": 0.0006480621914731808, "continued increase of": 0.0007069187243653962, "either": -0.00042467077617280597, "be made to": 0.0003688374985155891, "representing additional overhead": 0.0007069187243653962, "core2 and c": 0.0007069187243653962, "though the ccd": 0.0007069187243653962, "ensure that writes": 0.0007069187243653962, "from outside the": 0.0005202487233732743, "prefetching caused both": 0.0007069187243653962, "if no": 0.00019246459592412845, "din dout and": 0.0007069187243653962, "core will do": 0.0007069187243653962, "wrappers did not": 0.0007069187243653962, "gates the third": 0.0007069187243653962, "internal module we": 0.0007069187243653962, "therefore our": 0.000369621086878962, "for more complex": 0.0004660999056659608, "to accommodate": 0.0002725019113627426, "process scheduling domain": 0.0007069187243653962, "is treated": 0.00028391102686035056, "6 2 general": 0.0006136248092516172, "not consider the": 0.00039738933697529413, "prefetching it": 0.000579128002236945, "we can create": 0.0014137993692123934, "access times deadline": 0.0007069187243653962, "d0 while waiting": 0.0007069187243653962, "deadline": 0.005466388656557462, "for the system": 0.00035260065452703024, "designer hours excluding": 0.0007069187243653962, "wrapper this": 0.0006135727277027077, "and c core3": 0.0007069187243653962, "conclusions while keeping": 0.0007069187243653962, "machine to": 0.0003539281935518351, "therefore our prefetch": 0.0007069187243653962, "wrapper upon a": 0.0007069187243653962, "the period that": 0.0005702236393365326, "design metrics": 0.0006135727277027077, "we focus": 0.00019614526079552512, "periodic processes and": 0.0007069187243653962, "while the": 0.00022503775147005522, "will look": 0.00043664770553437406, "viable solution to": 0.0006480621914731808, "evaluate performance": 0.0004957258239155829, "time scheduling is": 0.0006480621914731808, "as chip": 0.0006135727277027077, "as up": 0.0016071298953877734, "described above we": 0.0004205182715313984, "as a direct": 0.00044808108451851775, "did not always": 0.0006480621914731808, "20 000": 0.0008039718975376838, "instructions per frame": 0.0007069187243653962, "heuristic needs to": 0.0007069187243653962, "in size caused": 0.0014138374487307924, "analysis will": 0.0003887781964450413, "socket interface association": 0.0035345936218269805, "bottom approaches": 0.000672434525056636, "made changes to": 0.0006480621914731808, "penalty the": 0.0004767247579075345, "that using our": 0.0005891851332712312, "durinck francky": 0.000672434525056636, "to be acm": 0.0007069187243653962, "w bw": 0.005379476200453088, "that this register": 0.0007069187243653962, "core generates": 0.000672434525056636, "that being": 0.0005357099651292578, "of 0 means": 0.0006136248092516172, "of adjust we": 0.0007069187243653962, "time thus": 0.00031885593250281763, "examples another direction": 0.0007069187243653962, "a wrapper and": 0.0006480621914731808, "such that we": 0.000347371348192365, "decompressor whereby": 0.000672434525056636, "go is": 0.003328080769485822, "idle cycles": 0.0005357099651292578, "cores since": 0.0012271454554054154, "randomly from outside": 0.0007069187243653962, "take highest": 0.000672434525056636, "s prefetch": 0.0005546801282476369, "technique to allow": 0.0006480621914731808, "the prefetching process": 0.0007069187243653962, "2002 table ii": 0.0006480621914731808, "in fact we": 0.0003056651633263995, "prefetching as": 0.0005070901677208704, "general": -0.0011779688259094512, "a core1 b": 0.0007069187243653962, "and size r": 0.0007069187243653962, "priority assignment": 0.009057770400243156, "7 bus": 0.0005546801282476369, "again": -0.000269457603144856, "register has the": 0.0038883731488390844, "the address and": 0.0005031742002451167, "finally we": 0.00012970420542822393, "structure type": 0.001344869050113272, "scheduling approach": 0.0004421563531523868, "come directly": 0.0006135727277027077, "recent data which": 0.0007069187243653962, "net for adjust": 0.0007069187243653962, "over all outgoing": 0.0006480621914731808, "increases due to": 0.0005416219901074968, "more typical cores": 0.0007069187243653962, "for the particular": 0.00040946783401155063, "software codesign bus": 0.0007069187243653962, "trigger an event": 0.0007069187243653962, "important": -0.0007198642121571782, "during which": 0.0012754237300112705, "in some": 0.0002009026859811842, "increase of the": 0.00040946783401155063, "requires": -7.905950980267703e-05, "time to read": 0.0005416219901074968, "that has": 0.00013012474277463725, "update dependency prefetching": 0.0056553497949231694, "result from": 0.0002512137382726131, "to another e": 0.0005891851332712312, "registers from": 0.0009914516478311658, "and respectively therefore": 0.0006480621914731808, "updated therefore these": 0.0007069187243653962, "time is critical": 0.0006480621914731808, "gates time in": 0.0007069187243653962, "done immediately": 0.000579128002236945, "importantly if we": 0.0007069187243653962, "12 summarizes performance": 0.0007069187243653962, "write to d": 0.0007069187243653962, "registers will always": 0.0007069187243653962, "to note": 0.0009901788289454802, "write to a": 0.0005202487233732743, "we need three": 0.0005702236393365326, "is very small": 0.0003291007339298621, "prefetching algorithm": 0.002678549825646289, "used for experimentation": 0.0005702236393365326, "the speci ed": 0.0007069187243653962, "analysis however": 0.00043147123976246704, "execution digital camera": 0.0007069187243653962, "is to maximize": 0.0004148160397587865, "will later discuss": 0.0007069187243653962, "the wrapper must": 0.0014138374487307924, "in all petri": 0.0007069187243653962, "designing a prefetch": 0.0014138374487307924, "a priority scheme": 0.0011783702665424623, "the register must": 0.0012272496185032344, "so the percentage": 0.0007069187243653962, "wrappers 4": 0.000672434525056636, "model this information": 0.0007069187243653962, "all registers": 0.002811626488898426, "difference": -1.1579662900086327e-05, "above we implemented": 0.0006480621914731808, "2 we": 7.545896973483248e-05, "xed rate": 0.0012271454554054154, "attributes of volatile": 0.0014138374487307924, "to gcd2": 0.000672434525056636, "whether we can": 0.0005416219901074968, "an integrated": 0.000854551866668331, "wellings": 0.0024784187632069074, "item must be": 0.0012272496185032344, "problem power and": 0.0007069187243653962, "we set the": 0.0007079164716794366, "situation figure 6": 0.0007069187243653962, "minimize the": 0.0001821381359596145, "because writes are": 0.0007069187243653962, "a pfu is": 0.0006480621914731808, "set util": 0.001344869050113272, "fifteen hundred": 0.000672434525056636, "with two important": 0.0006480621914731808, "over the": 0.0008448446364063255, "both an": 0.00038286025348131466, "usefulness of a": 0.0005702236393365326, "have the lowest": 0.0005031742002451167, "adjust we have": 0.0007069187243653962, "pvci and": 0.001344869050113272, "this prefetching heuristic": 0.0007069187243653962, "98 79055 15520": 0.0007069187243653962, "while the codec": 0.0007069187243653962, "the ratio": 0.00019246459592412845, "s readable": 0.000672434525056636, "chip bus no": 0.0007069187243653962, "prefetching techniques for": 0.0006480621914731808, "to these": 0.00017004376461567764, "in approximately the": 0.0006136248092516172, "describes the": 0.00017033781801784664, "coupled device prefetching": 0.0007069187243653962, "5000": 0.0002937504559454134, "updates from external": 0.0007069187243653962, "figure 4 it": 0.0004889531170775863, "1 energy": 0.0005070901677208704, "ccd was accessed": 0.0007069187243653962, "register features": 0.000672434525056636, "read data": 0.0004767247579075345, "cycles just by": 0.0007069187243653962, "ing in": 0.000448043053531884, "d priority": 0.000672434525056636, "switching and the": 0.0007069187243653962, "bit may be": 0.0007069187243653962, "eliminate a random": 0.0007069187243653962, "such updates": 0.000579128002236945, "1588 and": 0.000672434525056636, "was made": 0.00032907280142825543, "update type access": 0.0007069187243653962, "no write access": 0.0007069187243653962, "000 gates so": 0.0007069187243653962, "cores carry out": 0.0007069187243653962, "was an overall": 0.0007069187243653962, "constraints given by": 0.0005702236393365326, "constraints next our": 0.0007069187243653962, "access and c": 0.0007069187243653962, "increased when prefetching": 0.0007069187243653962, "to determine whether": 0.00028331401896775185, "rate an example": 0.0007069187243653962, "demonstrating the performance": 0.0007069187243653962, "and singly": 0.005379476200453088, "two": 0, "distinguish among": 0.0004856981143768762, "codec 1434 1588": 0.0007069187243653962, "and or writes": 0.0007069187243653962, "interdependencies using": 0.000672434525056636, "access time of": 0.0005702236393365326, "depen": 0.0003950967053604696, "constructs": 0.00013396031290114005, "this mechanism to": 0.0006136248092516172, "core1 b core2": 0.0007069187243653962, "fig 8 performance": 0.0007069187243653962, "heuristics and analysis": 0.0028276748974615847, "that the update": 0.0005416219901074968, "we write to": 0.0005302669797606055, "registers this": 0.0004265889579210741, "md if s": 0.0007069187243653962, "hour": 0.0002638213409672075, "create a dummy": 0.0007069187243653962, "power for example": 0.0006480621914731808, "26 lysecky and": 0.0007069187243653962, "remain": 6.357578818580044e-05, "ifthe status indicates": 0.0007069187243653962, "association 1997b the": 0.0007069187243653962, "3 retargeting a": 0.0007069187243653962, "pre fetching the": 0.0006480621914731808, "we were able": 0.00034994702103050045, "given register": 0.0006135727277027077, "improvement but": 0.0004767247579075345, "data over": 0.0004094330803335663, "cation": 0.0039115238088538356, "overhead thus": 0.000579128002236945, "minimum": 2.9522291509306295e-06, "numbers": -2.214074181812599e-06, "i e the": 0.0002931912663625098, "needs": 9.604013392182708e-06, "perform its computation": 0.0006480621914731808, "a processor prefetch": 0.0007069187243653962, "not allowed since": 0.0006136248092516172, "tradeoffs achievable through": 0.0007069187243653962, "and given that": 0.0005416219901074968, "dma or": 0.0006135727277027077, "constraints the rst": 0.0006480621914731808, "bus may take": 0.0007069187243653962, "core2 situation": 0.000672434525056636, "of current register": 0.0014138374487307924, "1 the extra": 0.0007069187243653962, "coming": 0.00021821345657388133, "interfacing many propose": 0.0007069187243653962, "and cs have": 0.0007069187243653962, "implementing the adjust": 0.0007069187243653962, "in stat": 0.000579128002236945, "assigned the highest": 0.0006136248092516172, "power is a": 0.0005891851332712312, "complex include a": 0.0007069187243653962, "technique to reduce": 0.0004767652234671566, "this approach only": 0.0005547272108491349, "prefetching a core": 0.0007069187243653962, "given register set": 0.0007069187243653962, "of the wr": 0.0006136248092516172, "the result from": 0.00045224311762919795, "protocol than": 0.0006135727277027077, "needed to analyze": 0.0006480621914731808, "rd the wrapper": 0.0007069187243653962, "or of": 0.0002927392125988619, "interdependencies using a": 0.0007069187243653962, "set can": 0.0018291002973412054, "if s": 0.000457086201497032, "be out puted": 0.0007069187243653962, "through": -0.0006223927448786574, "a illustrates": 0.0004421563531523868, "25": -0.0002640354554237458, "26": -6.116809060851371e-05, "27": -1.9020781246800028e-05, "20": -0.00041074381887962907, "21": -6.986830528736797e-05, "22": -7.278888206692113e-05, "23": -5.280709108474916e-05, "28": -4.103373631976978e-05, "29": 1.4760029459279675e-06, "performance 27 fig": 0.0007069187243653962, "o access to": 0.0007069187243653962, "as adjust and": 0.0007069187243653962, "assign priorities": 0.0005546801282476369, "to point": 0.0002518724661846286, "2 the access": 0.0006136248092516172, "update register is": 0.002120756173096188, "cores when prefetching": 0.0007069187243653962, "increase we focus": 0.0007069187243653962, "international technology": 0.000672434525056636, "a schedule for": 0.0018449102804699907, "association": 0.0012162164390734642, "relative priorities": 0.0005202045671414484, "level behavioral": 0.0006135727277027077, "structured we refer": 0.002120756173096188, "generated by": 0.0001320340145255409, "advanced features": 0.0005202045671414484, "acceptable size": 0.000672434525056636, "outgoing arcs of": 0.0007069187243653962, "repeating": 0.00021365864956317607, "if a prefetching": 0.0007069187243653962, "both performance and": 0.0005202487233732743, "of the amount": 0.0004020200703161443, "energy": 0.004162701839022487, "hard": 8.9071226616273e-05, "internal bus may": 0.0007069187243653962, "for embedded": 0.000982617453346265, "the terms hit": 0.0007069187243653962, "registers which": 0.000448043053531884, "772 3088 1544": 0.0007069187243653962, "multiplexed bus and": 0.0007069187243653962, "interface co": 0.0012271454554054154, "be completed": 0.0003202454296148879, "the codec core": 0.0007069187243653962, "ri d": 0.0006135727277027077, "with the bus": 0.0007069187243653962, "same as": 0.0001227506167791068, "thus delays": 0.000672434525056636, "vci virtual": 0.000672434525056636, "an event that": 0.0005302669797606055, "more advanced": 0.0007969802902712409, "certain registers": 0.000579128002236945, "the wrapper to": 0.0019441865744195422, "must provide": 0.000369621086878962, "mips processor": 0.000672434525056636, "wrapper namely": 0.000672434525056636, "two additional examples": 0.0007069187243653962, "1 schedule": 0.0005546801282476369, "we repeat this": 0.0004957679023320091, "extra control": 0.0005357099651292578, "is the number": 0.0003249750262016586, "wrappers improves": 0.000672434525056636, "is standardizing without": 0.0007069187243653962, "read the next": 0.0007069187243653962, "done": -0.00020786672640414405, "control for interfacing": 0.0014138374487307924, "signi cant performance": 0.0007069187243653962, "in a typical": 0.0004148160397587865, "least": -0.00033933777717955644, "bws with": 0.000672434525056636, "seem to come": 0.0007069187243653962, "experiments showing": 0.0004957258239155829, "buffer is no": 0.0006480621914731808, "synchronous wait protocol": 0.0007069187243653962, "we made": 0.0003260316167012158, "long as": 0.00015366520289376528, "in our case": 0.0011588984704790186, "which process to": 0.0006480621914731808, "part": -0.00012036870152234499, "can be scheduled": 0.0021175877671504107, "over all": 0.00015728380625049478, "cores for": 0.0016071298953877734, "schedule in conjunction": 0.0007069187243653962, "latency of that": 0.0006480621914731808, "paper we": 0.000101847214054649, "reads cycles": 0.000672434525056636, "non pvci wrapper": 0.0028276748974615847, "cyclic": 0.0007298047486859494, "sw applications": 0.0012271454554054154, "for example in": 0.0004086952133621299, "be the most": 0.00036257839092479634, "was slightly over": 0.0006480621914731808, "miss means that": 0.0007069187243653962, "example a": 0.00018083394224344674, "registers din": 0.000672434525056636, "we increase": 0.0003406257470198641, "idea of a": 0.0004366847692560899, "naive scheduler": 0.000672434525056636, "recognized the need": 0.0006136248092516172, "widely studied problem": 0.0006480621914731808, "prefetch scheduling given": 0.0007069187243653962, "depending": 4.4532676647286955e-05, "47 072 table": 0.0007069187243653962, "erik brockmeyer": 0.000672434525056636, "power the naive": 0.0007069187243653962, "however in": 0.0006539401728565627, "for these cores": 0.0007069187243653962, "the percentage": 0.00047440961860947546, "it can be": 0.00013427262575029105, "a new": 9.25112554549946e-05, "a rate monotonic": 0.0012961243829463615, "takes ci": 0.000672434525056636, "and synthesizes": 0.000579128002236945, "chart": 0.0019742692420068094, "one register can": 0.0007069187243653962, "most": -0.0009331981928269018, "latter two architectures": 0.0007069187243653962, "extremely": 0.0002145426528584415, "inlined": 0.00038282776088575493, "2 cores": 0.000672434525056636, "implemented as a": 0.0003461113185557864, "model of adjust": 0.0007069187243653962, "execution occurring on": 0.0007069187243653962, "d rate": 0.0006135727277027077, "energy metrics": 0.0006135727277027077, "required to start": 0.0006136248092516172, "analysis would of": 0.0007069187243653962, "bus wrapper the": 0.0007069187243653962, "general structure": 0.0008843127063047736, "cores required 136": 0.0007069187243653962, "constraints i": 0.00043147123976246704, "bus wrapper without": 0.0028276748974615847, "a typical bus": 0.0007069187243653962, "section we present": 0.00024286392936044148, "similar to that": 0.0002452985267776252, "we extend this": 0.00044808108451851775, "our prefetch": 0.001344869050113272, "generates an": 0.0003442253192114134, "register pf time": 0.0007069187243653962, "standardizing the interface": 0.0007069187243653962, "assignment using": 0.000579128002236945, "an analog": 0.0004265889579210741, "register each": 0.0005070901677208704, "that prefetching": 0.0011093602564952738, "dimitrios soudris antonios": 0.0007069187243653962, "8": -0.002881964259144826, "structure is in": 0.0005891851332712312, "length of time": 0.0009425329128082624, "for capturing acm": 0.0007069187243653962, "volatile update read": 0.0014138374487307924, "employed this": 0.0005546801282476369, "with various requirements": 0.0007069187243653962, "degradation at the": 0.0007069187243653962, "cases of": 0.0002270018690472333, "register read only": 0.0007069187243653962, "meets all": 0.0005357099651292578, "common": -0.0001972577947932797, "the extra": 0.0004909668365436172, "be as": 0.000430947765190559, "it this": 0.00031614040175245803, "now must": 0.0005202045671414484, "of one": 0.00011575295239092478, "future tool": 0.0006135727277027077, "be at": 0.0002270018690472333, "to capture the": 0.0003131000677974835, "summarized in": 0.0002383444321546645, "status of the": 0.00037558139545189475, "scheduler also": 0.0006135727277027077, "gcd calculator": 0.000672434525056636, "resulted in approximately": 0.0007069187243653962, "core descriptions": 0.000672434525056636, "a all": 0.00039513023928555534, "were not": 0.00021823197749194054, "or equal to": 0.0002461241331806374, "dependency model for": 0.0014138374487307924, "core examples to": 0.0007069187243653962, "without any prefetching": 0.0007069187243653962, "taken into consideration": 0.000456617617534367, "unit pfu the": 0.0007069187243653962, "requiring 215": 0.000672434525056636, "accessed a": 0.0005546801282476369, "it also": 0.00033257970350135976, "a processor can": 0.00045224311762919795, "we have one": 0.0004957679023320091, "bus wrappers both": 0.0007069187243653962, "associate this": 0.000672434525056636, "a wrapper thus": 0.0007069187243653962, "complementary": 0.00019065565868989242, "of writes to": 0.0005702236393365326, "and major": 0.0005202045671414484, "internals as desired": 0.0007069187243653962, "in virtual socket": 0.0007069187243653962, "schedule in": 0.00034240711578275294, "be accessed through": 0.0005547272108491349, "combinations respectively each": 0.0007069187243653962, "pvci compared": 0.000672434525056636, "when bus": 0.000672434525056636, "different types of": 0.00029879996721719244, "and their": 0.00010926280025126944, "schedulability test the": 0.0007069187243653962, "simpli": 0.0012281949976636031, "point": -0.0004609564848920503, "simple": -0.0019320580343402001, "a response": 0.0003388797240235614, "o prefetching": 0.000579128002236945, "them to": 0.00017827192136032227, "example throughout the": 0.0005702236393365326, "simply": -3.8014211497966756e-05, "asserted": 0.0006349217327798567, "is a point": 0.00037384578928857496, "ensures": 9.48850356042783e-05, "time likewise a": 0.0007069187243653962, "be applied to": 0.0002087714459548134, "transitions to": 0.00040562922195820145, "ect completion": 0.000672434525056636, "must acm": 0.000672434525056636, "figure 3 retargeting": 0.0007069187243653962, "internals this is": 0.0007069187243653962, "convert": 0.00018179517157273218, "compared with an": 0.0005302669797606055, "as fast as": 0.0003791601625313933, "time to 0": 0.0007069187243653962, "is independent": 0.00018890919501445775, "that when a": 0.0007313035942724102, "10 and": 0.00036231702304481353, "data will be": 0.00044808108451851775, "prefetching caused": 0.000672434525056636, "replaced": 5.3891520628971205e-05, "behavior as": 0.0003442253192114134, "is an increase": 0.0005416219901074968, "gates this": 0.0005070901677208704, "includes control": 0.000672434525056636, "pfu suspends prefetching": 0.0007069187243653962, "to the constant": 0.000456617617534367, "designed and": 0.0003648422661712388, "asserting wrp read": 0.0007069187243653962, "monitored by the": 0.0005302669797606055, "our model provides": 0.0005891851332712312, "period that": 0.0004957258239155829, "well there are": 0.0006136248092516172, "wherein": 0.00031478635448899974, "experiments with real": 0.0005302669797606055, "dependencies dependencies": 0.000672434525056636, "also be": 0.0004983053474014215, "may be labeled": 0.0006136248092516172, "read them": 0.0005357099651292578, "iii provides": 0.0006135727277027077, "peripheral responds": 0.000672434525056636, "not perform": 0.00028391102686035056, "age constraint from": 0.0007069187243653962, "vahid fig 4": 0.0007069187243653962, "task": 0.0002218885338415192, "power performance and": 0.0007069187243653962, "of the above": 0.0002136949212972501, "one wrapper": 0.0006135727277027077, "possibilities for": 0.00031481307205431027, "to all three": 0.0010404974467465486, "279 291 march": 0.0007069187243653962, "a technique to": 0.0008470351068601643, "it requests to": 0.0006480621914731808, "gates time": 0.000672434525056636, "effectiveness of these": 0.0004889531170775863, "speci es two": 0.0007069187243653962, "the codec": 0.0012271454554054154, "s bus interface": 0.0007069187243653962, "thus the": 0.00023447473117405035, "systems and": 0.00019355519332375036, "bus the transaction": 0.0007069187243653962, "the output data": 0.0005547272108491349, "s internals includes": 0.0007069187243653962, "to the wrappers": 0.0006136248092516172, "library mentor graphics": 0.0007069187243653962, "rather than four": 0.0005891851332712312, "a two": 0.00033088217648638725, "source": 6.473182661955425e-05, "transition is": 0.0003322222680501153, "by overcoming the": 0.0006480621914731808, "1674": 0.0006135206549939151, "as fast": 0.0003202454296148879, "strated in tightly": 0.0007069187243653962, "fast output": 0.0006135727277027077, "design experiences": 0.000672434525056636, "gates the": 0.0009087277760369609, "construct a cyclic": 0.0007069187243653962, "per access on": 0.0007069187243653962, "25 25": 0.0005202045671414484, "a volatile": 0.0005357099651292578, "cycles w prefetching": 0.0007069187243653962, "reusability": 0.00038874520160531926, "by using a": 0.0002548031624218665, "in vhdl the": 0.0006480621914731808, "increase in size": 0.001533854747379942, "2002 prefetching": 0.005379476200453088, "making the tradeoff": 0.0007069187243653962, "register in a": 0.0012961243829463615, "manner transparent to": 0.0006480621914731808, "for embedded systems": 0.001213295890093485, "provider can even": 0.0007069187243653962, "to serve as": 0.00040946783401155063, "tradeoffs we": 0.0006135727277027077, "outgoing arcs and": 0.0007069187243653962, "an induced": 0.000896086107063768, "an appropriate condition": 0.0007069187243653962, "would have closer": 0.0007069187243653962, "equation acm": 0.000672434525056636, "register at": 0.0005202045671414484, "the wrappers is": 0.0007069187243653962, "hit and": 0.0004421563531523868, "will still take": 0.0007069187243653962, "operation has": 0.00039189597011744516, "cycles and": 0.00031481307205431027, "simple codec compressor": 0.0007069187243653962, "and assigning an": 0.0007069187243653962, "a write is": 0.0012961243829463615, "prototyping of networked": 0.0012961243829463615, "the register with": 0.0028276748974615847, "a ccd": 0.0005546801282476369, "further re": 0.0005546801282476369, "s0 ifthe status": 0.0007069187243653962, "requires two": 0.00034991731919541044, "where that bit": 0.0007069187243653962, "the desired data": 0.0005547272108491349, "is important because": 0.0004205182715313984, "networked embedded": 0.00115825600447389, "optimize": 0.00015416228513152698, "ccd status ccd": 0.0007069187243653962, "process computation time": 0.0007069187243653962, "constraint": 0.0018600821105899253, "uart": 0.0012270413099878302, "currently in use": 0.0004957679023320091, "access registers": 0.000672434525056636, "no prefetch unit": 0.0007069187243653962, "s interface and": 0.0005891851332712312, "between the registers": 0.0012961243829463615, "we associate this": 0.0007069187243653962, "camera power": 0.000672434525056636, "this by introducing": 0.0005702236393365326, "c heterogeneous embedded": 0.0007069187243653962, "when they have": 0.0005302669797606055, "power comes from": 0.0007069187243653962, "highest prior": 0.000672434525056636, "representing overhead": 0.000672434525056636, "in our prefetching": 0.0007069187243653962, "require four": 0.000579128002236945, "bus idle cycles": 0.0006480621914731808, "written as soft": 0.0007069187243653962, "and size tradeoffs": 0.0007069187243653962, "whose registers": 0.000672434525056636, "cycles to rst": 0.0007069187243653962, "within their register": 0.0007069187243653962, "pfu into the": 0.0007069187243653962, "core1 situation": 0.000672434525056636, "infeasible ideally the": 0.0007069187243653962, "describe the prefetching": 0.0007069187243653962, "constrained systems": 0.0005357099651292578, "register s update": 0.0007069187243653962, "and pvci": 0.001344869050113272, "read and": 0.0002802466067123141, "din dout": 0.000672434525056636, "registers transitions may": 0.0007069187243653962, "wrapper we": 0.000579128002236945, "and processor": 0.00035813170133900074, "vhdl and": 0.0005357099651292578, "possible in order": 0.0005031742002451167, "continue to ease": 0.0007069187243653962, "gcd2 registers": 0.000672434525056636, "because we": 0.00020312014396097196, "registers into": 0.0010714199302585155, "constant": -9.38283667767161e-05, "both the register": 0.0006480621914731808, "of 128 times": 0.0007069187243653962, "buffer registers many": 0.0007069187243653962, "singly": 0.0032626516346741263, "vahid fig 10": 0.0007069187243653962, "single": -0.0006018435076117249, "bus to": 0.0018174555520739219, "transi": 0.00042655275415650473, "lead to": 0.00024193608007203087, "47 072": 0.000672434525056636, "to 1 and": 0.0007251567818495927, "same three": 0.0005070901677208704, "satisfies user imposed": 0.0007069187243653962, "wrapper as illustrated": 0.0007069187243653962, "timing diagrams": 0.00115825600447389, "access digital camera": 0.0007069187243653962, "s0 ifthe": 0.000672434525056636, "independent registers": 0.000672434525056636, "deadline di": 0.001344869050113272, "prefetched every six": 0.0007069187243653962, "prefetching is performance": 0.0007069187243653962, "only 12": 0.0004767247579075345, "busy registers a": 0.0007069187243653962, "these writes": 0.0006135727277027077, "b a register": 0.0007069187243653962, "the response of": 0.00048264208165825804, "1997a the camera": 0.0007069187243653962, "examples wherein we": 0.0007069187243653962, "therefore we set": 0.0007069187243653962, "important in providing": 0.0007069187243653962, "be prefetched its": 0.0007069187243653962, "in our automated": 0.0007069187243653962, "therefore equal": 0.000579128002236945, "the register data": 0.0006136248092516172, "1 hence": 0.00027168037041092627, "already exist we": 0.0007069187243653962, "we implemented": 0.0014149051285857258, "when processing a": 0.0005891851332712312, "performance however": 0.00038286025348131466, "20 lysecky": 0.000672434525056636, "a volatile update": 0.0007069187243653962, "may tr": 0.000579128002236945, "time systems and": 0.0005891851332712312, "to overcome the": 0.000367230093269951, "1 and a": 0.000314839794155325, "whenever an appropriate": 0.0007069187243653962, "be scheduled with": 0.0011404472786730653, "comple tion": 0.000672434525056636, "the vsi on": 0.0007069187243653962, "readable registers": 0.000672434525056636, "50 the": 0.00043664770553437406, "1 and s": 0.0003773523568596576, "that we intentionally": 0.0007069187243653962, "our current design": 0.0006136248092516172, "single bus": 0.000579128002236945, "may be prefetched": 0.0007069187243653962, "improve ments": 0.000579128002236945, "elimination of": 0.00030138222955117467, "is annotated": 0.000448043053531884, "scheduling algorithms": 0.0003388797240235614, "protocol since": 0.0004611884233198302, "of register": 0.0022031935471804242, "read only": 0.004108885389393036, "technique benefits from": 0.0007069187243653962, "results the": 0.00019880177291186604, "be used because": 0.0005202487233732743, "typically an induced": 0.0007069187243653962, "write commands will": 0.0007069187243653962, "two important read": 0.0007069187243653962, "longer empty": 0.000672434525056636, "for improved bus": 0.009896862141115546, "described earlier": 0.00031614040175245803, "from outside": 0.00041758452943711804, "status register has": 0.0007069187243653962, "solutions": 2.427153144138789e-05, "actual storage capability": 0.0007069187243653962, "create a": 0.0017384324914358474, "these registers": 0.0013835652699594908, "of powerful": 0.0004686044148164043, "accurately predict these": 0.0007069187243653962, "indicate that": 0.0003383324653921422, "need to modify": 0.00048264208165825804, "transaction acm transactions": 0.0007069187243653962, "keep track of": 0.0006350295201888678, "a bw a": 0.0007069187243653962, "time for capturing": 0.0007069187243653962, "and queue": 0.000448043053531884, "summarizes the results": 0.0008806359062627545, "be stat res": 0.0007069187243653962, "to re": 0.0003060364256889408, "four attributes update": 0.0007069187243653962, "be added to": 0.0006244855250977866, "access": 0.002193049189805383, "bus representing overhead": 0.0007069187243653962, "microprocessor": 0.0004997774724885751, "descriptions core register": 0.0007069187243653962, "is often": 0.00015913607535679875, "to performance penalties": 0.0007069187243653962, "model would": 0.0004019859487688419, "cycles given that": 0.0007069187243653962, "iv we": 0.00041758452943711804, "without spending extra": 0.0007069187243653962, "re nement is": 0.0006480621914731808, "a pfu": 0.0012271454554054154, "the model": 0.00042957549985925817, "31": 1.777629620885644e-05, "30": -1.1826828558984247e-05, "of volatile update": 0.0014138374487307924, "prefetch heuristic see": 0.0007069187243653962, "or burst": 0.000672434525056636, "implement": 0.00018978069216443605, "related behavior so": 0.0007069187243653962, "time prefetching we": 0.002120756173096188, "cores with a": 0.0007069187243653962, "update dependency": 0.013448690501132721, "the bridge": 0.0004611884233198302, "de ned": 0.0004265889579210741, "the vsi": 0.000672434525056636, "would reside on": 0.0007069187243653962, "eliminate all": 0.00039189597011744516, "independent of the": 0.0002068121777779521, "decrease": 0.0005633659141459327, "puted over all": 0.0007069187243653962, "de nes": 0.0010141803354417407, "registers the": 0.00036031175459629944, "bw and prefetching": 0.0007069187243653962, "must be analyzed": 0.0006136248092516172, "analog portion": 0.000672434525056636, "cannot be directly": 0.0008733695385121798, "time process scheduling": 0.0028276748974615847, "readable": 0.00030249767952178914, "shown and thus": 0.0007069187243653962, "up the": 0.00017332204187578168, "evaluate the effects": 0.0006136248092516172, "on chip bus": 0.007128684106204989, "and the right": 0.00035260065452703024, "via a bus": 0.0006480621914731808, "type access type": 0.0007069187243653962, "this translation": 0.00039849014513562047, "time analysis writes": 0.0007069187243653962, "2 where": 0.00021279023635744037, "embedded systems constructing": 0.0007069187243653962, "computation because": 0.0005357099651292578, "iii": 0.00018320986620389072, "adjust contains three": 0.0007069187243653962, "an example": 0.00016703220387893393, "evaluate the usefulness": 0.0006136248092516172, "of refreshing the": 0.0007069187243653962, "method of refreshing": 0.0007069187243653962, "of xed": 0.0005070901677208704, "static update register": 0.0007069187243653962, "internals assume": 0.000672434525056636, "to our update": 0.0007069187243653962, "where peripheral access": 0.0007069187243653962, "algorithm using": 0.00027333085391105803, "however using our": 0.0006480621914731808, "varied": 0.00016430527693054418, "do and status": 0.0007069187243653962, "achievable through acm": 0.0007069187243653962, "without incoming random": 0.0007069187243653962, "represents the": 0.0006644581376852208, "215 204 and": 0.0007069187243653962, "with real time": 0.001447926244974774, "2002 fig": 0.000672434525056636, "or a read": 0.0012961243829463615, "programmable adjustment": 0.000672434525056636, "re ned our": 0.0007069187243653962, "we analyzed": 0.0003800461140912572, "synopsys": 0.003584040232003841, "overall overhead": 0.0005546801282476369, "independent registers that": 0.0007069187243653962, "7 fig 3": 0.0006136248092516172, "where each": 0.00017211867892428316, "relatively the same": 0.0006480621914731808, "47 7": 0.0004856981143768762, "power in milliwatts": 0.0007069187243653962, "have eliminated": 0.0005070901677208704, "overall increase in": 0.0005702236393365326, "to lowest would": 0.0014138374487307924, "of wires internal": 0.0007069187243653962, "can appear in": 0.0004712664564041312, "bus place will": 0.0007069187243653962, "further details": 0.000646182734641032, "that prefetching the": 0.0007069187243653962, "manner transparent": 0.0006135727277027077, "contains two registers": 0.0007069187243653962, "identical architecture": 0.000672434525056636, "equivalent nand": 0.000672434525056636, "go register has": 0.0007069187243653962, "completion the": 0.0004421563531523868, "demonstrated the effectiveness": 0.0005702236393365326, "specific prefetching": 0.000579128002236945, "but more": 0.00030845737389471645, "access on": 0.0005202045671414484, "method for capturing": 0.0007069187243653962, "requests on the": 0.0005302669797606055, "rdy as early": 0.0007069187243653962, "prefetching technique classify": 0.0007069187243653962, "refer to as": 0.0003721441378185483, "on a write": 0.0011404472786730653, "not include": 0.000247355193419503, "access no noti": 0.004948431070557773, "prefetch schedules b": 0.0007069187243653962, "system write to": 0.0007069187243653962, "by overcoming": 0.000579128002236945, "greater": 4.2904247770759545e-05, "the vci virtual": 0.0007069187243653962, "descriptions core": 0.000672434525056636, "interface behavior and": 0.0006136248092516172, "are provided while": 0.0007069187243653962, "strobing": 0.0012270413099878302, "occur wr": 0.000672434525056636, "core3 4": 0.000672434525056636, "must be transferred": 0.0010225698315866282, "believed to be": 0.0004331990737834623, "the most current": 0.0006480621914731808, "no bus wrapper": 0.002120756173096188, "energy consumption for": 0.0010404974467465486, "core behaves like": 0.0007069187243653962, "slight overhead": 0.000672434525056636, "age will have": 0.0014138374487307924, "processors to": 0.0002991425297715955, "cores to capture": 0.0007069187243653962, "design automation of": 0.0064709114138319195, "age constraint de": 0.0007069187243653962, "therefore the priority": 0.0007069187243653962, "for a write": 0.0027081099505374836, "versions of": 0.00034907738463801024, "peripheral devices": 0.000579128002236945, "was developed and": 0.0005302669797606055, "vahid external dependencies": 0.0007069187243653962, "the model will": 0.0005416219901074968, "set of registers": 0.0010404974467465486, "based on a": 0.00018031046005172497, "and vahid": 0.004707041675396452, "imposed register": 0.000672434525056636, "need a": 0.0009376542692241665, "overhead is often": 0.0007069187243653962, "bws": 0.0024540826199756604, "four cycles two": 0.0007069187243653962, "approaches": 2.1414118103036674e-05, "nition": 0.0003121897636924817, "1434": 0.0005546330536377543, "power for total": 0.0007069187243653962, "this core behaves": 0.0007069187243653962, "registers with incoming": 0.0028276748974615847, "system preprocessor and": 0.0007069187243653962, "internals have put": 0.0007069187243653962, "1439": 0.0006135206549939151, "feasible thus we": 0.0007069187243653962, "data must": 0.001166334589335124, "79055": 0.0012270413099878302, "of a queue": 0.0004767652234671566, "0 also means": 0.0007069187243653962, "pvci wrapper": 0.004707041675396452, "the time at": 0.00040946783401155063, "reductions the": 0.00045436388801848047, "internals given this": 0.0007069187243653962, "a combined": 0.00033716764635552274, "r interface co": 0.0007069187243653962, "random times": 0.0005546801282476369, "reaches": 0.0001313833394321981, "including a an": 0.0007069187243653962, "synthesizing": 0.0002857757642354642, "data storage": 0.0008268249416974461, "which in": 0.0001939212755356085, "interface design": 0.0008629424795249341, "posses 20 000": 0.0007069187243653962, "decrease and the": 0.0005891851332712312, "was a": 0.0006967122079618673, "on the core": 0.0011094544216982698, "programmable": 0.00026086355669557865, "represents some": 0.0005202045671414484, "shows more": 0.0004957258239155829, "will refer": 0.000556936210454533, "which is": 2.761443655856984e-05, "core behaves": 0.000672434525056636, "pvci wrapper the": 0.0007069187243653962, "results are": 0.00011575295239092478, "completed": 0.0003646480807193916, "time is the": 0.0003867931552375273, "experimentation purposes": 0.000672434525056636, "eliminate one random": 0.0007069187243653962, "roadmap": 0.0003720809715386843, "is added to": 0.00028393512592043545, "increase of chips": 0.0007069187243653962, "gates so the": 0.0007069187243653962, "66 7": 0.0004686044148164043, "service process computation": 0.0007069187243653962, "the constant": 0.00019996158336924198, "then it can": 0.00039516377890352374, "chip bus an": 0.0007069187243653962, "device or": 0.0004856981143768762, "leading to": 0.00019957352377894056, "no noti": 0.005379476200453088, "vci ensures that": 0.0007069187243653962, "7 idle cycle": 0.0007069187243653962, "dependencies further": 0.000672434525056636, "unlikely": 0.00017061816958166554, "have": 0, "w o bw": 0.0028276748974615847, "heavily while": 0.000672434525056636, "by rate monotonic": 0.0006136248092516172, "appear in the": 0.0002739109117729543, "if a process": 0.000913235235068734, "mode i": 0.0004957258239155829, "and com pression": 0.0006480621914731808, "5 prefetch": 0.000672434525056636, "the vci ensures": 0.0007069187243653962, "possibilities for improve": 0.0007069187243653962, "core register max": 0.0007069187243653962, "classi cation scheme": 0.0007069187243653962, "the internals on": 0.0007069187243653962, "would synthesize a": 0.0007069187243653962, "we can now": 0.0005338436289415848, "same changes": 0.000579128002236945, "is this": 0.0002775916545918995, "vectors in": 0.00028485062222277695, "request": 0.001370333875216535, "17 table": 0.0004421563531523868, "when gcd1 is": 0.0007069187243653962, "by synopsys with": 0.0007069187243653962, "receives data and": 0.0007069187243653962, "to prefetch using": 0.0007069187243653962, "commonly occurring register": 0.0007069187243653962, "10 therefore the": 0.0006480621914731808, "for tackling": 0.0005546801282476369, "other updates inducements": 0.0007069187243653962, "with keeping interface": 0.0007069187243653962, "three cores described": 0.0007069187243653962, "of chips gate": 0.0007069187243653962, "application specific": 0.0006550783022308432, "knowledge": 2.6787588026680045e-05, "eliminate as": 0.000672434525056636, "that both": 0.0001691662326960711, "core in this": 0.0006480621914731808, "c output": 0.0004856981143768762, "an object oriented": 0.00069474269638473, "d0 this": 0.0006135727277027077, "has an": 0.00014843667395155895, "to the latency": 0.0005416219901074968, "looked at": 0.00035189980425503185, "a queue": 0.0006550783022308432, "be updated one": 0.0007069187243653962, "single bus for": 0.0007069187243653962, "every six": 0.0012271454554054154, "with acceptable": 0.0006135727277027077, "store the registers": 0.0007069187243653962, "heavily used when": 0.0007069187243653962, "internals stays": 0.000672434525056636, "three prefetch": 0.0006135727277027077, "registers with": 0.0035372508252190945, "did not describe": 0.0007069187243653962, "model a bus": 0.0006480621914731808, "applied the": 0.0002829810257171451, "example we": 0.00016600622085487463, "cycles": 0.0034230718808684695, "an on": 0.0003060364256889408, "varying systems": 0.000579128002236945, "registers and highlight": 0.0007069187243653962, "protocol may involve": 0.0007069187243653962, "prefetch register": 0.008069214300679634, "external acm transactions": 0.0007069187243653962, "become easier": 0.0005546801282476369, "based approach": 0.0002436478710433039, "access b write": 0.0007069187243653962, "to satisfy": 0.0005861958769057814, "utilization bounds were": 0.0007069187243653962, "to additional internal": 0.0007069187243653962, "and indicates": 0.0004019859487688419, "gates size": 0.001344869050113272, "to the access": 0.0005702236393365326, "mi croprocessor": 0.000672434525056636, "the registers of": 0.0005702236393365326, "pvci interface": 0.000672434525056636, "size in": 0.0004897352355246699, "retargeting of": 0.001344869050113272, "is responsible for": 0.0006314451098027322, "size is": 0.0001871755360450336, "data buffer": 0.0010714199302585155, "about 47": 0.0006135727277027077, "3 heuristics 5": 0.0007069187243653962, "1544 digital": 0.000672434525056636, "of con guration": 0.0007069187243653962, "core3 input buffer": 0.0007069187243653962, "set that": 0.0002802466067123141, "equal": -0.0006456711984620102, "11 general register": 0.0007069187243653962, "cores as synthesizable": 0.0007069187243653962, "improvement in performance": 0.0008733695385121798, "just the": 0.00021457128005883625, "constraint can": 0.0004094330803335663, "is known": 0.00026968456661296614, "order to maximize": 0.0004660999056659608, "peripheral bus as": 0.0007069187243653962, "core test vectors": 0.0007069187243653962, "bias register will": 0.0007069187243653962, "scheme we again": 0.0007069187243653962, "performance results using": 0.0005891851332712312, "register describes the": 0.0007069187243653962, "and acm": 0.000579128002236945, "given this mapping": 0.0007069187243653962, "consumption must also": 0.0007069187243653962, "signi cantly less": 0.0007069187243653962, "two phase": 0.00037211255199798987, "was pvci the": 0.0007069187243653962, "figure 11": 0.00019138526454968817, "convert the": 0.0003322222680501153, "read of": 0.0009087277760369609, "1352": 0.0005201604184045274, "performance improvements with": 0.0005891851332712312, "of the prefetching": 0.0005702236393365326, "see that there": 0.0004069131714593598, "28 2004 boston": 0.0005547272108491349, "assigns a priority": 0.0014138374487307924, "assignment for": 0.0003275391511154216, "our case": 0.0009794704710493398, "read or": 0.0013843277691073569, "therefore equal to": 0.0007069187243653962, "nement is": 0.0006135727277027077, "peripheral bus and": 0.0007069187243653962, "s registers for": 0.0007069187243653962, "is completed": 0.00028485062222277695, "between the core": 0.0006136248092516172, "con gurations": 0.0010714199302585155, "to keep track": 0.0007251567818495927, "manually": 0.00019208727657139645, "almost": 1.6285411848434633e-05, "while keeping": 0.00034797867446933594, "time a process": 0.0010225698315866282, "via some arbitrary": 0.0007069187243653962, "monitor in": 0.0005546801282476369, "such bus wrappers": 0.0007069187243653962, "that bit": 0.0004767247579075345, "the latter": 0.00011613273261052557, "still exist in": 0.0007069187243653962, "a core to": 0.0007069187243653962, "representing the three": 0.0007069187243653962, "approaches 12": 0.0005546801282476369, "list of arcs": 0.0007069187243653962, "an address": 0.00034991731919541044, "settings controlled": 0.000672434525056636, "should ensure that": 0.0005031742002451167, "the next section": 0.0001730346551133582, "behavior we will": 0.0005891851332712312, "indicates completion of": 0.0006480621914731808, "are considering": 0.00034991731919541044, "per image frame": 0.0007069187243653962, "vahid": 0.0034928851848296666, "but the": 0.0001774258071085362, "advanced priority assignment": 0.0007069187243653962, "bus wrapper prefetching": 0.0007069187243653962, "stat we modeled": 0.0007069187243653962, "we evaluated": 0.00037211255199798987, "can even": 0.00036719892453007067, "c shows the": 0.0004366847692560899, "adjust codec": 0.000672434525056636, "implement our": 0.000448043053531884, "during which a": 0.0005416219901074968, "internal bus processor": 0.0007069187243653962, "read cycle": 0.0017373840067108355, "we can construct": 0.00033663283881962846, "we applied the": 0.00045224311762919795, "implementing a straightforward": 0.0007069187243653962, "write access registers": 0.0007069187243653962, "updated at": 0.0008351690588742361, "updated as": 0.0007600922281825144, "cannot accurately predict": 0.0007069187243653962, "posses": 0.0004611492831667861, "stores": 0.00014435198731877543, "core1 2 core": 0.0007069187243653962, "experiments showing good": 0.0007069187243653962, "need two": 0.00041758452943711804, "of using less": 0.0007069187243653962, "constraints are": 0.0007477942463569975, "register gets updated": 0.0007069187243653962, "stored": 0.00026337567560215863, "set that meets": 0.0006136248092516172, "mapped to": 0.000247355193419503, "investigation for heuristics": 0.0007069187243653962, "as adjust": 0.000672434525056636, "this heuristic registers": 0.0007069187243653962, "add": 0.00011928978590779551, "a data": 0.0005282361689227281, "time constraints i": 0.0006480621914731808, "and execute paradigm": 0.0007069187243653962, "data structure": 0.00021104037871499246, "table iii impact": 0.0007069187243653962, "fig 11 general": 0.0007069187243653962, "they will": 0.00024486761776233495, "consumption 6 update": 0.0007069187243653962, "a prefetch occurs": 0.0007069187243653962, "s internal register": 0.0035345936218269805, "23 2": 0.0004094330803335663, "must come": 0.0005546801282476369, "more frequently": 0.00036031175459629944, "start and": 0.00033384012697862663, "unit is responsible": 0.0007069187243653962, "like": -0.0003997185313011727, "excluding": 0.0002101589377998388, "also need to": 0.0003996736932177202, "ed we used": 0.0007069187243653962, "these registers 14": 0.0007069187243653962, "idea of": 0.00017362494540015054, "quite reasonable given": 0.0006480621914731808, "ensure that each": 0.00040946783401155063, "arc from the": 0.0006136248092516172, "in the size": 0.000314839794155325, "satisfy given constraints": 0.0007069187243653962, "as once cycle": 0.0007069187243653962, "is the response": 0.0006480621914731808, "core architectures shown": 0.0007069187243653962, "to interface with": 0.0005702236393365326, "3 4 response": 0.0007069187243653962, "as a technique": 0.001060533959521211, "for md both": 0.0007069187243653962, "item from the": 0.0005416219901074968, "onto the m": 0.0007069187243653962, "core3 the age": 0.0007069187243653962, "captured the": 0.0004957258239155829, "buffer a": 0.0004767247579075345, "go0 would": 0.000672434525056636, "14 lysecky and": 0.0007069187243653962, "read this": 0.00045436388801848047, "the list of": 0.0006050980660054734, "being output to": 0.0007069187243653962, "some external acm": 0.0007069187243653962, "cores to determine": 0.0007069187243653962, "two connected": 0.00043147123976246704, "output ag noti": 0.0007069187243653962, "although": -0.0008384196634484156, "after the bus": 0.0007069187243653962, "bus idle": 0.000579128002236945, "easily explained": 0.0005202045671414484, "about": -0.00035065625291238805, "instruction caches in": 0.0006136248092516172, "actual": 9.110527731230435e-06, "socket": 0.0017302628549205295, "empty we either": 0.0007069187243653962, "for peripheral i": 0.0007069187243653962, "introduced": -1.2568630307948065e-05, "simple interfaces it": 0.0007069187243653962, "idle cycle schedule": 0.0007069187243653962, "task for": 0.00034991731919541044, "bus peripherals serial": 0.0007069187243653962, "dependencies it with": 0.0007069187243653962, "whereby the input": 0.0007069187243653962, "d no noti": 0.0007069187243653962, "the memory system": 0.0004331990737834623, "rdata bus the": 0.0007069187243653962, "be a viable": 0.0006480621914731808, "core whose interface": 0.0014138374487307924, "hold all": 0.00041758452943711804, "into go0": 0.000672434525056636, "cores when": 0.0006135727277027077, "so the time": 0.0005031742002451167, "approach of": 0.0002467271492335969, "possible we": 0.00028391102686035056, "consumer ics constructing": 0.0007069187243653962, "following features induced": 0.0007069187243653962, "a smaller access": 0.0007069187243653962, "accurately predict": 0.0004219690304817812, "lines with": 0.0003887781964450413, "ics association year": 0.0007069187243653962, "is prefetched": 0.0010714199302585155, "been updated whereas": 0.0007069187243653962, "of our model": 0.0003929940411322013, "has a single": 0.00036257839092479634, "information we": 0.0002897000271752105, "all registers within": 0.0007069187243653962, "from external ports": 0.0007069187243653962, "we have been": 0.00035260065452703024, "whenever we write": 0.0007069187243653962, "is reported in": 0.0004441117421466276, "is asserted": 0.0004767247579075345, "in which the": 0.0006229299767235681, "status of": 0.0002937753880839251, "using petri": 0.0005070901677208704, "advanced features such": 0.0006480621914731808, "internals": 0.011656603157382702, "separating": 0.00040700929691901396, "periods": 0.0003945173305979513, "proceeds": 0.0001195871311610512, "or writes": 0.0004856981143768762, "a process execution": 0.0012961243829463615, "2 task": 0.0004767247579075345, "48": 0.00010798911432522049, "46": 0.00012234210640710687, "47": 0.00038283152635607524, "44": 0.00011016326297848862, "40": 4.931086161752009e-05, "special": -2.931537529842125e-05, "core it": 0.0005546801282476369, "with an integrated": 0.0007069187243653962, "excluding synthesis and": 0.0007069187243653962, "the rst data": 0.0006480621914731808, "capability of the": 0.0004612275701174977, "current number of": 0.00048264208165825804, "complementary the real": 0.0007069187243653962, "access constraints": 0.0018407181831081232, "maximum register": 0.000672434525056636, "now rede": 0.000672434525056636, "xed repeating schedule": 0.0007069187243653962, "not being used": 0.0005202487233732743, "has a period": 0.0006136248092516172, "more ef": 0.001344869050113272, "size performance": 0.0004686044148164043, "its interface": 0.0004686044148164043, "res is": 0.0004856981143768762, "4k": 0.0005875009118908268, "the features of": 0.0004020200703161443, "o time integrated": 0.0007069187243653962, "es our prefetching": 0.0007069187243653962, "arc list if": 0.0007069187243653962, "a miss": 0.0007969802902712409, "our focus is": 0.000456617617534367, "compressor decompressor": 0.001344869050113272, "upon a": 0.0003406257470198641, "time i": 0.00031614040175245803, "register must": 0.0016071298953877734, "added and further": 0.0007069187243653962, "no bw": 0.001344869050113272, "without spending": 0.000672434525056636, "edge a fast": 0.0007069187243653962, "core and hence": 0.0007069187243653962, "would have fewer": 0.0007069187243653962, "v prefetch scheduling": 0.0007069187243653962, "register based upon": 0.0014138374487307924, "assignment to": 0.0003072387186069415, "the pfu carries": 0.0007069187243653962, "introduce both": 0.000672434525056636, "difference between the": 0.0002377931097568529, "1588 and registers": 0.0007069187243653962, "and cs the": 0.0007069187243653962, "registers to": 0.00150928131596117, "two versions of": 0.0004020200703161443, "same priority assigned": 0.0007069187243653962, "we need some": 0.00039516377890352374, "two cycle overhead": 0.0007069187243653962, "algorithm will monitor": 0.0007069187243653962, "age register access": 0.0007069187243653962, "set cannot": 0.0005202045671414484, "overhead of the": 0.00036257839092479634, "direct": 9.35725080794645e-06, "our register update": 0.0007069187243653962, "uart features of": 0.0007069187243653962, "register will": 0.002142839860517031, "a write ties": 0.0007069187243653962, "in schedule": 0.0005070901677208704, "speci cally intended": 0.0007069187243653962, "for handling them": 0.0006480621914731808, "supplied": 0.00019136902205927405, "improvement at": 0.0005202045671414484, "standardizing the vci": 0.0007069187243653962, "some address but": 0.0007069187243653962, "udpf the": 0.000672434525056636, "core registers must": 0.0007069187243653962, "time for the": 0.0002700818736259954, "implemented cores representing": 0.0007069187243653962, "cycles as": 0.0004219690304817812, "and gcd2": 0.000672434525056636, "consideration using": 0.0006135727277027077, "features are": 0.0003036791625705869, "purpose well": 0.000672434525056636, "hard real": 0.0003648422661712388, "a showing one": 0.0007069187243653962, "6 illustrates": 0.0004219690304817812, "d is only": 0.0005547272108491349, "mentor": 0.0009222985663335722, "thus we associate": 0.0006480621914731808, "the ccd s": 0.0007069187243653962, "bus standard was": 0.0007069187243653962, "the process requests": 0.0007069187243653962, "case the register": 0.0006136248092516172, "direct result": 0.00045436388801848047, "strated in": 0.000672434525056636, "have failed": 0.0004094330803335663, "8 11": 0.0003354881951664181, "go0 and the": 0.0007069187243653962, "example a codec": 0.0007069187243653962, "always remain in": 0.0006480621914731808, "bus no prefetch": 0.0007069187243653962, "do0 we repeat": 0.0007069187243653962, "would": -0.00396528417358482, "approaches although quite": 0.0007069187243653962, "a tradeoff": 0.00034797867446933594, "simulation of hard": 0.0006480621914731808, "noting": 0.00014964827860564604, "however in fifo": 0.0007069187243653962, "therefore these dependencies": 0.0007069187243653962, "and heuristics for": 0.0005547272108491349, "entities for the": 0.0007069187243653962, "its structure was": 0.0007069187243653962, "we wish": 0.00021412302864534004, "nement": 0.0018445971326671443, "cycle time": 0.000369621086878962, "overhead of": 0.00046233486974084565, "synthesizing the": 0.0004686044148164043, "out puted": 0.000672434525056636, "it again": 0.0004265889579210741, "core internal": 0.005379476200453088, "the core3 example": 0.0007069187243653962, "embedded architectures from": 0.0012961243829463615, "the processing of": 0.0003512637938867096, "being able": 0.0006244325217430847, "when needed and": 0.0006136248092516172, "by external sources": 0.0007069187243653962, "and sets": 0.00035813170133900074, "january 2002 prefetching": 0.0056553497949231694, "would have occurred": 0.0005547272108491349, "pass through one": 0.0006136248092516172, "controller and": 0.00040562922195820145, "wrapper ccd 1439": 0.0007069187243653962, "86 0 but": 0.0007069187243653962, "bw and": 0.003474768013421671, "external dependencies": 0.000672434525056636, "course result": 0.0006135727277027077, "thus its": 0.00043147123976246704, "two indicating that": 0.0007069187243653962, "types include": 0.0005357099651292578, "a bus provider": 0.0007069187243653962, "registers affect": 0.000672434525056636, "side represents": 0.000579128002236945, "description": -2.2139625649377744e-06, "master in": 0.000579128002236945, "the bw and": 0.002120756173096188, "two clock cycles": 0.0005547272108491349, "treated as": 0.00023496537182617433, "infeasible for": 0.0004957258239155829, "a and b": 0.0009789394424342512, "the effectiveness": 0.000219640382954189, "schedule to prefetch": 0.0007069187243653962, "research interface": 0.000672434525056636, "the smallest age": 0.0014138374487307924, "be repeatedly": 0.0004611884233198302, "each figure 6": 0.0007069187243653962, "pvci signals were": 0.0007069187243653962, "complexity": -6.304877484235905e-05, "writes come at": 0.0007069187243653962, "with the on": 0.0006136248092516172, "see a good": 0.0007069187243653962, "reads the": 0.0003322222680501153, "completed although both": 0.0007069187243653962, "dependencies further re": 0.0007069187243653962, "switching activity of": 0.0005891851332712312, "execution at": 0.00038576873972901294, "wrapper however this": 0.0007069187243653962, "are sporadic": 0.0006135727277027077, "approach to": 8.336090280612629e-05, "systems and their": 0.0004767652234671566, "in even further": 0.0007069187243653962, "unusually small to": 0.0007069187243653962, "cycle later": 0.000579128002236945, "by the bus": 0.0006480621914731808, "given a set": 0.0003064614108214941, "with size": 0.00041341247084872307, "an access": 0.0010166391720706843, "certain classes of": 0.00042984929396413043, "some penalties we": 0.0007069187243653962, "and highlight": 0.0004767247579075345, "where the": 7.525957700738091e-05, "apply if we": 0.0007069187243653962, "not degrading": 0.000579128002236945, "prefetching in": 0.000896086107063768, "prefetching is": 0.0023430220740820215, "vi for": 0.0005546801282476369, "a read": 0.005868569100621885, "ocb using these": 0.0007069187243653962, "each": -0.010963738881976675, "the developers of": 0.0005302669797606055, "immediately output": 0.0006135727277027077, "the models": 0.00027086609438634204, "register update dependency": 0.0028276748974615847, "protocol vahid": 0.000672434525056636, "136 220": 0.000672434525056636, "stores the result": 0.0005891851332712312, "capable of": 0.0002306368547995992, "is modi": 0.000579128002236945, "models we have": 0.0005031742002451167, "nity": 0.00040939833255453437, "require different": 0.0008732954110687481, "in equivalent": 0.0005202045671414484, "separation can lead": 0.0007069187243653962, "still exist": 0.000953449515815069, "the core thus": 0.0007069187243653962, "bus wrappers 4": 0.0007069187243653962, "associate": 0.00015365216163068342, "to actually": 0.00035813170133900074, "externally by the": 0.0007069187243653962, "algorithm and will": 0.0006480621914731808, "synthesizable register transfer": 0.0007069187243653962, "heuristic registers": 0.000672434525056636, "speci ed number": 0.0007069187243653962, "bit where": 0.0005357099651292578, "master places the": 0.0007069187243653962, "is critical this": 0.0007069187243653962, "system read again": 0.0007069187243653962, "within its": 0.00038286025348131466, "onto": 0.00019243038419407282, "constructing the": 0.0002907017991414306, "prefetched we also": 0.0007069187243653962, "lakes symposium on": 0.0004441117421466276, "if a write": 0.0005891851332712312, "must be a": 0.00029520075509434926, "compress decompress": 0.000672434525056636, "controller outputs": 0.000579128002236945, "6 update dependency": 0.0007069187243653962, "many random transitions": 0.0014138374487307924, "top": 8.959808022079987e-05, "level behavioral vhdl": 0.0007069187243653962, "and particular application": 0.0007069187243653962, "external data": 0.0004856981143768762, "converter which samples": 0.0007069187243653962, "on digital": 0.000754640657980585, "codec 1434": 0.000672434525056636, "to other registers": 0.0007069187243653962, "is acceptable since": 0.0007069187243653962, "registers in": 0.0021618705275777968, "random transitions therefore": 0.0007069187243653962, "major cycle": 0.0018407181831081232, "registers it": 0.0004686044148164043, "incur": 0.00021636638979254618, "registers is": 0.00040562922195820145, "two level bus": 0.0007069187243653962, "every idle": 0.000672434525056636, "constant until": 0.000672434525056636, "separated into": 0.0007902604785711107, "in our model": 0.0009935641133489957, "power depending": 0.000672434525056636, "bridge": 0.0008149719402991259, "in use": 0.00031614040175245803, "to two": 0.00020637971381252447, "many address": 0.0006135727277027077, "while not degrading": 0.0006136248092516172, "two cycles rather": 0.0007069187243653962, "e the register": 0.0014138374487307924, "of this paper": 0.00013354991279684912, "pvci": 0.016565057684835707, "configure": 0.00034605257098410593, "we could see": 0.0006136248092516172, "latency for": 0.00036031175459629944, "problem we noticed": 0.0007069187243653962, "constructed the petri": 0.0007069187243653962, "behavior by standardizing": 0.0007069187243653962, "the stat": 0.000672434525056636, "problem to the": 0.0012363014179395779, "improvement when": 0.0010404091342828968, "antonios": 0.0005201604184045274, "using equation acm": 0.0007069187243653962, "consists of two": 0.00025994228462129104, "though": 4.364757387151142e-05, "complex problems or": 0.0007069187243653962, "performance 31": 0.000672434525056636, "developers of the": 0.0011404472786730653, "registers without incoming": 0.0007069187243653962, "bound core1 implements": 0.0007069187243653962, "possible we will": 0.0004957679023320091, "two cycles go": 0.0007069187243653962, "items in": 0.00035813170133900074, "not busy registers": 0.0007069187243653962, "do not need": 0.00028906281151128014, "has a": 0.00016244788427195866, "bound core1": 0.000672434525056636, "core2 pass the": 0.0007069187243653962, "5 hours": 0.0004856981143768762, "likely consume more": 0.0007069187243653962, "reductions": 0.0001792103725909356, "then read the": 0.0006480621914731808, "a decrease": 0.0007120094004291568, "signals were not": 0.0007069187243653962, "an address on": 0.0007069187243653962, "inputs and": 0.0002802466067123141, "in table": 0.0004950040994212826, "register has": 0.003965806591324663, "added to the": 0.0013892545774987768, "delays": 0.0001521348667775947, "combinations respectively": 0.000672434525056636, "having to transfer": 0.0007069187243653962, "cores would": 0.0020173035751699085, "these events": 0.00039189597011744516, "recent register": 0.000672434525056636, "arcs to": 0.0004611884233198302, "strobes the": 0.0006135727277027077, "to completion and": 0.0005702236393365326, "transition which is": 0.0005702236393365326, "synthesis techniques for": 0.0012272496185032344, "be computationally infeasible": 0.0007069187243653962, "constraint this constraint": 0.0011783702665424623, "nand gates time": 0.0007069187243653962, "add any": 0.0004611884233198302, "also sets": 0.0004767247579075345, "4k gates": 0.001344869050113272, "control register of": 0.0007069187243653962, "with equal access": 0.0007069187243653962, "automatic": 8.304384286802383e-05, "copy of each": 0.00044808108451851775, "updated whenever": 0.0010404091342828968, "pvci signals": 0.000672434525056636, "and 10 ns": 0.0007069187243653962, "process requests": 0.0005202045671414484, "overhead is due": 0.0005891851332712312, "cycles that": 0.00043147123976246704, "registers within their": 0.0007069187243653962, "dencies": 0.00044800502900048015, "rst schedule will": 0.0007069187243653962, "we assume we": 0.0005416219901074968, "prior ity rm": 0.0007069187243653962, "took us 6": 0.0007069187243653962, "to in": 0.0002638437328650998, "a constraint of": 0.0005547272108491349, "can use the": 0.00025994228462129104, "approach": -0.002977686856510526, "approaches are": 0.00028206041760248205, "corresponding register": 0.0006135727277027077, "the high speed": 0.0005202487233732743, "however": -0.007144394105886604, "results using": 0.00031481307205431027, "executive may be": 0.0007069187243653962, "s0 go0": 0.000672434525056636, "internal behavior having": 0.0007069187243653962, "possible but": 0.0004265889579210741, "fast transfers similar": 0.0007069187243653962, "two from": 0.0010404091342828968, "expense": 0.0003496602657765823, "bw gates": 0.000672434525056636, "get the": 0.00019031693958575767, "7 and": 0.00015702159033712703, "level ctr": 0.0006135727277027077, "from the on": 0.0007069187243653962, "other updates": 0.000579128002236945, "of being": 0.00024486761776233495, "and then": 0.00033975811958412056, "appropriate transition": 0.000672434525056636, "the features": 0.00028206041760248205, "the switching and": 0.0007069187243653962, "information we can": 0.0004889531170775863, "the largest age": 0.0007069187243653962, "bus whose protocol": 0.0007069187243653962, "quickly": 0.0001108950804680641, "the data register": 0.004241512346192376, "i o with": 0.0006136248092516172, "prefetch unit was": 0.0014138374487307924, "expected": 1.575493636043606e-05, "is detected": 0.0005534470252909386, "go was initiated": 0.0007069187243653962, "bus leads from": 0.0007069187243653962, "chip such reuse": 0.0007069187243653962, "9 shows the": 0.0003412445008707948, "using these": 0.00024125432033612857, "furthermore we demonstrated": 0.0007069187243653962, "the bw decreased": 0.0007069187243653962, "system level design": 0.0005416219901074968, "lead to performance": 0.0005702236393365326, "or xed": 0.000672434525056636, "priority assignment to": 0.0007069187243653962, "line and however": 0.0007069187243653962, "each figure": 0.000448043053531884, "or externally": 0.000579128002236945, "vsi standard": 0.000672434525056636, "assume that registers": 0.0007069187243653962, "a write cycle": 0.0007069187243653962, "66 7 and": 0.0007069187243653962, "n": -0.0032229117666625613, "perfor mance size": 0.0007069187243653962, "core library computer": 0.0007069187243653962, "1 b": 0.00021457128005883625, "1 c": 0.00021730406142948092, "1 a": 0.00016703220387893393, "following features": 0.0008843127063047736, "set to in": 0.0005891851332712312, "tions": 8.459896413122018e-05, "wrapper with our": 0.0007069187243653962, "to the prefetching": 0.0012961243829463615, "a source": 0.000247355193419503, "and wellings": 0.0028956400111847256, "small because the": 0.0005547272108491349, "compiler with medium": 0.0007069187243653962, "devices that": 0.0004767247579075345, "constructing application speci": 0.0007069187243653962, "cycle schedule 1": 0.0007069187243653962, "our design on": 0.0006480621914731808, "is believed to": 0.0004957679023320091, "attributes can be": 0.0005202487233732743, "incoming random transitions": 0.0028276748974615847, "the update dependencies": 0.0007069187243653962, "computation time is": 0.0004889531170775863, "prefetch heuristic and": 0.0007069187243653962, "age constraints we": 0.0007069187243653962, "library supplied by": 0.0007069187243653962, "whose protocol may": 0.0007069187243653962, "a core": 0.013780289471424895, "based prefetching using": 0.0007069187243653962, "intentionally did not": 0.0007069187243653962, "microprocessor over": 0.000672434525056636, "cannot accurately": 0.000579128002236945, "straightforward data": 0.000579128002236945, "ocb if": 0.000672434525056636, "proposed": -6.728596666184274e-05, "in overall": 0.0004265889579210741, "util bound core1": 0.0007069187243653962, "ocb in": 0.000672434525056636, "this peripheral bus": 0.0007069187243653962, "we made changes": 0.0007069187243653962, "internals assert": 0.000672434525056636, "a register describes": 0.0014138374487307924, "is 0": 0.00041275942762504893, "now describe the": 0.0003908773664205101, "cores the use": 0.0014138374487307924, "incoming random acm": 0.0007069187243653962, "continue their exponential": 0.0007069187243653962, "5k": 0.00042655275415650473, "group is standardizing": 0.0007069187243653962, "the read line": 0.0007069187243653962, "dependency prefetching model": 0.0007069187243653962, "accommodate writes to": 0.0007069187243653962, "was still a": 0.0007069187243653962, "obtained by": 9.588979160146078e-05, "january 2002 fig": 0.0007069187243653962, "is a": 1.0332666047432033e-05, "in even": 0.0008439380609635623, "burns": 0.001694254819844522, "highest priority will": 0.0006480621914731808, "see next section": 0.0005112849157933141, "classify common types": 0.0007069187243653962, "50": 8.382524900837766e-05, "analyzed after": 0.0006135727277027077, "assume that": 0.00020423220703458077, "arbitrary": -2.71169005324396e-05, "execution occurring": 0.000672434525056636, "comes from extra": 0.0007069187243653962, "a smaller": 0.00020514508246552356, "internals assert the": 0.0007069187243653962, "priority assignment mechanism": 0.0007069187243653962, "successfully": 0.00012076113844518977, "attempt at": 0.0004265889579210741, "behavior inlined into": 0.0007069187243653962, "specific": -1.920802678436542e-05, "is acceptable": 0.0003773203289902925, "a major": 0.00045502581234459536, "of the high": 0.00041210047264652596, "bias register to": 0.0007069187243653962, "simpli ed mips": 0.0007069187243653962, "will use our": 0.0007069187243653962, "interfacing many": 0.000672434525056636, "continuously read the": 0.0014138374487307924, "specific heterogeneous embedded": 0.0006480621914731808, "decompressor": 0.0010403208368090547, "varied to tradeoff": 0.0007069187243653962, "reuse is": 0.0004219690304817812, "encryption and com": 0.0006480621914731808, "analysis however core3": 0.0007069187243653962, "same priority": 0.0004856981143768762, "ensure": 0.00020695205225542584, "for a miss": 0.0006136248092516172, "details on when": 0.0007069187243653962, "the petri net": 0.0004957679023320091, "we noticed": 0.0008112584439164029, "ci time to": 0.0007069187243653962, "benefits from mapping": 0.0007069187243653962, "adjust and elaborate": 0.0007069187243653962, "for the inputs": 0.0005302669797606055, "and no": 0.00017241829252193812, "examples to": 0.0003245493048622387, "constraints and": 0.0002512137382726131, "1999 3": 0.000579128002236945, "in this paper": 0.00016364576920836134, "1 cyclic executive": 0.0007069187243653962, "address and strobes": 0.0007069187243653962, "prefetched the": 0.0005357099651292578, "words the utilization": 0.0007069187243653962, "prefetch unit will": 0.0014138374487307924, "performance in": 0.0008029685308117217, "prefetching schedule in": 0.0007069187243653962, "executive approach to": 0.0007069187243653962, "supplied by": 0.0003460819422768392, "to tradeoff performance": 0.0006480621914731808, "addition any": 0.0005357099651292578, "much easier to": 0.0004441117421466276, "and b are": 0.0005512040530184312, "wrapper thus synthesis": 0.0007069187243653962, "b illustrates": 0.0004611884233198302, "type of the": 0.00033890848896066554, "technique described": 0.0003773203289902925, "will monitor the": 0.0007069187243653962, "conditions that represent": 0.0007069187243653962, "be prefetched however": 0.0007069187243653962, "size tradeoffs achievable": 0.0007069187243653962, "transition by": 0.0009914516478311658, "design time for": 0.0007069187243653962, "deadline for": 0.0009914516478311658, "cost function of": 0.0010832439802149936, "204 and": 0.000672434525056636, "116 55prefetching results": 0.0007069187243653962, "prefetching 4": 0.000672434525056636, "prefetching 5": 0.000672434525056636, "cation with": 0.0006135727277027077, "are respectively 5": 0.0006480621914731808, "d0 whenever we": 0.0007069187243653962, "a total": 0.0003649333455171678, "when the internal": 0.0006136248092516172, "speci c": 0.0013835652699594908, "and highlight experiments": 0.0007069187243653962, "with special": 0.00038286025348131466, "to enable": 0.0002545545324672152, "data that is": 0.0003721441378185483, "whereas": 9.012535603185737e-05, "when": -0.010387949698136991, "proceedings": -2.0017831269917045e-05, "asserted continuously to": 0.0007069187243653962, "classi cation of": 0.0006480621914731808, "register thereby providing": 0.0007069187243653962, "setting": 6.269372884088062e-05, "codec core": 0.0020173035751699085, "from the gcd": 0.0007069187243653962, "wrappers amounts to": 0.0007069187243653962, "time leading": 0.000579128002236945, "this paper": 3.2147614845813344e-05, "picture": 0.00037989422345044264, "accurately described": 0.0005546801282476369, "time response": 0.0010714199302585155, "experiments we": 0.00021730406142948092, "heap in addition": 0.0007069187243653962, "implemented which": 0.000672434525056636, "to performance": 0.0003539281935518351, "sporadic process we": 0.0007069187243653962, "vsi on chip": 0.0007069187243653962, "smallest age will": 0.0007069187243653962, "prefetched data is": 0.0005891851332712312, "prefetching a": 0.0005070901677208704, "from start to": 0.0005891851332712312, "hits the": 0.0004265889579210741, "cycles for": 0.0006884506384228268, "case sporadic writes": 0.0007069187243653962, "prefetching as a": 0.0006480621914731808, "a 100": 0.000369621086878962, "several known real": 0.0007069187243653962, "than the system": 0.0005547272108491349, "wrapper s prefetch": 0.0007069187243653962, "to provide for": 0.0005112849157933141, "registers to be": 0.0011404472786730653, "focus": 7.654567826410774e-05, "register based ag": 0.002120756173096188, "leads": 2.076651850296297e-05, "all constraints might": 0.0007069187243653962, "we will refer": 0.0006481763302725661, "introduce a technique": 0.0006480621914731808, "so in": 0.0002436478710433039, "analysis is needed": 0.0006480621914731808, "the system e": 0.0005302669797606055, "conditions that": 0.00030138222955117467, "analysis tools using": 0.0007069187243653962, "introduced prefetching": 0.000672434525056636, "a bw register": 0.0007069187243653962, "charge": 0.0002684427603973355, "pvci wrapper ccd": 0.0007069187243653962, "the few thousand": 0.0007069187243653962, "constraint process": 0.001344869050113272, "synthesize a": 0.0004686044148164043, "a deadline": 0.0008531779158421482, "systems where": 0.00034797867446933594, "further provided": 0.000672434525056636, "using synopsys analysis": 0.0007069187243653962, "level": -0.0003249539014681817, "constructing the executive": 0.0007069187243653962, "graphics n d": 0.0014138374487307924, "register set is": 0.0006136248092516172, "captured data": 0.000672434525056636, "specific prefetching approach": 0.0007069187243653962, "we seek": 0.0006050467081658872, "in chip capacity": 0.0007069187243653962, "of register attributes": 0.0007069187243653962, "registers via reads": 0.0007069187243653962, "only one": 0.0003028986759991096, "a function": 0.0002022764465960356, "and vahid fig": 0.0014138374487307924, "we used a": 0.0005961370747527409, "dual 200": 0.000672434525056636, "wrapper bw but": 0.0007069187243653962, "register present": 0.000672434525056636, "microwatts": 0.0018405619649817454, "size w": 0.0013441291605956521, "since they": 0.000387842551071217, "size r": 0.0004219690304817812, "asserts the val": 0.0007069187243653962, "the md register": 0.002120756173096188, "spending extra cycles": 0.0007069187243653962, "special age": 0.000672434525056636, "the on chip": 0.0039661432186560725, "ci the period": 0.0007069187243653962, "or trigger": 0.0006135727277027077, "and lose": 0.0005546801282476369, "constraint max age": 0.0007069187243653962, "these cores and": 0.0007069187243653962, "wrappers are": 0.0006135727277027077, "net model construction": 0.0007069187243653962, "made the data": 0.0007069187243653962, "can construct": 0.00026925880902730736, "of ve and": 0.0007069187243653962, "prefetching on the": 0.0005547272108491349, "pi a deadline": 0.0007069187243653962, "write to md": 0.0014138374487307924, "therefore a write": 0.0007069187243653962, "register model": 0.001344869050113272, "register a data": 0.0006480621914731808, "we determine which": 0.0006480621914731808, "core3 response time": 0.0007069187243653962, "approach real": 0.000672434525056636, "to prefetch next": 0.0007069187243653962, "single bidirectional bus": 0.0007069187243653962, "solve the prefetching": 0.0014138374487307924, "inducing": 0.0003096665730753226, "ctr ken": 0.0006135727277027077, "demonstrate the": 0.00021017677508873708, "as two": 0.0006050467081658872, "side represents the": 0.0006480621914731808, "also be scheduled": 0.0006480621914731808, "these solutions": 0.0003460819422768392, "handled": 0.00011803696140925758, "one wrapper to": 0.0007069187243653962, "power 6 2": 0.0007069187243653962, "acceptable increases": 0.000672434525056636, "handles": 0.00018245118717148735, "be scheduled however": 0.0007069187243653962, "transitions according to": 0.0006136248092516172, "and performance overhead": 0.0006480621914731808, "writes are sporadic": 0.0007069187243653962, "diagrams": 0.00041522393510315213, "ri the": 0.0005546801282476369, "is true where": 0.0007069187243653962, "march 2006": 0.00031614040175245803, "6 3 petri": 0.0007069187243653962, "this information we": 0.0004612275701174977, "con gurable": 0.000672434525056636, "the impact of": 0.0005051145496836992, "cases": -0.00034157791025088874, "data output": 0.0035496311740460923, "semiconductors the": 0.000672434525056636, "describe three cores": 0.0007069187243653962, "di where": 0.000579128002236945, "core prefetching": 0.000672434525056636, "given random transi": 0.0007069187243653962, "as follows given": 0.00036108134562629415, "w prefetching power": 0.0007069187243653962, "associated with the": 0.0004198167318124582, "prototyping java driven": 0.0007069187243653962, "can then": 0.0001773265649177399, "registers more often": 0.0007069187243653962, "26692638617211506performance": 0.0006135206549939151, "the acm transactions": 0.0005547272108491349, "iv impact of": 0.0007069187243653962, "mainly in a": 0.0007069187243653962, "figure": -0.0034011218514777685, "charge coupled device": 0.0007069187243653962, "buses than": 0.0006135727277027077, "power is": 0.0003746774589525639, "problem power": 0.000672434525056636, "power in": 0.00038576873972901294, "very large scale": 0.0003908773664205101, "ister read only": 0.0007069187243653962, "satisfy their register": 0.0007069187243653962, "can ensure": 0.0003887781964450413, "are shown in": 0.00020434760668106494, "this example prefetching": 0.0007069187243653962, "developing prefetching heuristics": 0.0007069187243653962, "12 performing": 0.000672434525056636, "further introduce": 0.000579128002236945, "4 pvci s": 0.0007069187243653962, "based schedulability": 0.004034607150339817, "is detected on": 0.0012272496185032344, "1": 0, "simple fifo that": 0.0007069187243653962, "is a buffer": 0.0006136248092516172, "medium mapping": 0.000672434525056636, "core it is": 0.0007069187243653962, "used in": 3.467028908354952e-05, "however in addition": 0.0006480621914731808, "prefetch schedules": 0.000672434525056636, "fig 12": 0.000323091367320516, "fig 11": 0.0003036791625705869, "fig 10": 0.00028391102686035056, "know that if": 0.0005031742002451167, "system is": 0.00040191504844189446, "ii all": 0.0004686044148164043, "handshake protocol to": 0.0007069187243653962, "system illustrated in": 0.0006480621914731808, "antonios thanailakis a": 0.0007069187243653962, "prefetching table": 0.000672434525056636, "is shown in": 0.00033053472818719094, "be generated by": 0.00035816210043087236, "improvements and size": 0.0007069187243653962, "implemented two": 0.0005070901677208704, "architecture has three": 0.0007069187243653962, "can ensure that": 0.000456617617534367, "whose interface and": 0.0007069187243653962, "usefulness of": 0.0014585738675133174, "register with possible": 0.0014138374487307924, "queue structured the": 0.0007069187243653962, "bus isa": 0.000672434525056636, "we used the": 0.00027335405490027043, "2 rate": 0.000579128002236945, "lack of": 0.00019996158336924198, "reduce or eliminate": 0.0005302669797606055, "we can still": 0.00040946783401155063, "constraint greater": 0.000672434525056636, "wrapper and internal": 0.0014138374487307924, "elaborate on the": 0.0004889531170775863, "another register c": 0.0007069187243653962, "core3 has a": 0.0007069187243653962, "total time i": 0.0006480621914731808, "heuristic registers with": 0.0007069187243653962, "prefetching enables elimination": 0.0007069187243653962, "internals our approach": 0.0007069187243653962, "dependencies it": 0.0005546801282476369, "execute": 0.00019243038419407282, "internal core": 0.000672434525056636, "more time": 0.0003048500495568675, "we used synopsys": 0.0007069187243653962, "and 226 lines": 0.0007069187243653962, "ters": 0.0003121897636924817, "8 lysecky": 0.000672434525056636, "many cores": 0.0020173035751699085, "appropriate ready line": 0.0007069187243653962, "use of": 0.0003144357383221042, "this new model": 0.0005891851332712312, "size results": 0.0011093602564952738, "prefetching on larger": 0.0007069187243653962, "not be prefetched": 0.0006480621914731808, "a register is": 0.001560746170119823, "as compared with": 0.0004441117421466276, "yield advantages": 0.000672434525056636, "the switching activity": 0.0005031742002451167, "access register based": 0.0014138374487307924, "go however": 0.0006135727277027077, "codec compress decompress": 0.0007069187243653962, "camera spends": 0.000672434525056636, "constraint nor": 0.0006135727277027077, "prefetched in": 0.0005202045671414484, "wrappers amounts": 0.000672434525056636, "during our": 0.0004094330803335663, "9835551555454305power w o": 0.0007069187243653962, "for four registers": 0.0007069187243653962, "our rst attempt": 0.0006480621914731808, "turn": 2.779722814174124e-05, "for a hit": 0.0006136248092516172, "bus wrappers introduce": 0.0007069187243653962, "place": 0.00011171809240958789, "bus bridge with": 0.0007069187243653962, "wrappers we sought": 0.0007069187243653962, "copied to from": 0.0007069187243653962, "which the system": 0.0004612275701174977, "this mapping": 0.0003539281935518351, "time prefetching 5": 0.0007069187243653962, "that have": 0.00011920809718309554, "replacement and": 0.00043664770553437406, "prefetch registers according": 0.0007069187243653962, "caches in embedded": 0.0007069187243653962, "internals separated": 0.000672434525056636, "given": -0.004199831313503704, "necessarily": 5.199650575722416e-05, "wr s access": 0.0007069187243653962, "to implement pfu": 0.0007069187243653962, "longer execution time": 0.0005702236393365326, "test with respective": 0.0007069187243653962, "is used": 0.00011600414499579541, "core using": 0.00115825600447389, "and vahid after": 0.0007069187243653962, "many possibilities": 0.0004767247579075345, "deciding that": 0.000579128002236945, "we could": 0.00017484497163662658, "is not needed": 0.0003688374985155891, "wr register will": 0.0007069187243653962, "copy": 0.00018581876941536966, "fig 5 digital": 0.0007069187243653962, "event occurs": 0.00039189597011744516, "the corresponding": 0.0002492590778486031, "separate buses": 0.0006135727277027077, "the set can": 0.0005547272108491349, "such register": 0.0006135727277027077, "prefetching md": 0.000672434525056636, "be currently in": 0.0007069187243653962, "construct a more": 0.0007069187243653962, "1 5k gates": 0.0007069187243653962, "updated whereas": 0.000672434525056636, "and the access": 0.0005416219901074968, "relax as": 0.0006135727277027077, "must complete its": 0.0007069187243653962, "b and bias": 0.0007069187243653962, "request will be": 0.0005416219901074968, "may be part": 0.0006480621914731808, "electronic systems vol": 0.009426962132339699, "approach complexity increases": 0.0007069187243653962, "for fast output": 0.0007069187243653962, "cores whose registers": 0.0007069187243653962, "40 of": 0.00040562922195820145, "are two": 0.00023532411494141752, "extended the register": 0.0007069187243653962, "prefetched or": 0.000579128002236945, "has data stored": 0.0007069187243653962, "ed mips": 0.000672434525056636, "and no further": 0.0005112849157933141, "needed is a": 0.0005112849157933141, "also provides the": 0.0005112849157933141, "infeasible for a": 0.0007069187243653962, "update information is": 0.0007069187243653962, "for total time": 0.0007069187243653962, "later": -7.658450355768944e-05, "bus for transfers": 0.0007069187243653962, "can be accessed": 0.0004020200703161443, "are independent registers": 0.0007069187243653962, "directly related to": 0.0004069131714593598, "energy consumption": 0.00717347351819028, "features volatile": 0.000672434525056636, "will meet the": 0.0006480621914731808, "implementation synthesis time": 0.0007069187243653962, "of 10k to": 0.0007069187243653962, "associate this register": 0.0007069187243653962, "bus wrappers": 0.008069214300679634, "1997 for": 0.0004421563531523868, "regis ters": 0.0004856981143768762, "the performance overhead": 0.0005702236393365326, "1 is": 7.412272074557708e-05, "which case the": 0.0006462375842068279, "b overview separating": 0.0007069187243653962, "implemented the ccd": 0.0007069187243653962, "must implement": 0.0004957258239155829, "in vhdl": 0.0005202045671414484, "1 in": 8.87129035542681e-05, "may require four": 0.0007069187243653962, "of 1 to": 0.0004767652234671566, "after it requests": 0.0007069187243653962, "allowed since prefetched": 0.0007069187243653962, "cluster miss prediction": 0.0007069187243653962, "ensures that the": 0.00030178661077068274, "pression decompression we": 0.0007069187243653962, "two separate buses": 0.0007069187243653962, "our prefetching heuristic": 0.002120756173096188, "investigation for": 0.000579128002236945, "the update": 0.0018521873925178857, "standard for the": 0.0007069187243653962, "common types": 0.0005357099651292578, "calculator is valid": 0.0007069187243653962, "and further by": 0.0007069187243653962, "of the minor": 0.0006136248092516172, "on a chip": 0.00150952260073535, "read access": 0.0010141803354417407, "core1 both": 0.000672434525056636, "not shown and": 0.0005547272108491349, "internal registers in": 0.0006480621914731808, "s internal behavior": 0.0007069187243653962, "communication was": 0.0005546801282476369, "core3 input": 0.000672434525056636, "library computer architecture": 0.0007069187243653962, "the read cycle": 0.0007069187243653962, "5 2 mapping": 0.0007069187243653962, "core registers we": 0.0007069187243653962, "would synthesize": 0.000672434525056636, "rather than": 0.00010079441306099183, "and core3 there": 0.0014138374487307924, "outside": 9.992963282529317e-05, "the performance penalty": 0.0017106709180095979, "through some address": 0.0014138374487307924, "1 hour": 0.0004611884233198302, "cycle later using": 0.0007069187243653962, "chaining the general": 0.0007069187243653962, "cores using bws": 0.0007069187243653962, "integrated wrapper ccd": 0.0007069187243653962, "ai is": 0.0005357099651292578, "experiments thus": 0.0006135727277027077, "vahid optimal": 0.000672434525056636, "wrapper upon": 0.000672434525056636, "these lines constant": 0.0007069187243653962, "heap because they": 0.0007069187243653962, "unknown intervals and": 0.0007069187243653962, "in the heap": 0.0004767652234671566, "vi prefetch": 0.000672434525056636, "mechanism to describe": 0.0006480621914731808, "behaves like a": 0.0004612275701174977, "within each": 0.00024244357547279605, "prefetch heuristics the": 0.0007069187243653962, "bus wrapper can": 0.0014138374487307924, "is 20": 0.00043664770553437406, "core with": 0.0032142597907755467, "describe later all": 0.0007069187243653962, "period": 0.0010281069471134309, "to 0 we": 0.0004957679023320091, "size constraints continue": 0.0014138374487307924, "60": 0.00010655691870630817, "each core by": 0.0007069187243653962, "66": 0.00014388172382997423, "ity core2": 0.000672434525056636, "into the bus": 0.0007069187243653962, "easily interface": 0.000672434525056636, "consumption this": 0.0005546801282476369, "are used": 7.876309384122783e-05, "system write": 0.000672434525056636, "we evaluated was": 0.0007069187243653962, "nd a data": 0.0006480621914731808, "will next describe": 0.0007069187243653962, "which the": 0.000514617601250984, "for fast transfers": 0.0007069187243653962, "a common": 0.00031934156446486575, "these times were": 0.0006480621914731808, "direction": 0.00011792733696500294, "registers would require": 0.0007069187243653962, "of 86 0": 0.0007069187243653962, "synthesizable vhdl and": 0.0007069187243653962, "a re ned": 0.0007069187243653962, "chip bus it": 0.0007069187243653962, "0 on": 0.0002877290851352937, "spirit": 0.00021189349973987977, "digital and stores": 0.0007069187243653962, "case": -0.003230639471925927, "n processes among": 0.0007069187243653962, "main task is": 0.0005702236393365326, "integrated core the": 0.0007069187243653962, "from the wrapper": 0.0019441865744195422, "extra power due": 0.0007069187243653962, "overhead than": 0.0004019859487688419, "not the": 0.00011613273261052557, "best t our": 0.0007069187243653962, "wrapper results": 0.000672434525056636, "coupled": 0.00016599213223390759, "we examined three": 0.0005702236393365326, "energy consumption when": 0.0011783702665424623, "we will ensure": 0.0006136248092516172, "left hand side": 0.00028582427892254257, "b and": 0.0006422528346848637, "execution time performing": 0.0007069187243653962, "this separation can": 0.0006480621914731808, "a higher priority": 0.0004266251678317711, "prediction for": 0.00036031175459629944, "to md": 0.0012271454554054154, "algorithm the deadline": 0.0007069187243653962, "internal core registers": 0.0007069187243653962, "propose": 0.00010022796002713436, "3 experiments with": 0.0006136248092516172, "to eliminate as": 0.0007069187243653962, "applying heuristics and": 0.0007069187243653962, "the bus": 0.011015967735902122, "scheduled for": 0.0008039718975376838, "system is not": 0.0003996736932177202, "17 table iii": 0.0007069187243653962, "be prefetched rst": 0.0014138374487307924, "provider can": 0.000579128002236945, "switching activity": 0.0004421563531523868, "approximately the": 0.0003048500495568675, "udpf the rst": 0.0007069187243653962, "and prefetching": 0.0012944137192874012, "not present in": 0.0003773523568596576, "without": -0.0033198426446781515, "from the register": 0.0006136248092516172, "60 and": 0.00043147123976246704, "with some": 0.0001677188242425735, "fifo there": 0.000672434525056636, "satis": 0.00033219407300063306, "d and": 0.0001691662326960711, "this creates new": 0.0006480621914731808, "thus ensuring that": 0.0005202487233732743, "particular update dependencies": 0.0007069187243653962, "bidirectional bus a": 0.0007069187243653962, "and internals": 0.000672434525056636, "seems": 5.6073317899243954e-05, "includes control to": 0.0007069187243653962, "demonstrated that": 0.0009007662291169663, "registers will": 0.0010714199302585155, "supplied by synopsys": 0.0007069187243653962, "constructing application specific": 0.0006480621914731808, "chips gate": 0.000672434525056636, "is internally implemented": 0.0014138374487307924, "schedulability test": 0.003474768013421671, "used the": 0.00013139449062379816, "in the": 0.0, "accepted": 0.00014155692539093533, "2 core 2": 0.0007069187243653962, "process figure 6": 0.0007069187243653962, "critical this": 0.0006135727277027077, "dependency model and": 0.0007069187243653962, "of such": 0.00030186835748962347, "98 79055": 0.000672434525056636, "queue data buffer": 0.0007069187243653962, "all of": 9.423190686328542e-05, "all on": 0.0004265889579210741, "the technique for": 0.0004889531170775863, "using pvci": 0.000672434525056636, "reduced": -3.444392779010297e-06, "overhead associated": 0.0007493549179051278, "third chart in": 0.0014138374487307924, "system bus to": 0.0007069187243653962, "internals the": 0.000672434525056636, "status and data": 0.0006480621914731808, "frame was": 0.0005357099651292578, "hand real time": 0.0007069187243653962, "ocb this re": 0.0007069187243653962, "monitored by a": 0.0006480621914731808, "three of": 0.000579400054350421, "priority scheme then": 0.0007069187243653962, "how to prefetch": 0.0007069187243653962, "the rather rare": 0.0007069187243653962, "structured the status": 0.0014138374487307924, "where a smaller": 0.0007069187243653962, "cation stored": 0.000672434525056636, "we have further": 0.0006136248092516172, "at the expense": 0.000608187145835389, "except that the": 0.00032408816513628306, "constraint can be": 0.000456617617534367, "from extra": 0.0006135727277027077, "processor can": 0.000323091367320516, "analog input was": 0.0007069187243653962, "these two cores": 0.0007069187243653962, "gurations": 0.0009533685984327543, "re ned register": 0.0007069187243653962, "consumption relative to": 0.0006480621914731808, "a core may": 0.0007069187243653962, "executes once every": 0.0007069187243653962, "on this": 0.00013033551626469924, "be scheduled": 0.002869703392525359, "when read": 0.0005546801282476369, "less power": 0.0005070901677208704, "if go is": 0.0007069187243653962, "ware software systems": 0.0007069187243653962, "therefore we have": 0.0003448691143695172, "interfacing": 0.001415592625452846, "annotate": 0.0003096665730753226, "prefetching according to": 0.0007069187243653962, "power due": 0.002454290910810831, "time integrated": 0.000672434525056636, "improved bus wrapper": 0.009896862141115546, "power performance": 0.000579128002236945, "line for": 0.00035813170133900074, "unusually small": 0.000579128002236945, "as developers of": 0.0007069187243653962, "there": -0.004450914732748972, "internal status": 0.0018407181831081232, "time we": 0.0001844593440206225, "computation we can": 0.0005031742002451167, "ideally a": 0.0004686044148164043, "to better understand": 0.0004366847692560899, "completion we read": 0.0007069187243653962, "bus processor the": 0.0007069187243653962, "a pfu that": 0.0007069187243653962, "its prefetch": 0.0006135727277027077, "the cores as": 0.0007069187243653962, "involve more advanced": 0.0007069187243653962, "these examples are": 0.0005031742002451167, "4 98": 0.0005357099651292578, "register age and": 0.0007069187243653962, "can accommodate only": 0.0014138374487307924, "performance over": 0.00036719892453007067, "a combination of": 0.0005359264096779862, "than 2 denotes": 0.0007069187243653962, "gets updated": 0.0005546801282476369, "register d0 this": 0.0007069187243653962, "ken batcher robert": 0.0007069187243653962, "that there": 7.294216141488913e-05, "communication library": 0.0009087277760369609, "each core it": 0.0007069187243653962, "unit is needed": 0.0006480621914731808, "corresponding": -0.0006741541975375471, "table iv": 0.0008732954110687481, "inducements there are": 0.0007069187243653962, "described dependencies": 0.000672434525056636, "once an age": 0.0007069187243653962, "each bw": 0.000672434525056636, "cores in register": 0.0007069187243653962, "scheduled however": 0.0006135727277027077, "cs however": 0.0006135727277027077, "table ii": 0.0007206235091925989, "rdy the wrapper": 0.0007069187243653962, "assigned by this": 0.0007069187243653962, "b write": 0.0005357099651292578, "can analyze our": 0.0007069187243653962, "internals includes control": 0.0007069187243653962, "and stores": 0.00034240711578275294, "performance penalty the": 0.0006480621914731808, "ag noti cation": 0.0028276748974615847, "for md is": 0.0007069187243653962, "trivial one": 0.0005070901677208704, "was due": 0.0008439380609635623, "is made": 0.0005584464299747483, "next based on": 0.0006480621914731808, "age constraints next": 0.0007069187243653962, "controller": 0.0019391003617617118, "updates the": 0.0002877290851352937, "wrapper version this": 0.0007069187243653962, "for periph erals": 0.0007069187243653962, "all": -0.01779209899482354, "that satis es": 0.0005702236393365326, "request over the": 0.0007069187243653962, "research": -0.00010941528297806755, "simulation of": 0.00022300710528287817, "maximum number": 0.00020721124428678712, "period of a": 0.0005112849157933141, "provides the": 0.0003953097728720273, "2 a": 0.00027679124077415563, "activities": 0.00020270273984557738, "2 c": 0.00018890919501445775, "2 b": 0.00020152867319345622, "xed duration": 0.000672434525056636, "14 n 3": 0.0004366847692560899, "a maximum": 0.00021191148425012758, "illustrates the architecture": 0.0006480621914731808, "read may require": 0.0007069187243653962, "cores described": 0.000672434525056636, "list": 0.000178697174967942, "because their register": 0.0007069187243653962, "or priority": 0.0006135727277027077, "to any": 0.0001455479488118993, "problem could": 0.0004094330803335663, "is to interface": 0.0007069187243653962, "soon as": 0.00022751290617229768, "sources that": 0.0004611884233198302, "a mapping": 0.0002454834182718086, "few thousand extra": 0.0007069187243653962, "controller the": 0.0004019859487688419, "translating": 0.0004421008411658796, "ack line for": 0.0007069187243653962, "mod i ed": 0.0007069187243653962, "12 summarizes energy": 0.0007069187243653962, "the two acm": 0.0007069187243653962, "fifo we": 0.0006135727277027077, "general register attributes": 0.0014138374487307924, "place represents": 0.0006135727277027077, "set in our": 0.0005416219901074968, "the core internals": 0.0077761059680193576, "version": -0.0006970602208746918, "the writing": 0.00045436388801848047, "is key": 0.000448043053531884, "likely consume": 0.000672434525056636, "they have been": 0.0003791601625313933, "performance 17 table": 0.0007069187243653962, "whose contents": 0.0005202045671414484, "is similar to": 0.0001822630061241187, "recent register data": 0.0007069187243653962, "a more": 0.00032052357629074686, "extend the": 0.0001767008592190185, "bus wrappers for": 0.0007069187243653962, "problem we then": 0.0006136248092516172, "access time": 0.008848204838795877, "prefetching model udpf": 0.0007069187243653962, "and core3": 0.001344869050113272, "and core2": 0.000672434525056636, "time where": 0.0003322222680501153, "whose protocol": 0.0006135727277027077, "a relationship": 0.00036719892453007067, "total read": 0.000672434525056636, "heuristics for": 0.0006120728513778816, "deadline we can": 0.0006480621914731808, "thus would have": 0.0007069187243653962, "table v": 0.000896086107063768, "our heuristic": 0.000448043053531884, "dependecies update dependencies": 0.0007069187243653962, "cycles may be": 0.0005891851332712312, "performance degradation associated": 0.0007069187243653962, "prefetching cycles": 0.000672434525056636, "1434 1588 and": 0.0007069187243653962, "environment": 8.801877387221304e-05, "hours and": 0.0005070901677208704, "proceed": 9.823073824077426e-05, "respectively we synthesized": 0.0007069187243653962, "the idea of": 0.0002530021760244413, "three cores the": 0.002120756173096188, "tions tokens can": 0.0007069187243653962, "minor": 0.0011082762857515915, "see that although": 0.0006480621914731808, "for transfers both": 0.0007069187243653962, "status ccd data": 0.0007069187243653962, "a typical con": 0.0007069187243653962, "half of": 0.0002163847539403812, "requirement on the": 0.0005031742002451167, "by a bus": 0.0006136248092516172, "represent some requirement": 0.0007069187243653962, "known": -0.00045693642093930264, "to transfer items": 0.0007069187243653962, "assignment scheme then": 0.0007069187243653962, "easier to retarget": 0.0014138374487307924, "to their rate": 0.0007069187243653962, "the digital": 0.0014884502079919595, "updates we": 0.0004611884233198302, "v": -0.0007031810192649874, "lsi 10k": 0.000672434525056636, "performance 17": 0.000672434525056636, "fact that the": 0.00020489013904628384, "transferred rst": 0.001344869050113272, "latency bottleneck ieee": 0.0007069187243653962, "performance 15": 0.000672434525056636, "the write data": 0.0006136248092516172, "of items": 0.0003539281935518351, "used because": 0.00038576873972901294, "prefetch next based": 0.0007069187243653962, "pi a": 0.0004856981143768762, "corresponding priorities": 0.000672434525056636, "of core": 0.0008629424795249341, "other cores": 0.0006135727277027077, "is updated as": 0.0004957679023320091, "be accessed": 0.0002897000271752105, "goal": 2.881204017654812e-05, "that both core1": 0.0007069187243653962, "rather": -0.0001210448179704001, "prefetching algorithm the": 0.0007069187243653962, "technique that": 0.0002811490075802537, "4 1 overview": 0.0005302669797606055, "writes can directly": 0.0007069187243653962, "much smaller": 0.0002383444321546645, "access times": 0.0004421563531523868, "for multiprogramming in": 0.0004889531170775863, "register present it": 0.0007069187243653962, "or eliminate this": 0.0007069187243653962, "and strobes": 0.0020173035751699085, "extend this": 0.00029171477350266344, "created we": 0.0004611884233198302, "prefetched an access": 0.0007069187243653962, "616": 0.00040939833255453437, "shows that prefetching": 0.0006480621914731808, "updated externally": 0.001344869050113272, "times were": 0.0007600922281825144, "occur wr s": 0.0007069187243653962, "dependency model prefetching": 0.0007069187243653962, "will generate tokens": 0.0007069187243653962, "intended for periph": 0.0007069187243653962, "that is asserted": 0.0007069187243653962, "completion the fifo": 0.0007069187243653962, "increase as stated": 0.0007069187243653962, "embedded systems": 0.0015069111477558736, "is annotated with": 0.0004957679023320091, "developed": -9.809057232955142e-05, "from external": 0.0005070901677208704, "an age": 0.0010141803354417407, "cycles in order": 0.0005891851332712312, "the processing": 0.00025872727242175875, "to implement our": 0.0005031742002451167, "developer": 0.00028967544090455146, "applications virtual": 0.000672434525056636, "commonly occurring": 0.0008629424795249341, "shown in": 0.0004009458675945422, "v prefetch": 0.000672434525056636, "in conjunction": 0.000486087635843434, "9835551555454305power w": 0.000672434525056636, "ned our model": 0.0007069187243653962, "of networked": 0.0009087277760369609, "were measured using": 0.0006480621914731808, "register s0 ifthe": 0.0007069187243653962, "version was": 0.0008843127063047736, "buses one": 0.0006135727277027077, "until the system": 0.0005547272108491349, "comes at": 0.00039189597011744516, "a proposed standard": 0.0007069187243653962, "in register": 0.0008629424795249341, "cores are used": 0.0007069187243653962, "it is this": 0.0004148160397587865, "instructions": 0.00015938959116664283, "ed version of": 0.0007069187243653962, "how to": 0.00010217414752428219, "empty we then": 0.0007069187243653962, "for refreshing": 0.000672434525056636, "type describes how": 0.0007069187243653962, "improvement in": 0.0004602183294529516, "dac converter although": 0.0007069187243653962, "item must": 0.00115825600447389, "as core2 3": 0.0007069187243653962, "evaluated was": 0.000672434525056636, "now describe": 0.00026925880902730736, "given peripheral": 0.000672434525056636, "improvement is": 0.0002937753880839251, "read latency for": 0.0007069187243653962, "cycles in": 0.0003036791625705869, "we do": 9.35733122938406e-05, "structured register is": 0.002120756173096188, "important because": 0.0003406257470198641, "we de": 0.0004767247579075345, "adding the": 0.0005050716779683976, "overhead seems quite": 0.0007069187243653962, "chip bus group": 0.0007069187243653962, "specific heterogeneous": 0.0006135727277027077, "register with": 0.0031805472161293633, "and only": 0.00011237922697697078, "processing a": 0.0006848142315655059, "constant activity": 0.000672434525056636, "a designer provides": 0.0006480621914731808, "schedule of the": 0.000456617617534367, "must come directly": 0.0007069187243653962, "was unlikely the": 0.0007069187243653962, "converts the": 0.00041758452943711804, "concept described": 0.000672434525056636, "constraint greater than": 0.0007069187243653962, "at how": 0.00041758452943711804, "to gain performance": 0.0006136248092516172, "and then provide": 0.0006136248092516172, "adjust more importantly": 0.0007069187243653962, "can construct a": 0.0003567382459166664, "cycle need not": 0.0007069187243653962, "register set if": 0.0007069187243653962, "and heuristic are": 0.0007069187243653962, "output to the": 0.0011094544216982698, "also updated": 0.0005546801282476369, "relatively small": 0.00046882713461208326, "rate c": 0.0004767247579075345, "the ocb s": 0.0007069187243653962, "time of s": 0.0006480621914731808, "denotes that": 0.0003800461140912572, "leading": 9.924792847634069e-05, "gcd2 gcd1": 0.000672434525056636, "for instruction": 0.00040562922195820145, "of chips": 0.0006135727277027077, "introduce a": 0.00039455081534846883, "wrappers could": 0.000672434525056636, "after the system": 0.0011404472786730653, "taken into": 0.0002653588533241565, "store": 8.180899631009527e-05, "nes the period": 0.0007069187243653962, "the schedulability of": 0.0005302669797606055, "11 describes our": 0.0007069187243653962, "the writing line": 0.0007069187243653962, "pipelined": 0.0002093027681215181, "the wrapper and": 0.0012272496185032344, "on every": 0.0002802466067123141, "a core internal": 0.0007069187243653962, "the rst chart": 0.0014138374487307924, "that prefetches on": 0.0007069187243653962, "represent this": 0.0004219690304817812, "carries out its": 0.0006480621914731808, "size of wrapper": 0.0007069187243653962, "power mw": 0.0006135727277027077, "that there is": 0.00016433317019545047, "are similar to": 0.00029520075509434926, "each of our": 0.0004712664564041312, "and 226": 0.000672434525056636, "data into": 0.0006644445361002307, "and has fewer": 0.0005891851332712312, "as well in": 0.00036257839092479634, "e g a": 0.00029953738611891457, "our rst": 0.0004686044148164043, "namely adjust": 0.000672434525056636, "prefetching thus": 0.000672434525056636, "contents of s": 0.0006480621914731808, "vsia developed": 0.000672434525056636, "772": 0.00044800502900048015, "core internals given": 0.0007069187243653962, "75": 0.00013526832415884494, "the read of": 0.0005702236393365326, "cores out": 0.000672434525056636, "78": 0.0003424202856721477, "controller and the": 0.0005112849157933141, "use of bus": 0.0014138374487307924, "would of": 0.0010141803354417407, "memory prefetching": 0.0005546801282476369, "a queue structured": 0.0007069187243653962, "caching": 0.00021545559575130132, "must be accurately": 0.0007069187243653962, "and 253 lines": 0.0007069187243653962, "prefetched data": 0.0023430220740820215, "the transaction": 0.00041758452943711804, "supporting the": 0.00034797867446933594, "lead to a": 0.0002648735387611777, "standard was unlikely": 0.0007069187243653962, "cycles to capture": 0.0007069187243653962, "to caching as": 0.0007069187243653962, "and registers": 0.0004019859487688419, "scheduled for execution": 0.0005547272108491349, "a miss means": 0.0007069187243653962, "register to 0": 0.0007069187243653962, "data codec status": 0.0007069187243653962, "3 the noti": 0.0007069187243653962, "the following features": 0.0009652841633165161, "may write": 0.00039513023928555534, "it must be": 0.00026848833254917276, "nement further": 0.000672434525056636, "optimal in": 0.0005814035982828612, "configure and": 0.0006135727277027077, "over an": 0.0002811490075802537, "although the": 0.0007620167149862938, "penalties are": 0.0005070901677208704, "the cores using": 0.0007069187243653962, "compiler": 0.0005055054032694897, "prefetching is able": 0.0007069187243653962, "places whenever": 0.000672434525056636, "investigate": 9.48850356042783e-05, "whether the registers": 0.0007069187243653962, "synthesis and": 0.0010382458268305178, "note that it": 0.0003202726128276555, "core2 could also": 0.0007069187243653962, "be as little": 0.0006480621914731808, "camera system consists": 0.0007069187243653962, "the peripheral bus": 0.0035345936218269805, "gurations no": 0.000672434525056636, "comparison of": 0.00015546054448958212, "figure 6 illustrates": 0.0004767652234671566, "by eliminating": 0.0003060364256889408, "rst note": 0.0005202045671414484, "prefetching rtpf and": 0.0007069187243653962, "to added": 0.000579128002236945, "rst that": 0.00041341247084872307, "attributes described": 0.0006135727277027077, "as expected": 0.0004655537214601781, "data 4 the": 0.0006480621914731808, "nj energy w": 0.0014138374487307924, "degrading": 0.00032600394704011923, "design compiler": 0.002689738100226544, "are met": 0.00036719892453007067, "that registers a": 0.0006480621914731808, "interface with": 0.00037211255199798987, "place we set": 0.0007069187243653962, "the same between": 0.0006136248092516172, "complete description": 0.00036031175459629944, "use performing": 0.0006135727277027077, "of static update": 0.0014138374487307924, "our extended": 0.0004611884233198302, "corresponding prefetch register": 0.0014138374487307924, "3 and": 8.951359406272225e-05, "from the core": 0.0056553497949231694, "extend this by": 0.0006480621914731808, "level bus": 0.0006135727277027077, "reside": 0.00023439367308832916, "stores the": 0.0002811490075802537, "as the": 1.6981337930403704e-05, "is a function": 0.0004865307804440561, "java": 0.0006033527332518444, "the bus master": 0.002120756173096188, "in approximately": 0.0004767247579075345, "such a set": 0.0004366847692560899, "1 overview in": 0.0006136248092516172, "like a simple": 0.0005891851332712312, "registers as": 0.0004611884233198302, "integrated core figure": 0.0007069187243653962, "three possible": 0.0003539281935518351, "of i": 0.00017546010915460707, "processor dominate so": 0.0007069187243653962, "frame the overall": 0.0007069187243653962, "bus because of": 0.0007069187243653962, "core thus": 0.0006135727277027077, "register within": 0.000579128002236945, "increases energy consumption": 0.0006136248092516172, "without prefetching caused": 0.0007069187243653962, "classi cation": 0.0010404091342828968, "degrading performance in": 0.0007069187243653962, "register pf": 0.000672434525056636, "evaluated": 7.220155329646623e-05, "driven codesign": 0.0012271454554054154, "a register using": 0.0007069187243653962, "the greatest common": 0.00048264208165825804, "for gcd1 and": 0.0007069187243653962, "this mechanism": 0.0006404908592297758, "whether we": 0.0003800461140912572, "time performing computation": 0.0007069187243653962, "can schedule them": 0.0007069187243653962, "the cyclic": 0.0007078563871036702, "is attractive": 0.00039189597011744516, "demon": 0.0004611492831667861, "by the controller": 0.0005702236393365326, "where ri": 0.0006135727277027077, "of the model": 0.00026436846620929693, "fewer signals some": 0.0007069187243653962, "never read by": 0.0007069187243653962, "ample": 0.00022800728760624127, "singly structured although": 0.0007069187243653962, "provided a general": 0.0007069187243653962, "have age constraints": 0.0007069187243653962, "bus wrappers prefetching": 0.0007069187243653962, "prefetching": 0.035971329893242955, "ocb for md": 0.0007069187243653962, "regions 1": 0.0005202045671414484, "9": -0.0011137778887507948, "c ii": 0.0004686044148164043, "higher": -5.8124068837343514e-05, "describes the actual": 0.0006480621914731808, "wrapper architecture and": 0.0007069187243653962, "particular prefetch": 0.000672434525056636, "an exception to": 0.0005302669797606055, "assumes that a": 0.000456617617534367, "be prefetched but": 0.0007069187243653962, "figure shows a": 0.00044031795313137723, "will always remain": 0.0006136248092516172, "are read": 0.0007343978490601413, "and writes over": 0.0007069187243653962, "util and": 0.0006135727277027077, "finally the s": 0.0007069187243653962, "to 0 and": 0.0008242009452930519, "needs to": 0.0001350608576802756, "interface behavior separated": 0.0014138374487307924, "nanoseconds": 0.0004019518330131966, "that means": 0.0003800461140912572, "with n": 0.00019319039267836992, "the bus occurs": 0.0007069187243653962, "with a": 0.00011029391495035872, "codec status": 0.000672434525056636, "do not grow": 0.0006136248092516172, "must also": 0.0008979443414737546, "tools using": 0.0006135727277027077, "dac converter": 0.000672434525056636, "d0 this assumes": 0.0007069187243653962, "this deadline indicates": 0.0007069187243653962, "core by": 0.0012271454554054154, "scheduling for": 0.0006027644591023493, "although the heuristics": 0.0006480621914731808, "and adding": 0.00034797867446933594, "wellings 1997 deadline": 0.0007069187243653962, "aware that a": 0.0005702236393365326, "consumption over": 0.000579128002236945, "prefetching is the": 0.0006480621914731808, "provides status": 0.000672434525056636, "i e a": 0.00022668190033830836, "to reduce or": 0.0005302669797606055, "general register": 0.002689738100226544, "register set with": 0.0006480621914731808, "simpler protocol": 0.0006135727277027077, "vahid bus wrapper": 0.0007069187243653962, "design the case": 0.0007069187243653962, "register is prefetched": 0.0014138374487307924, "we need a": 0.0009099539450316051, "a random or": 0.0007069187243653962, "inlined into": 0.0006135727277027077, "write and": 0.000369621086878962, "line to actually": 0.0007069187243653962, "from mapping": 0.000672434525056636, "we use": 0.00014035664028150813, "hit this": 0.0006135727277027077, "and since": 0.00020433026263025174, "provides status information": 0.0007069187243653962, "increase the design": 0.0005891851332712312, "can also be": 0.0005125324257350933, "scheduling and analysis": 0.0007069187243653962, "a peripheral bus": 0.0007069187243653962, "case the bridge": 0.0007069187243653962, "write request": 0.0023059421165991514, "to as": 0.00016743157277747105, "scenario in which": 0.0004889531170775863, "type 1": 0.00037211255199798987, "vlsi april": 0.00043664770553437406, "prefetching however we": 0.0007069187243653962, "process execution at": 0.0007069187243653962, "above listed": 0.0006135727277027077, "a process set": 0.0019441865744195422, "the prefetch": 0.009534495158150691, "the md": 0.001664040384742911, "networking applications proceedings": 0.0006480621914731808, "lose": 0.00021636638979254618, "registers we developed": 0.0007069187243653962, "packet chaining the": 0.0007069187243653962, "the lsi": 0.0006135727277027077, "register typically an": 0.0007069187243653962, "cycles are three": 0.0007069187243653962, "v however": 0.0004767247579075345, "there are": 4.754328179707378e-05, "increases due": 0.0004957258239155829, "asserting": 0.0006921051419682119, "digital camera peripheral": 0.0007069187243653962, "handshake protocol": 0.0005202045671414484, "on the ocb": 0.0035345936218269805, "a multiplexed bus": 0.0006480621914731808, "relationships between": 0.0002741673386113152, "an update dependency": 0.0014138374487307924, "and givargis 1999": 0.0007069187243653962, "model of": 0.0008303112108958203, "controller s main": 0.0007069187243653962, "27 fig": 0.0006135727277027077, "reusability comes": 0.000672434525056636, "following features volatile": 0.0007069187243653962, "can write": 0.0002616164310733817, "an appropriate transition": 0.0007069187243653962, "the technique to": 0.000456617617534367, "scheduling problem is": 0.0009915358046640181, "decrease in power": 0.0006480621914731808, "many possibilities for": 0.0005547272108491349, "see how each": 0.0007069187243653962, "out a speci": 0.0007069187243653962, "time a read": 0.0007069187243653962, "long": -2.2767036119382114e-05, "be required until": 0.0007069187243653962, "pf gates 26692638617211506performance": 0.0007069187243653962, "a design from": 0.0006136248092516172, "analyze": 0.00044700674433503237, "ed we": 0.0006135727277027077, "cycles therefore": 0.000579128002236945, "or not": 0.00015114683343005176, "efficient prefetch": 0.000672434525056636, "status register features": 0.0007069187243653962, "limited to the": 0.00040946783401155063, "by placing data": 0.0014138374487307924, "we implemented three": 0.0006480621914731808, "bw thus eliminating": 0.0007069187243653962, "a time likewise": 0.0007069187243653962, "experiments we implemented": 0.0006136248092516172, "very large": 0.00017764077126224834, "prefetching to": 0.004217439733347639, "ned a": 0.000672434525056636, "in figures": 0.00022251902863920875, "highlight": 0.0002436271931284229, "architectures from": 0.0010404091342828968, "gcd1 gcd2 and": 0.0028276748974615847, "system level ctr": 0.0006480621914731808, "prefetched our": 0.000672434525056636, "at least one": 0.0001698625767563017, "possible to create": 0.0004767652234671566, "thus handles reads": 0.0007069187243653962, "thus eliminating": 0.0005202045671414484, "and decreases energy": 0.0007069187243653962, "the test": 0.00019614526079552512, "order for prefetching": 0.0007069187243653962, "random transition": 0.004034607150339817, "wrap per": 0.0006135727277027077, "and without": 0.00025320392645253656, "prefetching ccd status": 0.0007069187243653962, "prefetching technique described": 0.0007069187243653962, "dependency prefetching we": 0.0014138374487307924, "it does": 0.00012395198890456733, "information regarding when": 0.0007069187243653962, "transparent to both": 0.0007069187243653962, "generates": 0.00021836664620076337, "updated externally then": 0.0007069187243653962, "cycles although the": 0.0006480621914731808, "problems": -8.774938345792218e-05, "generated": -3.930911232166765e-05, "writes we now": 0.0007069187243653962, "dependency model the": 0.0007069187243653962, "4 basic prefetching": 0.0006480621914731808, "large numbers of": 0.00035960953157627415, "control to interface": 0.0007069187243653962, "most clearly": 0.0005070901677208704, "common cases": 0.000448043053531884, "once": -0.00020367714096441897, "gcd1 is": 0.000672434525056636, "however we now": 0.0005891851332712312, "20 finally": 0.0006135727277027077, "process in": 0.0002270018690472333, "update write access": 0.0007069187243653962, "process is": 0.00016210817898515257, "fetched into": 0.0005070901677208704, "current approach we": 0.0007069187243653962, "which the process": 0.0010225698315866282, "that can": 0.00030183587893932993, "places whenever an": 0.0007069187243653962, "requests to": 0.00032165699786493746, "interface association virtual": 0.0014138374487307924, "also be acceptable": 0.0007069187243653962, "types for": 0.00032165699786493746, "languages": 8.42868940910419e-05, "a signi cant": 0.0006480621914731808, "include": -0.00023729191270609008, "prefetching because": 0.000672434525056636, "machine to perform": 0.0006480621914731808, "tradeoff of increased": 0.0007069187243653962, "hard real time": 0.0003996736932177202, "1500 cycles just": 0.0007069187243653962, "some penalties": 0.000672434525056636, "as long as": 0.00020088985454512636, "prefetching power": 0.000672434525056636, "registers 14 lysecky": 0.0007069187243653962, "only see a": 0.0007069187243653962, "hand real": 0.000672434525056636, "21 table vi": 0.0007069187243653962, "is typically extremely": 0.0007069187243653962, "model a": 0.00044406673273256843, "translation after": 0.000672434525056636, "concluded": 0.0002424229997641079, "smaller": -6.116809060851371e-05, "prefetching problem": 0.002454290910810831, "by rst": 0.0004265889579210741, "we therefore modi": 0.0007069187243653962, "for semiconductors": 0.000579128002236945, "dummy register wr": 0.0007069187243653962, "by not": 0.00034240711578275294, "can add the": 0.0005702236393365326, "while for a": 0.0006136248092516172, "energy consumption this": 0.0006480621914731808, "large numbers": 0.0003072387186069415, "ccd preprocessor": 0.0020173035751699085, "for each": 0.00020019530288018365, "be when read": 0.0007069187243653962, "we have eliminated": 0.0005547272108491349, "when read in": 0.0007069187243653962, "register was": 0.0006135727277027077, "these cores were": 0.0007069187243653962, "use this mechanism": 0.0007069187243653962, "8 summarizes": 0.0020808182685657936, "the go": 0.0016071298953877734, "starting the": 0.00040562922195820145, "larger": -8.59188018775935e-05, "become easier 3": 0.0007069187243653962, "capacity we": 0.0005070901677208704, "amount of": 0.0004198820665927438, "core this overhead": 0.0007069187243653962, "performance improvements": 0.0006959573489386719, "likewise a": 0.0005070901677208704, "the ocb also": 0.0007069187243653962, "keep them as": 0.0012961243829463615, "of these solutions": 0.0004957679023320091, "schedule register to": 0.0007069187243653962, "note why the": 0.0007069187243653962, "from": 0, "cycles and the": 0.0004660999056659608, "consumption": 0.004255460346489851, "periods of": 0.0003354881951664181, "that although there": 0.0005702236393365326, "the right": 0.00010165533791481417, "priorities from highest": 0.0007069187243653962, "tion then": 0.0005202045671414484, "our model these": 0.0006480621914731808, "system bus": 0.0019427924575075048, "accurately described dependencies": 0.0007069187243653962, "decrease and": 0.00045436388801848047, "s0 go0 would": 0.0007069187243653962, "not grow more": 0.0007069187243653962, "the normal": 0.00022203336636628421, "this is": 4.40230424726731e-05, "of other": 0.00016348504321414068, "for the core": 0.0018408744277548514, "which corresponds to": 0.0005918183989452279, "s environment": 0.00043664770553437406, "25 25 and": 0.0007069187243653962, "12 performance": 0.00045436388801848047, "showing good": 0.000672434525056636, "bus wrapper but": 0.0007069187243653962, "000 or 20": 0.0007069187243653962, "requested service": 0.0006135727277027077, "six": 0.0004435803218722564, "was effectively": 0.0005357099651292578, "5 3 heuristics": 0.0007069187243653962, "instead": -7.784990624668604e-05, "programming languages interface": 0.0007069187243653962, "annotate each register": 0.0007069187243653962, "keep ack": 0.000672434525056636, "relative to the": 0.0007699182654763409, "an age constraint": 0.0014138374487307924, "register that": 0.002456598482001398, "write register to": 0.0014138374487307924, "1 core1 con": 0.0007069187243653962, "bus is typically": 0.0007069187243653962, "burns and": 0.0025354508386043516, "lower speed": 0.000672434525056636, "dependency model of": 0.0007069187243653962, "write to di": 0.0007069187243653962, "places the": 0.0003773203289902925, "following prefetch": 0.000672434525056636, "performance for": 0.0006951028175960881, "will be set": 0.0009779062341551726, "of two": 7.089199812179842e-05, "registers that have": 0.0006480621914731808, "features such": 0.00034991731919541044, "speci c output": 0.0007069187243653962, "constraints are met": 0.0005416219901074968, "interference that": 0.0005357099651292578, "research description": 0.000672434525056636, "improvement is due": 0.0005416219901074968, "the data output": 0.002592248765892723, "speed peripheral": 0.000672434525056636, "7 idle": 0.000672434525056636, "wrapper is believed": 0.0007069187243653962, "control line and": 0.0014138374487307924, "possible rate": 0.000579128002236945, "version would be": 0.0006136248092516172, "md both": 0.000672434525056636, "the noti cation": 0.0006480621914731808, "miss in a": 0.0005891851332712312, "constraints continue": 0.001344869050113272, "time constraint must": 0.0007069187243653962, "computation time": 0.001709103733336662, "using synopsys": 0.0020173035751699085, "7 shows": 0.00024486761776233495, "simple version": 0.0004767247579075345, "to the": 0.0, "transitions in our": 0.0006136248092516172, "generates two connected": 0.0007069187243653962, "in chip": 0.0005357099651292578, "keep them": 0.0009223768466396604, "a schedule to": 0.0006136248092516172, "the internals representing": 0.0007069187243653962, "had implemented the": 0.0007069187243653962, "each register is": 0.0007069187243653962, "related": -0.0002236825266633221, "was a trivial": 0.0007069187243653962, "each register in": 0.0006136248092516172, "fifo that has": 0.0007069187243653962, "our": -0.017820446220012717, "for a design": 0.0005891851332712312, "86": 0.00017606377951986146, "out": -0.0005104420351414337, "next data item": 0.0007069187243653962, "prefetching 4 1": 0.0007069187243653962, "is only": 0.0001163230018987746, "if equation": 0.0005070901677208704, "is more i": 0.0007069187243653962, "updated externally from": 0.0007069187243653962, "dasygenis": 0.0006135206549939151, "real time": 0.006340658260858213, "15520": 0.0012270413099878302, "1999 3 3": 0.0007069187243653962, "table vi for": 0.0007069187243653962, "by translating": 0.0004094330803335663, "include a a": 0.0007069187243653962, "simultaneously write": 0.0006135727277027077, "networking": 0.00022496499163390796, "a system on": 0.0005702236393365326, "providing all details": 0.0007069187243653962, "g": -0.0009497355586261067, "total time": 0.00026459819893112657, "a register write": 0.0012961243829463615, "the computation": 0.0006048402001800772, "implement pfu into": 0.0007069187243653962, "to schedule": 0.0009041466886535242, "will re": 0.0005070901677208704, "wellings 1997 assigns": 0.0007069187243653962, "we have": 0.00011144839057413095, "hence": -0.00016167456188691362, "cores using": 0.00115825600447389, "them from": 0.0006218912996315814, "updated when": 0.0004611884233198302, "priorities to": 0.00045436388801848047, "w pf ns": 0.0007069187243653962, "so the extra": 0.0007069187243653962, "3 1": 4.9315046888409365e-05, "3 2": 0.0001625036655564363, "3 3": 0.000170463860838064, "3 4": 9.03179521810338e-05, "3 6": 0.00017827192136032227, "compared with a": 0.0004331990737834623, "or registers": 0.0005070901677208704, "unknown": 0.00021240193414979232, "ci is": 0.0012271454554054154, "priority": 0.006300385015134509, "their": -0.0021926447381558057, "1500": 0.0006643881460012661, "653": 0.00040939833255453437, "as stated": 0.0002616164310733817, "speed peripheral bus": 0.0007069187243653962, "assignment therefore our": 0.0007069187243653962, "heuristic will next": 0.0007069187243653962, "cores with large": 0.0007069187243653962, "output and": 0.0003406257470198641, "to satisfy their": 0.0006480621914731808, "the buffer a": 0.0005891851332712312, "output any": 0.000579128002236945, "3 p": 9.823907559761017e-05, "constraints i e": 0.0004957679023320091, "this approach": 0.00044729786959227805, "core and the": 0.0005891851332712312, "internally by": 0.0005357099651292578, "transitions may be": 0.0005891851332712312, "the reason": 0.0001751521087059017, "heuristic see next": 0.0007069187243653962, "an incoming": 0.00036031175459629944, "two registers": 0.0018447536932793209, "bw but without": 0.0007069187243653962, "technique classify": 0.000672434525056636, "often infeasible ideally": 0.0007069187243653962, "drawbacks to": 0.0005357099651292578, "are gcd1 gcd2": 0.0007069187243653962, "its age": 0.0005357099651292578, "forcing the": 0.00039849014513562047, "worst case response": 0.0005891851332712312, "a frame in": 0.0005891851332712312, "approach burns and": 0.0007069187243653962, "not since it": 0.0006480621914731808, "rst copying": 0.000672434525056636, "assignment assigns": 0.000579128002236945, "situation is": 0.000247355193419503, "figure 3 and": 0.0004176199750299741, "two cycles": 0.0015430749589160518, "having a": 0.00021869921906646775, "is initially set": 0.0005702236393365326, "features of the": 0.0005975999344343849, "as in": 5.471228481287429e-05, "updated as a": 0.0012961243829463615, "the deadline": 0.0019756511964277765, "energy is": 0.0003800461140912572, "prefetched however for": 0.0007069187243653962, "that meets": 0.0004094330803335663, "which": -0.019632660959805284, "as it": 0.00013118200988351448, "gcd1 is equal": 0.0007069187243653962, "heuristics based on": 0.0005416219901074968, "s register has": 0.0007069187243653962, "bus wrapper bw": 0.0007069187243653962, "the deadline of": 0.0004889531170775863, "hw": 0.0006709194458882693, "why": 7.515489180141728e-05, "using a petri": 0.0007069187243653962, "reaches another": 0.0006135727277027077, "cation stored in": 0.0007069187243653962, "result of another": 0.0005891851332712312, "the non": 0.0008174252160707034, "s is": 0.0005006562111163549, "max age d": 0.0007069187243653962, "a write only": 0.0019441865744195422, "di where each": 0.0007069187243653962, "only one register": 0.0005891851332712312, "in ns top": 0.0014138374487307924, "time that": 0.0002389193681954611, "classify different types": 0.0006480621914731808, "tures": 0.0002623306843213372, "perfor": 0.0002937504559454134, "79055 15520 codec": 0.0014138374487307924, "are summarized in": 0.0003221598938558112, "internal register for": 0.0007069187243653962, "similar to": 0.00012127292075542747, "respond immediately": 0.000672434525056636, "behavior we implemented": 0.0007069187243653962, "from the": 1.918930412123593e-05, "no write requests": 0.0007069187243653962, "prefetching heuristic used": 0.0007069187243653962, "copied to": 0.00040562922195820145, "constraints therefore it": 0.0007069187243653962, "integrated version was": 0.0007069187243653962, "will impact": 0.000579128002236945, "performance by making": 0.0007069187243653962, "both non": 0.00045436388801848047, "performance for peripheral": 0.0007069187243653962, "chips": 0.00030482417753365133, "a transition as": 0.0007069187243653962, "a minor cycle": 0.0007069187243653962, "outgoing arcs": 0.0020808182685657936, "three cores as": 0.0007069187243653962, "was added and": 0.0007069187243653962, "input data is": 0.0004767652234671566, "nity because": 0.000672434525056636, "be added": 0.0004560532795559906, "because of the": 0.0001809573821671322, "including a read": 0.0007069187243653962, "iii provides the": 0.0006480621914731808, "priorities from": 0.0006135727277027077, "function of both": 0.0004889531170775863, "requirement": 6.813467626458267e-05, "and external": 0.00038576873972901294, "to analyze update": 0.0007069187243653962, "the retargetability advantages": 0.0007069187243653962, "module": 0.0005263356546022865, "synthesis on system": 0.0006480621914731808, "diagrams for the": 0.0005891851332712312, "also if": 0.0003354881951664181, "preprocessor and": 0.0022187205129905476, "compared to bws": 0.0007069187243653962, "if we compare": 0.0004767652234671566, "assignment scheme we": 0.0007069187243653962, "reduce power": 0.0004611884233198302, "for the registers": 0.0006136248092516172, "gates size w": 0.0014138374487307924, "far simpler than": 0.0006136248092516172, "random rate": 0.0018407181831081232, "s task": 0.0004421563531523868, "b and 1": 0.0005416219901074968, "update register": 0.0020173035751699085, "heavily while processing": 0.0007069187243653962, "attributes can": 0.00045436388801848047, "analysis burns and": 0.0007069187243653962, "lowest would be": 0.0014138374487307924, "interface and internals": 0.0007069187243653962, "cores primarily from": 0.0007069187243653962, "b shows the": 0.0003539582358397183, "r interface": 0.0006135727277027077, "cycles therefore we": 0.0007069187243653962, "april": 5.6896089529497685e-05, "so we could": 0.0005702236393365326, "and lose data": 0.0007069187243653962, "architectures shown": 0.000672434525056636, "highest priority because": 0.0007069187243653962, "a simple fifo": 0.0006480621914731808, "least four": 0.00043664770553437406, "to also investigate": 0.0006136248092516172, "of writes": 0.0004611884233198302, "2 heuristics": 0.000672434525056636, "mapping of the": 0.0004176199750299741, "of power": 0.00036719892453007067, "not needed 6": 0.0007069187243653962, "the time": 0.00032972961270846856, "minimize this increase": 0.0007069187243653962, "are volatile": 0.000672434525056636, "out puted over": 0.0007069187243653962, "responds": 0.0004972056647960346, "the status register": 0.0038883731488390844, "to longer execution": 0.0007069187243653962, "the information": 0.00015417536969146006, "interrupts": 0.00030482417753365133, "signal that is": 0.0005547272108491349, "accommodate only": 0.001344869050113272, "ensuring": 0.0001804950281240438, "deadline the": 0.0004856981143768762, "meet the": 0.00029588408411024145, "present": -0.0005187727907511957, "to eliminate any": 0.0011783702665424623, "will be sorted": 0.0006136248092516172, "embedded networking": 0.000672434525056636, "process must wait": 0.0006480621914731808, "be handled by": 0.0003791601625313933, "adjust we": 0.001344869050113272, "transitions need to": 0.0007069187243653962, "internals on": 0.000672434525056636, "a register that": 0.0010832439802149936, "the average": 0.00026067103252939847, "that a petri": 0.0007069187243653962, "to quickly": 0.00034240711578275294, "1 in table": 0.0005112849157933141, "have prefetch": 0.000672434525056636, "thus": -0.004902148586265793, "paper adjust contains": 0.0007069187243653962, "boston ma usa": 0.0004889531170775863, "internal behavior can": 0.0007069187243653962, "type noti": 0.000672434525056636, "accessed through consecutive": 0.0007069187243653962, "the write will": 0.0006136248092516172, "only access register": 0.0014138374487307924, "perhaps": 0.00011274066856663319, "of four and": 0.0006480621914731808, "a peripheral": 0.0006135727277027077, "prefetched we": 0.0020173035751699085, "gets": 0.00011688541763746268, "and has": 0.0001539200104741115, "we calculate the": 0.0004069131714593598, "identical for": 0.00036719892453007067, "every period 5": 0.0007069187243653962, "internal behavior separated": 0.0007069187243653962, "2002 8": 0.000672434525056636, "are respectively": 0.0003354881951664181, "increased energy consumption": 0.0006480621914731808, "adding real time": 0.0007069187243653962, "hours excluding": 0.000672434525056636, "291 march 2006": 0.0007069187243653962, "schedule 213579 a": 0.0007069187243653962, "yield advantages of": 0.0007069187243653962, "assigned by": 0.001166334589335124, "1 b and": 0.00048264208165825804, "more complex": 0.0003484665303579807, "bus with": 0.000953449515815069, "receives the": 0.00029804323873968943, "internal status register": 0.002120756173096188, "is volatile": 0.000672434525056636, "operation of": 0.000247355193419503, "heavily": 0.0003649023743429747, "turn means": 0.0004767247579075345, "like issues": 0.000672434525056636, "and given": 0.000323091367320516, "any contention": 0.0005546801282476369, "one picture frame": 0.0007069187243653962, "a list of": 0.0004841321023145295, "updated d": 0.0006135727277027077, "heap these registers": 0.0007069187243653962, "association 1997b": 0.000672434525056636, "updated b": 0.0006135727277027077, "association 1997a": 0.000672434525056636, "assignment after each": 0.0007069187243653962, "dout and": 0.000672434525056636, "vol 7": 0.009817163643243323, "a xed repeating": 0.0007069187243653962, "attractive": 0.00016828126084420734, "shows the": 0.00027679124077415563, "different types would": 0.0007069187243653962, "example is an": 0.0005112849157933141, "has no": 0.00015649892120613913, "3 utilization based": 0.0007069187243653962, "we seek to": 0.0008532503356635422, "bus representing": 0.000672434525056636, "labeled with": 0.0002991425297715955, "an induced register": 0.0007069187243653962, "register to": 0.0016079437950753677, "further elaborate on": 0.0006480621914731808, "we extended the": 0.0005302669797606055, "this change we": 0.0007069187243653962, "to the periods": 0.0005891851332712312, "addition to": 0.00027677040363194007, "involve roughly": 0.000672434525056636, "some address and": 0.0007069187243653962, "response of a": 0.0005547272108491349, "also need": 0.00031748781095506073, "tradeoffs achievable": 0.000672434525056636, "is because the": 0.0002903912901656358, "in this": 4.920358504888486e-06, "wrapper the ccd": 0.0007069187243653962, "energy consumption relative": 0.0007069187243653962, "information regarding maximum": 0.0007069187243653962, "any performance overhead": 0.0014138374487307924, "stat": 0.0036175664971187693, "for adjust from": 0.0007069187243653962, "buffer registers": 0.000672434525056636, "internals whereas pvci": 0.0007069187243653962, "core the non": 0.0007069187243653962, "system core3 has": 0.0007069187243653962, "to varying systems": 0.0007069187243653962, "time approach": 0.0005070901677208704, "transition as a": 0.0006480621914731808, "14th": 0.0002579968577910336, "arc list": 0.000672434525056636, "only 1": 0.0006520632334024316, "latency bottleneck": 0.000672434525056636, "random transi tions": 0.0007069187243653962, "performance improvement using": 0.0006480621914731808, "schedules b": 0.000672434525056636, "prefetch registers when": 0.0007069187243653962, "random transition which": 0.0007069187243653962, "prefetch the": 0.0014301742737226036, "size constraints given": 0.0007069187243653962, "one register": 0.0012527535883113544, "be fetched": 0.00039189597011744516, "update information": 0.0005357099651292578, "read the data": 0.0011404472786730653, "rare": 0.00021636638979254618, "powerful heuristics and": 0.0007069187243653962, "3 commonly": 0.000672434525056636, "carries": 0.00020190708542414796, "common divisor gcd": 0.0006136248092516172, "idle cycle": 0.001344869050113272, "is schedulable if": 0.0006136248092516172, "results in size": 0.0007069187243653962, "prefetches": 0.0015803868214418783, "2002 prefetching for": 0.0056553497949231694, "cores were": 0.002689738100226544, "prefetched": 0.012073225809830777, "transfer it": 0.0005546801282476369, "for the ccd": 0.0007069187243653962, "val": 0.00026533633284097534, "transfer": 0.000680912809513834, "numbers of": 0.00018996323353066396, "the stat register": 0.0007069187243653962, "with java": 0.0004767247579075345, "a future": 0.0003406257470198641, "age constraint nor": 0.0007069187243653962, "pipelining and": 0.00043664770553437406, "for the core3": 0.0007069187243653962, "miss it": 0.000579128002236945, "and simulation time": 0.0006136248092516172, "the major cycle": 0.0006480621914731808, "however dependent on": 0.0006480621914731808, "we sought to": 0.0005416219901074968, "performance improvements and": 0.0006480621914731808, "we will": 0.0008473376664915646, "register d0 results": 0.0007069187243653962, "automated": 0.00014201840572203748, "miss in": 0.00043664770553437406, "initiated on the": 0.0014138374487307924, "that register i": 0.0007069187243653962, "thus we must": 0.0005031742002451167, "215 204": 0.000672434525056636, "made": -0.0003713331356368393, "the system res": 0.0007069187243653962, "per frame the": 0.0005547272108491349, "whether": -0.00034892223184827516, "for go is": 0.0007069187243653962, "below": -5.552621514179223e-05, "with the idea": 0.0005547272108491349, "or decrease power": 0.0007069187243653962, "and energy using": 0.0007069187243653962, "and a computation": 0.0005891851332712312, "result in": 0.00023686590998034458, "cycles rather than": 0.0007069187243653962, "receiving the rd": 0.0007069187243653962, "peripheral bus isa": 0.0007069187243653962, "main goal is": 0.0004957679023320091, "completed within": 0.0005202045671414484, "data transfer": 0.000323091367320516, "approximately 5000": 0.000672434525056636, "be copied into": 0.0005031742002451167, "require more": 0.00033384012697862663, "kinds": 0.0001191979802267022, "often infeasible": 0.0006135727277027077, "we now consider": 0.0003048759259722446, "bw and a": 0.0007069187243653962, "priority assigned": 0.0012271454554054154, "bus must": 0.000672434525056636, "assignment using this": 0.0007069187243653962, "have closer to": 0.0007069187243653962, "prefetching the": 0.0019427924575075048, "power depending on": 0.0007069187243653962, "due to additional": 0.0005891851332712312, "xed repeating": 0.000672434525056636, "results size": 0.000672434525056636, "the results of": 0.0003350829234686801, "less energy": 0.0004856981143768762, "to solve the": 0.00045678005355965785, "register is accessed": 0.0007069187243653962, "not change": 0.00019841805735823864, "very small even": 0.0006480621914731808, "the ccd was": 0.0007069187243653962, "schedulability analysis": 0.0004957258239155829, "goal of": 0.00017546010915460707, "thus eliminate": 0.0006135727277027077, "regarding when the": 0.0007069187243653962, "example prefetching is": 0.0007069187243653962, "pfu implements the": 0.0006480621914731808, "monotonic assignment scheme": 0.0007069187243653962, "this model a": 0.0005031742002451167, "213579": 0.0006135206549939151, "are updated externally": 0.0007069187243653962, "with prefetching respectively": 0.0007069187243653962, "execute ri": 0.000672434525056636, "register s access": 0.0007069187243653962, "scheduling a simple": 0.0007069187243653962, "a 60": 0.0005202045671414484, "core 5 real": 0.0007069187243653962, "in schedule 2": 0.0007069187243653962, "total read cycle": 0.0007069187243653962, "internally": 0.0007656466115716443, "the period during": 0.002120756173096188, "required to": 0.00034555548999223325, "processor execution digital": 0.0007069187243653962, "we further": 0.0005369310890785613, "largest age will": 0.0007069187243653962, "2002 transitions need": 0.0007069187243653962, "cycle and major": 0.0007069187243653962, "of 1 4k": 0.0007069187243653962, "second": -0.0006253614671035332, "nement of our": 0.0007069187243653962, "time 30 ns": 0.0007069187243653962, "of copying a": 0.0005891851332712312, "we initially had": 0.0007069187243653962, "switching in": 0.0004856981143768762, "type 1 the": 0.0005891851332712312, "that the changes": 0.0005202487233732743, "regarding register": 0.000672434525056636, "its simplicity however": 0.0006480621914731808, "only 1 5k": 0.0007069187243653962, "cores table": 0.000672434525056636, "cores have": 0.0018407181831081232, "reported": 6.555918889896175e-05, "read write": 0.0013162912057130217, "that writes": 0.0009914516478311658, "systems fast": 0.0005357099651292578, "additional internal": 0.0005546801282476369, "by this": 0.00017764077126224834, "be read by": 0.0005112849157933141, "description and simulation": 0.0006480621914731808, "use of our": 0.000456617617534367, "called prefetching": 0.001344869050113272, "we describe the": 0.00023971170881048834, "simple compressor decompressor": 0.0007069187243653962, "set passes this": 0.0007069187243653962, "explained": 8.902518750428155e-05, "s location in": 0.0005891851332712312, "arc from": 0.00039513023928555534, "unit": 0.00047310152918948517, "a dummy": 0.0004611884233198302, "likewise the register": 0.0007069187243653962, "gcd1 gcd2": 0.002689738100226544, "the constraints the": 0.0004366847692560899, "until": -0.0001364608436423077, "in energy consumption": 0.0022808945573461305, "relax": 0.00024608235703989554, "for cores": 0.001344869050113272, "and prefetch ing": 0.0006480621914731808, "random transitions although": 0.0007069187243653962, "98": 0.0004749755510363964, "implement the prefetching": 0.0007069187243653962, "fetching the codec": 0.0007069187243653962, "hold": 7.63096009356206e-06, "95": 0.00010478536865363756, "rare situation where": 0.0007069187243653962, "of dma or": 0.0007069187243653962, "register s": 0.004161636537131587, "interface and internal": 0.0012961243829463615, "register a": 0.0012527535883113544, "register c": 0.0006135727277027077, "register b": 0.0011093602564952738, "using a schedule": 0.0007069187243653962, "register d": 0.002689738100226544, "architecture research description": 0.0007069187243653962, "register i": 0.002773400641238185, "to begin with": 0.0004148160397587865, "deadline monotonic": 0.004285679721034062, "bus when": 0.000579128002236945, "on four": 0.0003625476169992383, "constraint from table": 0.0007069187243653962, "can be": 5.166322172316789e-06, "to start": 0.0002512137382726131, "better understand": 0.0003887781964450413, "request which corresponds": 0.0007069187243653962, "analysis of": 7.575710534917173e-05, "wrappers for": 0.0005070901677208704, "machine": 1.1332546263644452e-05, "how": -0.0011820264179614956, "methodology": 0.00010943503122303509, "integrated core": 0.0020173035751699085, "symposium": 5.9102930170140176e-05, "classify": 0.00037848661620919747, "a manner identical": 0.0005702236393365326, "to be included": 0.00040946783401155063, "manually designed": 0.0006135727277027077, "as stated earlier": 0.0004660999056659608, "exist some": 0.0004219690304817812, "the related": 0.0002969571986820718, "both performance": 0.0004767247579075345, "internal register data": 0.0007069187243653962, "normal situation": 0.0006135727277027077, "wrapper since the": 0.0007069187243653962, "that domain we": 0.0006480621914731808, "between either": 0.000672434525056636, "analyze update": 0.000672434525056636, "camera peripheral i": 0.0007069187243653962, "case whether the": 0.0007069187243653962, "highest prior ity": 0.0007069187243653962, "o intensive": 0.0005357099651292578, "cores it": 0.000579128002236945, "fairly small": 0.0004094330803335663, "complexity increases": 0.0005357099651292578, "update the output": 0.0007069187243653962, "we would empty": 0.0007069187243653962, "of code": 0.00025320392645253656, "cores in": 0.0005546801282476369, "34556": 0.0006135206549939151, "of switching": 0.00043664770553437406, "on the heuristic": 0.0005891851332712312, "process we can": 0.0005416219901074968, "outgoing arcs will": 0.0007069187243653962, "output register do0": 0.0007069187243653962, "by this mechanism": 0.0007069187243653962, "as our update": 0.0007069187243653962, "the pfu suspends": 0.0007069187243653962, "register do0 we": 0.0007069187243653962, "ve registers": 0.000672434525056636, "we focused": 0.00041758452943711804, "intended for": 0.0003322222680501153, "we provided a": 0.0005302669797606055, "rate at which": 0.0015166406501255733, "represents": -0.00012425441839080152, "the ready line": 0.0007069187243653962, "performed therefore": 0.0006135727277027077, "or 2000": 0.000672434525056636, "its features are": 0.0007069187243653962, "periods register": 0.000672434525056636, "age constraint is": 0.0014138374487307924, "is to": 8.205473099147832e-05, "of 10k": 0.000672434525056636, "design but": 0.0004856981143768762, "buffer that receives": 0.0007069187243653962, "an accurate model": 0.0005416219901074968, "prefetch register must": 0.0007069187243653962, "although prefetching": 0.000579128002236945, "a simple peripheral": 0.0007069187243653962, "usefulness of the": 0.00042351755343008213, "empty we": 0.0007343978490601413, "model would best": 0.0007069187243653962, "wires noting that": 0.0007069187243653962, "for which a": 0.00034243618013346874, "cycle of this": 0.0007069187243653962, "core however": 0.0006135727277027077, "of switching in": 0.0006480621914731808, "data multiplexing": 0.000672434525056636, "our case register": 0.0007069187243653962, "ity core2 s": 0.0007069187243653962, "of electronic": 0.005169461877128256, "updated at random": 0.0007069187243653962, "a chip such": 0.0007069187243653962, "would be much": 0.0004366847692560899, "write as a": 0.0007069187243653962, "md0": 0.0006135206549939151, "4 model": 0.0004957258239155829, "prefetches registers": 0.000672434525056636, "retargeting a core": 0.0007069187243653962, "perform write": 0.000672434525056636, "add the bias": 0.0007069187243653962, "cally intended": 0.000672434525056636, "standard interface": 0.0005070901677208704, "features volatile update": 0.0007069187243653962, "within the speci": 0.0007069187243653962, "to design a": 0.00037047512208658964, "meet": 0.0003052769508976379, "ccd charge": 0.000672434525056636, "time we assume": 0.0005202487233732743, "see that": 0.0006016805033817064, "our previous bus": 0.0007069187243653962, "used we extend": 0.0007069187243653962, "capture a": 0.0004019859487688419, "a place": 0.00039513023928555534, "has ve": 0.0006135727277027077, "periodic processes the": 0.0006480621914731808, "listed": 0.00014435198731877543, "such as": 0.00011988490486961864, "recent": 5.458433745692309e-05, "techniques already exist": 0.0007069187243653962, "vsi on": 0.000672434525056636, "ef cient schedule": 0.0007069187243653962, "be acceptable power": 0.0007069187243653962, "the data over": 0.0005891851332712312, "to use prefetching": 0.0007069187243653962, "performance improvement": 0.0015484642804899534, "setting the access": 0.0014138374487307924, "bw but": 0.001344869050113272, "straightforward data transfer": 0.0007069187243653962, "performance penalty was": 0.0007069187243653962, "solutions through several": 0.0007069187243653962, "performance penalty": 0.0033072997667897845, "while keeping a": 0.0005891851332712312, "scheduling above to": 0.0007069187243653962, "refer the reader": 0.00033663283881962846, "priority when": 0.0006135727277027077, "priority assignment after": 0.0007069187243653962, "latency experienced by": 0.0006136248092516172, "boston": 0.0002400593359306765, "certain registers may": 0.0007069187243653962, "the prefetch heuristics": 0.0007069187243653962, "a b and": 0.0011307884656485583, "then strobes": 0.000672434525056636, "responsible": 0.0003308540951678363, "than standardizing": 0.000672434525056636, "above to": 0.0003245493048622387, "experiences with system": 0.0007069187243653962, "representing overhead the": 0.0007069187243653962, "internal dependencies dependencies": 0.0007069187243653962, "prefetch all": 0.0006135727277027077, "prefetch ing this": 0.0007069187243653962, "transactions": -2.5092050080775416e-05, "object": 0.00011987087535047069, "library mentor": 0.000672434525056636, "rtpf and": 0.000672434525056636, "commands will": 0.0006135727277027077, "approach constructs a": 0.0007069187243653962, "total for 2": 0.0007069187243653962, "externally from": 0.001344869050113272, "internal behavior we": 0.0007069187243653962, "write it also": 0.0007069187243653962, "for md": 0.002454290910810831, "object oriented communication": 0.0014138374487307924, "internals over": 0.000672434525056636, "access 3 the": 0.0006480621914731808, "classify different": 0.0006135727277027077, "increase in": 0.002325787913852046, "bus wrappers are": 0.0007069187243653962, "provide for fast": 0.0007069187243653962, "using a": 0.0006035785252045651, "such reuse is": 0.0007069187243653962, "relative to": 0.0005329223137867451, "the maximum rate": 0.0005112849157933141, "prefetching technique to": 0.0007069187243653962, "go0 and": 0.000672434525056636, "bus it": 0.0006135727277027077, "bus is": 0.0008629424795249341, "early as": 0.00038576873972901294, "bus in": 0.0004611884233198302, "simple interpretation": 0.000579128002236945, "stored in the": 0.0005478218235459086, "design on": 0.00041758452943711804, "1544": 0.0005546330536377543, "busy": 0.0004401913422357753, "update arcs": 0.001344869050113272, "which case": 0.0004364639549838811, "needed to provide": 0.0005302669797606055, "as possible by": 0.0005416219901074968, "the internals the": 0.0007069187243653962, "a single channel": 0.0005891851332712312, "for which": 9.555689414618005e-05, "will provide": 0.00030138222955117467, "of registers this": 0.0006136248092516172, "10k library supplied": 0.0007069187243653962, "bus the pfu": 0.0007069187243653962, "power ideally a": 0.0007069187243653962, "the heuristics": 0.0008732954110687481, "implemented the core": 0.0007069187243653962, "simulation synthesis": 0.000579128002236945, "s content": 0.000579128002236945, "1 overview": 0.0010556994127650955, "system only": 0.0004219690304817812, "powerful heuristics": 0.0006135727277027077, "ideally the use": 0.0007069187243653962, "is able": 0.00021191148425012758, "which is connected": 0.0005112849157933141, "example of a": 0.00024695699514596, "respond": 0.0007382470711196866, "that must be": 0.0008372423730846128, "successfully re": 0.0006135727277027077, "assumes that": 0.0002084715149346724, "result": -0.0012114425125448875, "to both": 0.00020433026263025174, "least once": 0.00036031175459629944, "best": -2.6535474195003206e-05, "a combined dma": 0.0007069187243653962, "user of": 0.00036031175459629944, "created we desired": 0.0007069187243653962, "bus wrapper no": 0.0014138374487307924, "controller may": 0.0005357099651292578, "solution to": 0.00043879115047519264, "our investigation for": 0.0007069187243653962, "two data struc": 0.0007069187243653962, "note that writes": 0.0007069187243653962, "registers via": 0.000672434525056636, "use of a": 0.0002404900555178861, "assignment a more": 0.0007069187243653962, "age the register": 0.0007069187243653962, "two approaches": 0.00027935303181489553, "interpretation of": 0.000228543100748516, "data 4": 0.0005070901677208704, "the core while": 0.0007069187243653962, "called a major": 0.0007069187243653962, "likewise the": 0.0003887781964450413, "during internal bus": 0.0007069187243653962, "often to": 0.0004686044148164043, "s interface": 0.0013264690594571606, "of a particular": 0.0002877535082814727, "to analyze the": 0.0003040935729176945, "our prefetching algorithm": 0.002120756173096188, "when go": 0.0006135727277027077, "we describe": 0.0002349399770386015, "internal to the": 0.0005112849157933141, "systems an": 0.0003202454296148879, "refer to table": 0.0005302669797606055, "must also include": 0.0006480621914731808, "puted": 0.0004366106481037083, "updates from": 0.000448043053531884, "of both": 0.0001422618644485463, "acm transactions on": 0.0029913981175872413, "pre": 8.491156392651903e-05, "token reaches another": 0.0007069187243653962, "3 2 pvci": 0.0007069187243653962, "architecture and timing": 0.0007069187243653962, "we initially": 0.00039849014513562047, "same however the": 0.0005891851332712312, "if any transition": 0.0007069187243653962, "253": 0.00028967544090455146, "256": 0.00017544521820076219, "use a priority": 0.0006480621914731808, "now know that": 0.0005702236393365326, "penalty was": 0.0005357099651292578, "the above listed": 0.0006480621914731808, "interface between these": 0.0007069187243653962, "understand this": 0.0004219690304817812, "will meet": 0.0011093602564952738, "process figure": 0.00045436388801848047, "out its": 0.0004767247579075345, "analog input": 0.000672434525056636, "readable registers which": 0.0007069187243653962, "v however we": 0.0006480621914731808, "occurred whether": 0.000672434525056636, "simply uses the": 0.0006136248092516172, "data is read": 0.0005891851332712312, "model will": 0.00036031175459629944, "among the": 0.00013375494869553967, "next describe": 0.00043664770553437406, "bus this translation": 0.0007069187243653962, "and the go": 0.0007069187243653962, "bus standard": 0.000672434525056636, "needed however if": 0.0006480621914731808, "power the": 0.00040562922195820145, "is in": 0.00012462953892430155, "wrapper without": 0.002454290910810831, "block structured": 0.0004767247579075345, "has been": 5.9396300087516446e-05, "core no bus": 0.0007069187243653962, "energy in": 0.000754640657980585, "register based": 0.002678549825646289, "task of": 0.0004450380572784175, "period during which": 0.0019441865744195422, "mentor graphics": 0.0011093602564952738, "a bw thus": 0.0007069187243653962, "rst get": 0.000672434525056636, "we extended": 0.00041758452943711804, "the heuristic": 0.00030969285609799065, "gcd2 gcd1 and": 0.0007069187243653962, "developed and": 0.0003406257470198641, "asserts the writing": 0.0007069187243653962, "a register gets": 0.0007069187243653962, "a suite": 0.00039513023928555534, "templates": 0.000252514406764986, "fairly": 0.00011460988112931807, "age constraints therefore": 0.0007069187243653962, "an update": 0.0013555188960942457, "far simpler": 0.0011093602564952738, "cycle could be": 0.0006480621914731808, "places arcs and": 0.0007069187243653962, "prefetching for each": 0.0006480621914731808, "3 pvci s": 0.0007069187243653962, "s registers the": 0.0007069187243653962, "and cs however": 0.0007069187243653962, "required without": 0.0006135727277027077, "wrapper s": 0.0006135727277027077, "output data register": 0.0007069187243653962, "thus synthesis": 0.001344869050113272, "test vectors however": 0.0007069187243653962, "or in our": 0.0005891851332712312, "was added": 0.0014687956981202827, "wrapper a": 0.0006135727277027077, "block structured register": 0.0007069187243653962, "lowest priority": 0.0004611884233198302, "4 5": 0.00012496128836467652, "4 4": 0.0004226395675968475, "4 3": 9.840817911581167e-05, "4 2": 0.00013369789150425841, "4 1": 0.00012716236839132344, "in comparison": 0.00025801875533455683, "entities was": 0.000672434525056636, "ned our": 0.000672434525056636, "guration register": 0.001344869050113272, "of 86": 0.0006135727277027077, "task registers many": 0.0007069187243653962, "will trigger an": 0.0006480621914731808, "ease": 0.00017483013288829114, "would best t": 0.0007069187243653962, "has three": 0.0003036791625705869, "possible by": 0.0003406257470198641, "prefetched in order": 0.0007069187243653962, "that represent some": 0.0006480621914731808, "implementations and those": 0.0007069187243653962, "internals assume that": 0.0007069187243653962, "desired data is": 0.0006480621914731808, "possible": -0.003677632587420289, "it consists": 0.0003002554097056554, "simple implementing": 0.000672434525056636, "access registers and": 0.0007069187243653962, "occurring": 0.000444542166028987, "assigned by the": 0.0009224551402349954, "test vectors": 0.0013264690594571606, "gates middle": 0.001344869050113272, "as well as": 0.0004773913385448067, "lysecky and": 0.004707041675396452, "complete its": 0.0004957258239155829, "only after": 0.00027586351702004564, "is updated to": 0.00042984929396413043, "right": -3.646604143501308e-05, "old": 0.0002627666788643962, "data may be": 0.00045224311762919795, "register classi cation": 0.0007069187243653962, "does not consider": 0.00040443196336449497, "is due to": 0.0004209633657256343, "33978 7 98": 0.0007069187243653962, "executive with a": 0.0007069187243653962, "structure was": 0.000448043053531884, "denotes that additional": 0.0007069187243653962, "for": 0, "two cycle": 0.0005357099651292578, "internal data output": 0.0007069187243653962, "energy metrics were": 0.0007069187243653962, "focus on": 0.00015494478680865286, "uart features": 0.000672434525056636, "system core2 calculates": 0.0007069187243653962, "as little": 0.0007775563928900825, "of cycles that": 0.0005702236393365326, "result the core": 0.0007069187243653962, "waiting for": 0.00026088569755084053, "simple fifo": 0.0006135727277027077, "transitions there may": 0.0007069187243653962, "and have a": 0.00042351755343008213, "small when compared": 0.0006480621914731808, "in section": 3.1476793322923855e-05, "core can": 0.000579128002236945, "rm time": 0.000672434525056636, "o": -0.000892409895740376, "update registers": 0.0006135727277027077, "course apply": 0.000672434525056636, "perform write operations": 0.0007069187243653962, "slightly": 3.058404530425686e-05, "of real": 0.00020637971381252447, "at which": 0.0009139810947894224, "at which a": 0.00040443196336449497, "protocol since it": 0.0006480621914731808, "will next": 0.00115825600447389, "adds size overhead": 0.0007069187243653962, "between the wrapper": 0.0006480621914731808, "since size": 0.000672434525056636, "b shows": 0.00027168037041092627, "this model": 0.00038348761220713954, "all arcs": 0.0004767247579075345, "next action": 0.0005357099651292578, "60 and prefetching": 0.0007069187243653962, "again reduce": 0.000579128002236945, "some programmable": 0.000672434525056636, "data register and": 0.0007069187243653962, "furthermore this": 0.00035813170133900074, "is a simpli": 0.0006480621914731808, "used when processing": 0.0007069187243653962, "structured we": 0.0020173035751699085, "tokens that will": 0.0007069187243653962, "s internal status": 0.002120756173096188, "our ccd": 0.000672434525056636, "to one appropriate": 0.0007069187243653962, "an exception": 0.0003354881951664181, "bottom the": 0.0004019859487688419, "pf microwatts": 0.001344869050113272, "bw register d0": 0.0007069187243653962, "the case": 7.345353090401288e-05, "c an": 0.0007442251039959797, "bw and acm": 0.0007069187243653962, "wrapper now": 0.000672434525056636, "though the": 0.00019880177291186604, "wrapper non": 0.0006135727277027077, "exist": -4.8020066960913544e-05, "exist in": 0.00027333085391105803, "one cycle later": 0.0006480621914731808, "time constraint process": 0.0007069187243653962, "developers": 0.0004946684017429491, "consumed by the": 0.0008470351068601643, "prefetching is added": 0.0007069187243653962, "soft cores in": 0.0007069187243653962, "examples we describe": 0.0006480621914731808, "more frequently than": 0.0005202487233732743, "the set": 0.00010454175967718532, "processor dominate": 0.000672434525056636, "we can therefore": 0.0004176199750299741, "be used when": 0.0008596985879282609, "adjust as expected": 0.0007069187243653962, "method almost": 0.0006135727277027077, "strobing the": 0.000672434525056636, "expected the": 0.00029482358137190243, "association virtual socket": 0.0014138374487307924, "but it is": 0.00025211446921295864, "rede ne": 0.000672434525056636, "have register age": 0.0007069187243653962, "write ties up": 0.0007069187243653962, "1 and": 6.422732614672774e-05, "time": -0.023404939499615536, "the major": 0.00022203336636628421, "execution internal bus": 0.0007069187243653962, "di does": 0.000672434525056636, "a read write": 0.0005302669797606055, "the device or": 0.0007069187243653962, "model we will": 0.0004957679023320091, "the case for": 0.0005445007122387685, "perfor mance": 0.0003625476169992383, "interface a": 0.00041758452943711804, "gurations for": 0.0006135727277027077, "energy consumption due": 0.0005702236393365326, "that even though": 0.00039738933697529413, "ver": 0.00032904487366780153, "a picture frame": 0.0007069187243653962, "n is": 9.857745884498211e-05, "there was an": 0.001560746170119823, "prefetching bws with": 0.0007069187243653962, "scheduler also does": 0.0007069187243653962, "overhead to": 0.0003773203289902925, "however has": 0.00039849014513562047, "not handle sporadic": 0.0007069187243653962, "priority queue used": 0.0007069187243653962, "to indicate": 0.0006370496858369548, "be executed the": 0.0005302669797606055, "5 we initially": 0.0007069187243653962, "where that": 0.00045436388801848047, "erals": 0.0005546330536377543, "204 and 253": 0.0007069187243653962, "2 mapping to": 0.0007069187243653962, "items twice per": 0.0007069187243653962, "as two cycles": 0.0007069187243653962, "and heuristics": 0.0008531779158421482, "priority assignment a": 0.0007069187243653962, "that the non": 0.00045224311762919795, "version was created": 0.0007069187243653962, "com pression": 0.0004957258239155829, "and energy consumption": 0.0005416219901074968, "is performance improvement": 0.0014138374487307924, "prediction": 0.00015365216163068342, "appropriate condition to": 0.0007069187243653962, "depending on whether": 0.0003280752661114674, "eliminating the performance": 0.0006480621914731808, "each bw architecture": 0.0007069187243653962, "asserting wrp": 0.001344869050113272, "note that the": 0.00012612503747978332, "if we were": 0.0003929940411322013, "note that even": 0.00041210047264652596, "current": -0.00035207509548885226, "sent to the": 0.00031842457668211963, "depen dencies we": 0.0007069187243653962, "be prefetched an": 0.0007069187243653962, "level synthesizable": 0.000672434525056636, "and a core": 0.0012961243829463615, "two acm transactions": 0.0007069187243653962, "information a designer": 0.0007069187243653962, "uart c": 0.000672434525056636, "pfu suspends": 0.000672434525056636, "is in a": 0.0003048759259722446, "the data is": 0.0003139656892426029, "this internal": 0.000579128002236945, "each core no": 0.0007069187243653962, "vectors": 0.00019753175670161898, "timing of": 0.0003800461140912572, "was due to": 0.0009224551402349954, "commonly": 0.00023607392281851515, "at developing prefetching": 0.0007069187243653962, "this process": 0.00017638934787568257, "focus is": 0.00034240711578275294, "notice that the": 0.0002580406565955138, "struc tures the": 0.0006480621914731808, "transition thus": 0.0006135727277027077, "camera is written": 0.0007069187243653962, "a set": 0.0002950883516362913, "we only needed": 0.0005891851332712312, "access may take": 0.0007069187243653962, "0 where the": 0.00045224311762919795, "set the": 0.0006473391458009947, "cores compared": 0.000672434525056636, "the other": 2.139285367943945e-05, "an integrated core": 0.002120756173096188, "tightly": 0.00023889909157930264, "to 1 go": 0.0007069187243653962, "oriented communication library": 0.0014138374487307924, "above to prefetch": 0.0007069187243653962, "computer architecture research": 0.0014138374487307924, "fig 6 prefetching": 0.0007069187243653962, "introducing": 0.00010943503122303509, "the technique of": 0.00038289275159297597, "of vhdl": 0.0005546801282476369, "than an": 0.00028870920415700397, "register within the": 0.0006136248092516172, "must be at": 0.0003656517971362051, "one random transition": 0.002120756173096188, "priority assignment scheme": 0.0012961243829463615, "catthoor": 0.00047668429921637716, "overhead caused by": 0.0005031742002451167, "power energy prefetching": 0.0007069187243653962, "of ve": 0.0004767247579075345, "nition of the": 0.0005702236393365326, "wrappers both": 0.000672434525056636, "according to their": 0.000652118582119298, "contention as": 0.0005070901677208704, "of the equation": 0.00036410156086490175, "internals to": 0.001344869050113272, "believed": 0.00027003603099277364, "the drawbacks to": 0.0007069187243653962, "s bus": 0.0016071298953877734, "simple de": 0.000672434525056636, "synopsys analysis tools": 0.0007069187243653962, "test the utilization": 0.0007069187243653962, "growth in the": 0.0004441117421466276, "constraints given": 0.00045436388801848047, "the access time": 0.004161989786986195, "is possible": 0.0001931151981962052, "translating the address": 0.0007069187243653962, "in addition any": 0.0005702236393365326, "annotated with two": 0.0007069187243653962, "showing good performance": 0.0007069187243653962, "registers which must": 0.0007069187243653962, "controller writes the": 0.0007069187243653962, "size and power": 0.0035345936218269805, "accurate model of": 0.0005702236393365326, "results for": 0.00023609395964781563, "least once an": 0.0007069187243653962, "minor cycle": 0.004034607150339817, "applications": -0.00028267172876090017, "and thus": 0.0006436825866485358, "date": 0.00045640460033278407, "such": -0.006939572536979341, "data": -0.00823235514083723, "and the time": 0.00030726479777837067, "in the core": 0.0005416219901074968, "prefetch using": 0.000672434525056636, "construction as in": 0.0006480621914731808, "transactions on design": 0.0064709114138319195, "not indicate that": 0.0005891851332712312, "power overhead": 0.00115825600447389, "typically has such": 0.0007069187243653962, "we have successfully": 0.0005547272108491349, "the list if": 0.0005416219901074968, "ccd charge coupled": 0.0007069187243653962, "course": 6.62634237036045e-05, "the highest": 0.0009807263039776257, "consumption and": 0.00041341247084872307, "age constraint": 0.009414083350792904, "testing the schedulability": 0.0006480621914731808, "decreases": 9.890815453734292e-05, "wires internal to": 0.0007069187243653962, "decreased": 0.0004022351555012296, "a a singly": 0.0007069187243653962, "20 lysecky and": 0.0007069187243653962, "an identical architecture": 0.0007069187243653962, "respectively each": 0.00043147123976246704, "controller outputs the": 0.0006480621914731808, "a token": 0.00036719892453007067, "to maximize": 0.00048369418576163704, "using pseudo": 0.0005070901677208704, "demonstrated using": 0.0004957258239155829, "pvci or": 0.000672434525056636, "analysis techniques to": 0.0005891851332712312, "78 of execution": 0.0007069187243653962, "keep ack asserted": 0.0007069187243653962, "frame the number": 0.0007069187243653962, "below by setting": 0.0007069187243653962, "suspends": 0.00042655275415650473, "an analysis": 0.00023496537182617433, "model construction as": 0.0007069187243653962, "a prefetch register": 0.0028276748974615847, "fur thermore without": 0.0007069187243653962, "be set": 0.000555183309183799, "cycles w o": 0.0007069187243653962, "to schedule 1": 0.0007069187243653962, "at a cost": 0.0004441117421466276, "to provide us": 0.0005891851332712312, "modi ed": 0.0010404091342828968, "heuristic see": 0.0006135727277027077, "those using": 0.0004686044148164043, "java interface": 0.000579128002236945, "lakes symposium": 0.0004094330803335663, "incoming arcs and": 0.0007069187243653962, "integrated the ccd": 0.0007069187243653962, "in peripheral": 0.001344869050113272, "29 fig 11": 0.0007069187243653962, "this register is": 0.0006480621914731808, "code our heuristic": 0.0007069187243653962, "dependencies between": 0.0006433139957298749, "cores typically posses": 0.0007069187243653962, "related behavior": 0.000579128002236945, "quite": 2.7612092975733672e-05, "or write request": 0.0012961243829463615, "ii is the": 0.0005202487233732743, "update dependencies provide": 0.0007069187243653962, "typically posses 20": 0.0007069187243653962, "read this means": 0.0007069187243653962, "summarizes energy consumption": 0.0014138374487307924, "wish to": 0.00017638934787568257, "programming": 7.138039367678891e-06, "con gurations no": 0.0007069187243653962, "cores since different": 0.0007069187243653962, "grow more than": 0.0006480621914731808, "in which a": 0.0005077966992646007, "or eliminate": 0.0004686044148164043, "for certain classes": 0.0005547272108491349, "results of our": 0.0003412445008707948, "in other": 0.0001931151981962052, "26 28 2004": 0.0005547272108491349, "age of the": 0.0010225698315866282, "three regions": 0.0005070901677208704, "could see the": 0.0006136248092516172, "structured": 0.001287255917150649, "strobing rdy as": 0.0007069187243653962, "to provide": 0.0003935460296505435, "indicate": 0.00012759653173983047, "de nition": 0.00041758452943711804, "once every": 0.0008268249416974461, "structures": 3.466734668440809e-05, "pfu carries": 0.000672434525056636, "them as up": 0.0014138374487307924, "we modeled": 0.0004767247579075345, "represents data storage": 0.0007069187243653962, "representing": 0.00015195181319396927, "developed to": 0.0002784681052272665, "and elaborate": 0.0005357099651292578, "typical cores": 0.000672434525056636, "future": -8.856687452791873e-06, "using our update": 0.0007069187243653962, "communicate with the": 0.00044031795313137723, "transfer level synthesizable": 0.0007069187243653962, "is internally": 0.0011093602564952738, "to a bus": 0.0014138374487307924, "quickly indicate whether": 0.0007069187243653962, "bus implementations and": 0.0007069187243653962, "the bw also": 0.0007069187243653962, "for a process": 0.00048264208165825804, "when bus wrappers": 0.0007069187243653962, "ratio of": 0.00018752000073149252, "same however": 0.0004856981143768762, "core internals whereas": 0.0007069187243653962, "represents a simple": 0.0006136248092516172, "register classi": 0.000672434525056636, "note": -0.0018809599098314651, "take": -0.0003272359852403811, "implements a": 0.00031350521757092455, "noti": 0.007802406276067909, "to implement the": 0.0002903912901656358, "perform its": 0.0005070901677208704, "no write": 0.0009087277760369609, "describe such": 0.0004957258239155829, "cycle reading a": 0.0007069187243653962, "digital camera example": 0.0007069187243653962, "core size": 0.000672434525056636, "dependency prefetching technique": 0.0007069187243653962, "effectively eliminated": 0.000672434525056636, "of register combinations": 0.0007069187243653962, "the registers can": 0.0012961243829463615, "adjust from": 0.000672434525056636, "implement the": 0.0002177669324075779, "to the list": 0.0013100543077682696, "effectively eliminates": 0.000579128002236945, "new cache": 0.0005357099651292578, "model re": 0.0006135727277027077, "ready line": 0.001344869050113272, "solution to designing": 0.0007069187243653962, "synchronous": 0.00018179517157273218, "of cores can": 0.0007069187243653962, "a bw the": 0.0007069187243653962, "system bus and": 0.0006136248092516172, "line": -0.00018815059814090035, "bus must pass": 0.0007069187243653962, "wait protocol": 0.0006135727277027077, "if we extended": 0.0007069187243653962, "scheme a": 0.00035813170133900074, "by a set": 0.0003202726128276555, "size increase as": 0.0007069187243653962, "time response time": 0.0012961243829463615, "register heap or": 0.0007069187243653962, "this transition will": 0.0007069187243653962, "prefetched rst that": 0.0007069187243653962, "greater than": 0.00013527980508943048, "an automatic": 0.0003002554097056554, "receives data": 0.0005070901677208704, "updated by a": 0.0005702236393365326, "reads from": 0.0004421563531523868, "pf nj 13": 0.0007069187243653962, "settings": 0.00017606377951986146, "without prefetching": 0.0052020456714144845, "arbitration data multiplexing": 0.0007069187243653962, "architecture in order": 0.0005702236393365326, "be read": 0.0005754581702705874, "were used": 0.0002088951291700611, "address and is": 0.0007069187243653962, "where": -0.004480050290004802, "also interfaces with": 0.0007069187243653962, "events occur at": 0.0006480621914731808, "core s interface": 0.002120756173096188, "which consists of": 0.00032506824979970867, "interface design for": 0.0012272496185032344, "three versions of": 0.0005112849157933141, "1 january 2002": 0.009817996948025876, "a uart c": 0.0007069187243653962, "of wrapper size": 0.0007069187243653962, "the constant activity": 0.0007069187243653962, "programming languages": 0.00022498408559008123, "of s every": 0.0006480621914731808, "not always": 0.0003871103866475007, "improvement but we": 0.0007069187243653962, "writes from and": 0.0007069187243653962, "34556 8 11": 0.0007069187243653962, "experiments with update": 0.0007069187243653962, "the memory latency": 0.0004889531170775863, "used a single": 0.0005547272108491349, "and utilization": 0.0005202045671414484, "sparc": 0.000231147816145576, "of cycles in": 0.0004957679023320091, "that satisfies": 0.0002389193681954611, "basic technique that": 0.0006480621914731808, "performance 29 fig": 0.0007069187243653962, "the actual": 0.00011862633997870212, "from the bw": 0.0007069187243653962, "to eliminate": 0.0013066015944454676, "a multiplexed": 0.0005546801282476369, "for it": 0.00024184709288081852, "may exist": 0.0006848142315655059, "an item": 0.0007296845323424776, "unit by": 0.0005202045671414484, "satisfy given": 0.000579128002236945, "shows the architecture": 0.001060533959521211, "a dual": 0.0003354881951664181, "point we have": 0.00042351755343008213, "33978": 0.0006135206549939151, "the wr register": 0.0007069187243653962, "1588": 0.0006135206549939151, "this overhead": 0.0010680141006437353, "exception to": 0.00038286025348131466, "128 times per": 0.0007069187243653962, "ed them": 0.000672434525056636, "random transition by": 0.0014138374487307924, "combined": 8.64431856749911e-05, "registers many cores": 0.002120756173096188, "a core with": 0.0035345936218269805, "examples are small": 0.0007069187243653962, "thousand": 0.00027498817036874753, "and adding the": 0.0004767652234671566, "an appropriate": 0.00037026383228480365, "require extra cycles": 0.0007069187243653962, "s0 until": 0.000672434525056636, "well as the": 0.00019504386845271097, "approach has": 0.0002573155723169002, "that reads": 0.00045436388801848047, "762 653 116": 0.0007069187243653962, "additional examples in": 0.0007069187243653962, "pf nj energy": 0.0007069187243653962, "register set cannot": 0.0007069187243653962, "soudris antonios": 0.000672434525056636, "we need to": 0.0005155033777684768, "we synthesized": 0.0005070901677208704, "register with special": 0.0007069187243653962, "that meets all": 0.0006480621914731808, "a process must": 0.0022189088433965396, "peripheral cores": 0.0018407181831081232, "13 762": 0.000672434525056636, "improves the usefulness": 0.0014138374487307924, "3088 1544": 0.000672434525056636, "frame we": 0.0009087277760369609, "must complete execution": 0.0006480621914731808, "to do": 0.00012970420542822393, "not allowed": 0.0002991425297715955, "whether a": 0.00039379463604067476, "wrapper ccd": 0.001344869050113272, "res is a": 0.0006480621914731808, "before being output": 0.0007069187243653962, "for experimentation": 0.0004856981143768762, "but does": 0.00025801875533455683, "means that the": 0.0015521081762121154, "failed the utilization": 0.0007069187243653962, "until done": 0.0005546801282476369, "this example as": 0.0019441865744195422, "be a": 8.409373539316396e-05, "fig 10 re": 0.0007069187243653962, "of processes can": 0.0005547272108491349, "fact real time": 0.0007069187243653962, "with other activities": 0.0007069187243653962, "and bias": 0.0005546801282476369, "these experiments": 0.00026309535046559185, "point to": 0.00020152867319345622, "initial prefetching architectures": 0.0007069187243653962, "wrp data": 0.000672434525056636, "prefetching approaches": 0.0006135727277027077, "bus and processor": 0.0007069187243653962, "215": 0.00024608235703989554, "s non": 0.0004957258239155829, "constraints next": 0.000672434525056636, "replacing acm": 0.000672434525056636, "between either the": 0.0007069187243653962, "found in peripheral": 0.0007069187243653962, "to added logic": 0.0007069187243653962, "a function of": 0.000390582565681254, "fifo figure 12": 0.0007069187243653962, "nanoseconds and power": 0.0007069187243653962, "problem by mapping": 0.0006480621914731808, "not incur": 0.0004421563531523868, "core registers writes": 0.0007069187243653962, "behavior by": 0.00043664770553437406, "performance by": 0.00028485062222277695, "d and its": 0.0005702236393365326, "as one": 0.00020762958866578005, "although quite": 0.0005070901677208704, "sets a ag": 0.0007069187243653962, "actually initiate": 0.000672434525056636, "so that the": 0.00016303807736348005, "three cores it": 0.0007069187243653962, "equal to": 0.0011627102206567658, "three regions 1": 0.0007069187243653962, "we were to": 0.0004205182715313984, "performance 23 2": 0.0007069187243653962, "we continuously": 0.00115825600447389, "is necessarily": 0.00034991731919541044, "extra cycles": 0.0011093602564952738, "common divisor": 0.0004265889579210741, "and the bus": 0.0006136248092516172, "where ci is": 0.0007069187243653962, "on a read": 0.0005891851332712312, "and simulation": 0.0012147166502823475, "synthesis techniques": 0.0009914516478311658, "a dynamic scheduling": 0.0005302669797606055, "pipelining": 0.00023329954820672547, "external sources": 0.0005546801282476369, "register while": 0.000579128002236945, "some random": 0.00045436388801848047, "version uses a": 0.0005891851332712312, "size and": 0.0012749669517173015, "describe one of": 0.0006136248092516172, "s internals stays": 0.0007069187243653962, "the latency": 0.0002907017991414306, "direction involves developing": 0.0007069187243653962, "occur once every": 0.0006480621914731808, "pvci s location": 0.0007069187243653962, "scheduled register": 0.0005357099651292578, "nes the amount": 0.0007069187243653962, "than others if": 0.0007069187243653962, "if register": 0.0005546801282476369, "is updated randomly": 0.0007069187243653962, "4 prefetching architectures": 0.0007069187243653962, "from that domain": 0.0007069187243653962, "performance in ns": 0.0014138374487307924, "can monitor in": 0.0007069187243653962, "second we": 0.00025523719866883617, "power": 0.0014483439877369477, "events occur": 0.0004219690304817812, "core1 implements": 0.000672434525056636, "its deadline we": 0.0006136248092516172, "the inputs": 0.0002594412094735496, "frame because the": 0.0007069187243653962, "experiments with": 0.0007202391330685354, "that performs": 0.00031885593250281763, "random transitions if": 0.0007069187243653962, "in data": 0.00025801875533455683, "if s is": 0.0007025275877734192, "1 hence we": 0.0004767652234671566, "vectors for each": 0.0005891851332712312, "common example of": 0.0005416219901074968, "this information": 0.0003729798976975419, "ack": 0.0005677738637814904, "wrappers are employed": 0.0007069187243653962, "acm": -0.00045967692536231684, "a rate": 0.0006296261441086205, "internal bus 4": 0.0007069187243653962, "three of our": 0.0012272496185032344, "and vahid order": 0.0007069187243653962, "and an increase": 0.0005891851332712312, "another register with": 0.0007069187243653962, "prefetch registers in": 0.0014138374487307924, "register di we": 0.0007069187243653962, "that prefetches": 0.0005357099651292578, "image": 0.00018386023284639442, "data we": 0.000266125803422946, "or a write": 0.0005891851332712312, "minor cycle is": 0.002120756173096188, "also does": 0.00039513023928555534, "accompany this": 0.000672434525056636, "still incorporate": 0.000672434525056636, "register that must": 0.0007069187243653962, "wrapper and are": 0.0007069187243653962, "designed the": 0.00043664770553437406, "is updated go": 0.0007069187243653962, "are extremely": 0.0003648422661712388, "not the internals": 0.0007069187243653962, "complete": -0.0003546175810208411, "data without spending": 0.0007069187243653962, "gcd1 and cs": 0.0007069187243653962, "with an access": 0.0007069187243653962, "proposed standard interface": 0.0007069187243653962, "116 55prefetching": 0.000672434525056636, "elimination": 0.00014341325111365003, "is not feasible": 0.0004266251678317711, "level synthesizable vhdl": 0.0007069187243653962, "res a and": 0.0014138374487307924, "stored in data": 0.0006136248092516172, "problem to": 0.0006646502781037805, "d such": 0.0003002554097056554, "of acceptable": 0.000448043053531884, "age": 0.007068225915793479, "d0 since": 0.000672434525056636, "further elaborate": 0.0006135727277027077, "ag": 0.0014764941422393731, "ai": 0.000252514406764986, "certain": -8.959808022079987e-05, "added and": 0.00040562922195820145, "an": 0, "as": 0, "at": -0.01533801637484788, "noting that": 0.0002280266397779953, "dependency prefetching results": 0.0007069187243653962, "assume a prefetch": 0.0007069187243653962, "and status regis": 0.0007069187243653962, "d focusing on": 0.0007069187243653962, "several prefetching": 0.000579128002236945, "thus we are": 0.0004366847692560899, "registers using a": 0.0006136248092516172, "register updates in": 0.0006480621914731808, "as expected the": 0.0003539582358397183, "systems constructing": 0.000579128002236945, "constant until the": 0.0007069187243653962, "was initiated over": 0.0014138374487307924, "not perform as": 0.0004712664564041312, "the extra power": 0.0014138374487307924, "increase in the": 0.00028027039472748366, "could also": 0.00026459819893112657, "overview in": 0.0004219690304817812, "gcd calculator is": 0.0007069187243653962, "have simple": 0.0008351690588742361, "prefetch unit pfu": 0.0007069187243653962, "externally": 0.001259145417955999, "there was still": 0.0006480621914731808, "consider": -0.0005300575888954789, "5 digital camera": 0.0007069187243653962, "is the maximum": 0.00027732489688782385, "we again": 0.00031221626087154234, "change we now": 0.0007069187243653962, "improvements with": 0.0004957258239155829, "using the lsi": 0.0007069187243653962, "periph erals pvci": 0.0007069187243653962, "as one register": 0.0007069187243653962, "wrapper templates between": 0.0007069187243653962, "overview separating a": 0.0007069187243653962, "than 2": 0.00025523719866883617, "period 5 3": 0.0007069187243653962, "bus and strobes": 0.0007069187243653962, "bus it thus": 0.0007069187243653962, "cycle after receiving": 0.0007069187243653962, "gurable settings": 0.000672434525056636, "register le": 0.000579128002236945, "results": -0.003710013013072118, "m processors we": 0.0006480621914731808, "the only register": 0.0007069187243653962, "from table": 0.0006027644591023493, "modi ed via": 0.0007069187243653962, "pression": 0.00034605257098410593, "condition": -3.0089857432520458e-05, "the performance degradation": 0.0009779062341551726, "than a": 0.00028825772513882284, "7 bus wrapper": 0.0007069187243653962, "finally we will": 0.00048264208165825804, "gcd2 and": 0.002689738100226544, "internals 2 prefetch": 0.0007069187243653962, "adjust": 0.0031929053818735165, "codec cores since": 0.0007069187243653962, "dependency prefetching": 0.005379476200453088, "computation on": 0.0003202454296148879, "uses the update": 0.0007069187243653962, "have the same": 0.00018380658650736617, "adding the write": 0.0007069187243653962, "also assume that": 0.0003175147600944339, "seek to gain": 0.0007069187243653962, "the write register": 0.002120756173096188, "penalties": 0.0008573272927063925, "internal behavior as": 0.0007069187243653962, "assignment in order": 0.0006480621914731808, "a write": 0.008802853650932828, "repeat this": 0.000369621086878962, "concluded that a": 0.0005547272108491349, "size of 10k": 0.0007069187243653962, "new model we": 0.0006480621914731808, "capability of": 0.0003072387186069415, "deadline is": 0.0004767247579075345, "used to": 0.0001637669109459153, "section": -0.0009606547530482753, "vectors however": 0.0006135727277027077, "three registers go": 0.0007069187243653962, "the results for": 0.0005287369324185939, "arcs that": 0.0004686044148164043, "complexity due to": 0.0005702236393365326, "prefetching prefetching": 0.0005357099651292578, "method": -0.000595487570858044, "contrast": 3.211093765003591e-05, "interface versions": 0.000672434525056636, "bounds were 100": 0.0007069187243653962, "hours": 0.0006840218628187238, "cores for each": 0.0007069187243653962, "update by": 0.000953449515815069, "quite reasonable": 0.0004686044148164043, "possible bus": 0.0012271454554054154, "interface based design": 0.0007069187243653962, "be labeled": 0.0003887781964450413, "that indicates completion": 0.0007069187243653962, "respond to": 0.00035813170133900074, "simple interfaces": 0.000672434525056636, "occurs the core": 0.0007069187243653962, "rst by": 0.000579128002236945, "no knowledge": 0.00039849014513562047, "rst be": 0.0006135727277027077, "sets the address": 0.0007069187243653962, "action": 0.00010655691870630817, "user imposed register": 0.0007069187243653962, "via": -1.1071487381754761e-05, "11 general": 0.0006135727277027077, "camera is": 0.0004019859487688419, "5 4": 0.00017033781801784664, "5 2": 0.00010148277892952207, "5 3": 0.0008196085108304705, "architecture a": 0.00032165699786493746, "5 1": 9.622335838392292e-05, "typically extremely": 0.000672434525056636, "one that": 0.00019841805735823864, "efficient prefetch schedules": 0.0007069187243653962, "directly connected to": 0.000456617617534367, "our synthesis": 0.0005202045671414484, "non pvci and": 0.0014138374487307924, "for four": 0.0003460819422768392, "writes prefetching for": 0.0007069187243653962, "summarizes the": 0.0004897352355246699, "impact on perfor": 0.0006480621914731808, "bottom the highest": 0.0007069187243653962, "being updated thus": 0.0007069187243653962, "wellings 1997 for": 0.0007069187243653962, "write requests and": 0.0005416219901074968, "vahid and": 0.000672434525056636, "2 core": 0.0006135727277027077, "assignment burns and": 0.0014138374487307924, "and power in": 0.0007069187243653962, "core3 response": 0.000672434525056636, "retargeting a": 0.000672434525056636, "of registers in": 0.0004957679023320091, "is three cycles": 0.0007069187243653962, "do so in": 0.0004266251678317711, "if it": 8.351610193946696e-05, "of registers it": 0.0005702236393365326, "priority rm": 0.000672434525056636, "listed combinations of": 0.0007069187243653962, "dependencies without": 0.000672434525056636, "keeping": 0.00037303276619857987, "to a control": 0.0005891851332712312, "next our prefetch": 0.0007069187243653962, "are updated therefore": 0.0007069187243653962, "prefetching which is": 0.0007069187243653962, "if the": 4.4345673881196474e-05, "due to": 0.0005250035681437715, "fifo stored in": 0.0007069187243653962, "impacts": 0.0002784444721876987, "stated": 6.641444158394198e-05, "heuristics within": 0.000672434525056636, "process scheduling method": 0.0007069187243653962, "writes are": 0.00045436388801848047, "schedules b overview": 0.0007069187243653962, "that data may": 0.0007069187243653962, "sense": 5.41233293319088e-06, "ed possible": 0.000672434525056636, "the improvement in": 0.0003996736932177202, "information": -0.0011199964828663906, "the normal situation": 0.0007069187243653962, "introducing update": 0.000672434525056636, "while energy is": 0.0007069187243653962, "our case sporadic": 0.0007069187243653962, "current status": 0.0004421563531523868, "bus structure is": 0.0007069187243653962, "function of the": 0.00020353919640084633, "out a": 0.0002775916545918995, "is assigned": 0.00020762958866578005, "time prefetching to": 0.0028276748974615847, "output data": 0.0004421563531523868, "and c we": 0.0004712664564041312, "figure 7 idle": 0.0007069187243653962, "example is a": 0.0004205182715313984, "register response": 0.000672434525056636, "three cores required": 0.0007069187243653962, "mapping": 0.0004639771998100523, "a model to": 0.0004712664564041312, "on the prefetch": 0.0007069187243653962, "be applied": 0.00012845056693697274, "con gurations for": 0.0006480621914731808, "pvci version": 0.001344869050113272, "a point": 0.00018018772111160844, "to table vi": 0.0007069187243653962, "a chip two": 0.0007069187243653962, "44 9 47": 0.0007069187243653962, "reading status": 0.000672434525056636, "the acm": 0.000231700939198696, "sporadic we": 0.000672434525056636, "the ack": 0.0004265889579210741, "two architectures": 0.0004767247579075345, "cs the": 0.0004856981143768762, "ity": 0.0004291061396339148, "that will re": 0.0007069187243653962, "its": -0.0048459592078888905, "codec there is": 0.0007069187243653962, "core registers": 0.0020173035751699085, "ages furthermore this": 0.0007069187243653962, "implementing the": 0.00027168037041092627, "particular core may": 0.0007069187243653962, "they will need": 0.0006136248092516172, "device prefetching for": 0.0007069187243653962, "of prefetching is": 0.0005891851332712312, "dependent on": 0.0006154352473965708, "occurring on": 0.0005357099651292578, "general structure is": 0.0006136248092516172, "not informed of": 0.0007069187243653962, "interrupt when": 0.0006135727277027077, "pvci after": 0.000672434525056636, "that the registers": 0.0007069187243653962, "vi we can": 0.0014138374487307924, "by standardizing the": 0.0007069187243653962, "a prefetch requires": 0.0007069187243653962, "analogous to caching": 0.0007069187243653962, "can be made": 0.00024653964876401375, "categorize how": 0.000672434525056636, "always": -0.0003235524755993792, "spirit to the": 0.00044031795313137723, "execute paradigm fast": 0.0007069187243653962, "order to better": 0.0005031742002451167, "written in register": 0.0007069187243653962, "of wires": 0.0004957258239155829, "and performance were": 0.0007069187243653962, "without any": 0.0002159282743253024, "static update": 0.0020173035751699085, "growth in chip": 0.0007069187243653962, "applications proceedings": 0.00031614040175245803, "core we seek": 0.0007069187243653962, "execution at a": 0.0005891851332712312, "the registers with": 0.0007069187243653962, "a static schedule": 0.0005302669797606055, "asserted when the": 0.0007069187243653962, "of these": 8.074791946096112e-05, "fewer": 0.00027579034926959164, "due to fact": 0.0006136248092516172, "or decrease": 0.0012527535883113544, "val line to": 0.0007069187243653962, "any bus that": 0.0007069187243653962, "analyze update dependencies": 0.0007069187243653962, "four cycles register": 0.0007069187243653962, "and pvci interface": 0.0007069187243653962, "was half": 0.000672434525056636, "model and": 0.00017638934787568257, "di over": 0.000672434525056636, "and heuristics 4": 0.0007069187243653962, "some computation": 0.00041758452943711804, "summarizes performance results": 0.0014138374487307924, "right hand": 0.0001844593440206225, "driven": 0.00020329342125304943, "capacity we seek": 0.0007069187243653962, "0 finally we": 0.0005202487233732743, "must be": 0.0007885964189659811, "and b 5": 0.0012961243829463615, "twice per access": 0.0007069187243653962, "w": -0.0008209667583919047, "as expected when": 0.0006136248092516172, "bus wrapper this": 0.0007069187243653962, "to classify common": 0.0007069187243653962, "major": 0.00022978414994081814, "interface association 1997a": 0.0007069187243653962, "namely go0 md0": 0.0007069187243653962, "interface association 1997b": 0.0007069187243653962, "stat is": 0.0006135727277027077, "informed of": 0.0004686044148164043, "number": -0.003932469833783259, "medium mapping effort": 0.0007069187243653962, "using a custom": 0.0005891851332712312, "channel dac": 0.000672434525056636, "and created we": 0.0007069187243653962, "structured next we": 0.0007069187243653962, "another direction involves": 0.0007069187243653962, "indicates comple": 0.000672434525056636, "4 prefetching": 0.0006135727277027077, "will be the": 0.0005581615820564087, "bus with a": 0.0012272496185032344, "processors we": 0.0003245493048622387, "internal bus that": 0.0007069187243653962, "head we demonstrated": 0.0007069187243653962, "relationship": 5.8826035861830204e-05, "if no write": 0.0006480621914731808, "s readable registers": 0.0007069187243653962, "used to implement": 0.00036108134562629415, "the ratio of": 0.000260907842164842, "ics constructing": 0.000672434525056636, "register while a": 0.0007069187243653962, "focusing": 0.00022496499163390796, "constraint process period": 0.0007069187243653962, "the goal of": 0.0002412747985909742, "to registers via": 0.0007069187243653962, "by adding": 0.0005425018267303402, "design java driven": 0.0007069187243653962, "static register": 0.000672434525056636, "for example figure": 0.0008663981475669246, "a copy must": 0.0007069187243653962, "proceeds with": 0.0004686044148164043, "3 2 rate": 0.0007069187243653962, "for the": 0.0, "for md and": 0.0007069187243653962, "request for go": 0.0007069187243653962, "model can": 0.0002784681052272665, "cycle is": 0.001269951243820243, "registers in this": 0.0005547272108491349, "uses a": 0.00014916976134938802, "internal bus is": 0.0007069187243653962, "to the smallest": 0.0004205182715313984, "chip capacity we": 0.0007069187243653962, "to eliminate a": 0.0005031742002451167, "with no": 0.00051101345405354, "usefulness of prefetching": 0.0007069187243653962, "summarizes size": 0.0020173035751699085, "acm great": 0.00043664770553437406, "systems an object": 0.0007069187243653962, "based schedulability test": 0.004241512346192376, "be prefetched every": 0.0007069187243653962, "of prefetching on": 0.0023567405330849247, "when only": 0.0003036791625705869, "attractive due to": 0.0005702236393365326, "or delay": 0.0004767247579075345, "created for another": 0.0007069187243653962, "when compared": 0.0014290000976007785, "bus figure": 0.0004957258239155829, "d is": 0.00014990734518667865, "2 cores 772": 0.0007069187243653962, "prefetching was equal": 0.0007069187243653962, "have been updated": 0.0011783702665424623, "from the inventra": 0.0007069187243653962, "sparc ii": 0.0006135727277027077, "cation of": 0.00043147123976246704, "register in core3": 0.0007069187243653962, "nement is to": 0.0007069187243653962, "j 44": 0.0006135727277027077, "write operations": 0.00037211255199798987, "may be computationally": 0.0005112849157933141, "association accepted may": 0.0007069187243653962, "register ages furthermore": 0.0007069187243653962, "data to the": 0.0003867931552375273, "our synthesis and": 0.0006480621914731808, "responds by placing": 0.0006480621914731808, "the test a": 0.0007069187243653962, "of these registers": 0.0005702236393365326, "writes prefetching": 0.000672434525056636, "take as": 0.0003625476169992383, "by making the": 0.0003929940411322013, "impact": 0.0006397732129443373, "without prefetching bws": 0.0007069187243653962, "i and n": 0.0004660999056659608, "of powerful heuristics": 0.0007069187243653962, "failed": 0.0003484369566899541, "the update type": 0.0007069187243653962, "be prefetched more": 0.0007069187243653962, "behavior and were": 0.0007069187243653962, "dependent": 0.00011171809240958789, "details on response": 0.0007069187243653962, "shows timing": 0.0006135727277027077, "schedule will": 0.0004686044148164043, "though a schedule": 0.0007069187243653962, "the average increase": 0.0011783702665424623, "of the on": 0.0004441117421466276, "intensive one": 0.000672434525056636, "provided a powerful": 0.0007069187243653962, "since they represent": 0.0006136248092516172, "on design": 0.004427576202327509, "also evaluate": 0.0005202045671414484, "that address on": 0.0007069187243653962, "our ccd and": 0.0007069187243653962, "induced update by": 0.0014138374487307924, "core we will": 0.0007069187243653962, "with a rate": 0.0005416219901074968, "information regarding": 0.0007902604785711107, "set": -0.011084134199364054, "might still": 0.0008732954110687481, "previous bus": 0.000672434525056636, "fairly small to": 0.0007069187243653962, "cient prefetching schedule": 0.0007069187243653962, "see": -0.002618561478886576, "data codec": 0.000672434525056636, "and utilization bound": 0.0007069187243653962, "w pf nj": 0.0007069187243653962, "caching as": 0.0006135727277027077, "structured the md": 0.0007069187243653962, "currently": 4.086896367226656e-05, "sporadic process": 0.000579128002236945, "heuristics 4 4": 0.0006480621914731808, "consecutive addresses": 0.000579128002236945, "write the data": 0.0006480621914731808, "hundred gates of": 0.0007069187243653962, "nj energy": 0.001344869050113272, "two wrapper": 0.000672434525056636, "camera peripheral": 0.000672434525056636, "and the core": 0.0006136248092516172, "interface": 0.0025631980285170733, "even provide bus": 0.0007069187243653962, "rst attempt": 0.000579128002236945, "need to prefetch": 0.0014138374487307924, "improved": 0.0004459854717751663, "internal wires": 0.000579128002236945, "cores as": 0.001344869050113272, "improves": 0.00021742066459510555, "for computer": 0.0005854784251977238, "5 3 1": 0.00040443196336449497, "prefetching model": 0.000672434525056636, "order the execution": 0.0007069187243653962, "whereas our": 0.0004019859487688419, "time for md": 0.0007069187243653962, "constraints register": 0.0006135727277027077, "corresponds": -5.3156210319337776e-05, "5 3 6": 0.00045224311762919795, "static update read": 0.0007069187243653962, "maximize hits the": 0.0007069187243653962, "for the three": 0.000990414681795225, "and since a": 0.0005202487233732743, "outputs the": 0.0003354881951664181, "showing one": 0.0006135727277027077, "for the core2": 0.0007069187243653962, "time scheduling problem": 0.0005891851332712312, "for the core1": 0.0007069187243653962, "write cycle": 0.0006135727277027077, "simple version of": 0.0005416219901074968, "transition that will": 0.0007069187243653962, "the cores increased": 0.0007069187243653962, "still incorporate rate": 0.0007069187243653962, "just by adding": 0.0007069187243653962, "bias register": 0.0020173035751699085, "into a system": 0.00048264208165825804, "handling": 0.00011423410523482566, "possible therefore by": 0.0007069187243653962, "model of the": 0.0002826971164121396, "registers according": 0.0006135727277027077, "vci the vci": 0.0007069187243653962, "by a microprocessor": 0.0007069187243653962, "scheme we": 0.00028870920415700397, "frequently than": 0.0004686044148164043, "increased when a": 0.0006480621914731808, "neither an": 0.0005070901677208704, "calculator": 0.0004956837526413815, "we would": 0.00025400557166209794, "increases in": 0.00029804323873968943, "of two unidirectional": 0.0006480621914731808, "be prefetched": 0.009713962287537525, "v 14": 0.0002566176394946181, "schedule will likely": 0.0007069187243653962, "net model resulting": 0.0007069187243653962, "lines constant": 0.000672434525056636, "add it": 0.00041758452943711804, "48 616": 0.000672434525056636, "analysis indicates that": 0.0005702236393365326, "features like": 0.0004611884233198302, "interval t t": 0.0005702236393365326, "can accommodate one": 0.0007069187243653962, "registers writes": 0.000672434525056636, "2 where ri": 0.0007069187243653962, "model to capture": 0.0005702236393365326, "for core3": 0.0020173035751699085, "for core2": 0.001344869050113272, "for core1": 0.0020173035751699085, "increase as": 0.00038286025348131466, "three combinations respectively": 0.0007069187243653962, "period pi": 0.001344869050113272, "these registers will": 0.0006480621914731808, "more general": 0.00015015421766069388, "writing line in": 0.0007069187243653962, "25 therefore": 0.000579128002236945, "result in even": 0.0006136248092516172, "registers are both": 0.0007069187243653962, "for ex": 0.0003072387186069415, "heuristic that prefetches": 0.0007069187243653962, "vahid after": 0.000672434525056636, "strobe": 0.0008960100580009603, "that represents": 0.0002802466067123141, "14 lysecky": 0.000672434525056636, "did not have": 0.00042351755343008213, "data input": 0.001874417659265617, "incur any": 0.0005202045671414484, "to re ect": 0.0005202487233732743, "scheduler": 0.00020845382236784439, "on chip": 0.0036198008157108095, "model that": 0.0002436478710433039, "transfers to the": 0.0005416219901074968, "and add": 0.0002877290851352937, "prefetched but": 0.0006135727277027077, "stat res": 0.001344869050113272, "our prefetch heuristic": 0.0007069187243653962, "updated the": 0.00040562922195820145, "decreased energy": 0.001344869050113272, "ns 9835551555454305power w": 0.0007069187243653962, "signals": 0.0003533717259303193, "the information a": 0.0006480621914731808, "location": 6.584391890053966e-05, "input": -0.00017693635809306566, "and without an": 0.0006480621914731808, "amount of switching": 0.0007069187243653962, "o time": 0.00043664770553437406, "has three regions": 0.0007069187243653962, "immediately by capturing": 0.0007069187243653962, "can therefore view": 0.0007069187243653962, "do0": 0.0006135206549939151, "come at unknown": 0.0007069187243653962, "imposed": 0.00014201840572203748, "100 increase": 0.0006135727277027077, "source i": 0.0004856981143768762, "with incoming random": 0.0028276748974615847, "will monitor": 0.000672434525056636, "cycles are": 0.0003648422661712388, "size in gates": 0.0014138374487307924, "unit that": 0.00043147123976246704, "high speed": 0.00027586351702004564, "the ocb": 0.006724345250566361, "pertaining": 0.0005875009118908268, "the increase": 0.000555183309183799, "bw but the": 0.0007069187243653962, "4 model re": 0.0007069187243653962, "wrapper con": 0.001344869050113272, "must implement control": 0.0007069187243653962, "in fact real": 0.0007069187243653962, "table vi": 0.0029141886862612573, "1500 gates": 0.000672434525056636, "put the read": 0.0007069187243653962, "which the stat": 0.0007069187243653962, "times per image": 0.0007069187243653962, "time pre": 0.000579128002236945, "prefetched data output": 0.0007069187243653962, "cores would reside": 0.0007069187243653962, "small when": 0.0004219690304817812, "block of": 0.0004985294975713316, "can use a": 0.00036410156086490175, "respectively the": 0.00015967078223243287, "size results the": 0.0007069187243653962, "be": 0, "inputs and the": 0.0005416219901074968, "core and": 0.0018447536932793209, "bw": 0.014231740486693985, "by": 0, "is prefetched as": 0.0007069187243653962, "bus as": 0.0005070901677208704, "prefetched all n": 0.0007069187243653962, "examples in order": 0.0011404472786730653, "that need": 0.0002829810257171451, "erals pvci cores": 0.0007069187243653962, "bus an": 0.0006135727277027077, "paper can be": 0.00038482102816408476, "codesign bus": 0.000672434525056636, "down to": 0.0002594412094735496, "version was roughly": 0.0007069187243653962, "appropriate": -0.00011008067187284252, "source other than": 0.0006480621914731808, "initial prefetching": 0.000672434525056636, "primarily": 0.00014201840572203748, "examined three possible": 0.0007069187243653962, "called a": 0.00016743157277747105, "such a core": 0.0007069187243653962, "cation type describes": 0.0007069187243653962, "spending": 0.0003498876224017929, "size of power": 0.0007069187243653962, "custom": 0.000782590670086736, "register a copy": 0.0007069187243653962, "our case whether": 0.0007069187243653962, "prefetching heuristic that": 0.0007069187243653962, "such as a": 0.0002917395349637875, "earlier common": 0.000672434525056636, "internal registers into": 0.0007069187243653962, "only where": 0.00045436388801848047, "data for a": 0.00041210047264652596, "power analysis tools": 0.0014138374487307924, "approach to create": 0.0006480621914731808, "process takes": 0.0007969802902712409, "empty the": 0.00032165699786493746, "inducements": 0.0006135206549939151, "the bridge places": 0.0007069187243653962, "figure 2 a": 0.0005546497937756477, "figure 2 b": 0.00035260065452703024, "figure 2 c": 0.00042351755343008213, "10k library": 0.0006135727277027077, "is as": 0.00026236401976702895, "would empty the": 0.0007069187243653962, "is an": 5.557296707350653e-05, "registers these": 0.0005546801282476369, "system is made": 0.0007069187243653962, "continuously": 0.0005226554350349311, "still need": 0.00035189980425503185, "be taken": 0.00020473685558651097, "case scenario": 0.0003800461140912572, "schedulable": 0.00032904487366780153, "optimizing a": 0.0005202045671414484, "and assigning": 0.00043664770553437406, "likewise": 0.0006033527332518444, "will need two": 0.0006480621914731808, "three combinations": 0.000672434525056636, "externally then": 0.000672434525056636, "computation time for": 0.000913235235068734, "because reads": 0.000672434525056636, "involving a tradeoff": 0.0007069187243653962, "pvci standard was": 0.0007069187243653962, "registers of a": 0.0006480621914731808, "model these events": 0.0007069187243653962, "lsi 10k library": 0.0007069187243653962, "computer architecture a": 0.00042984929396413043, "in our current": 0.0008242009452930519, "integrated bus": 0.000672434525056636, "codec": 0.011443529204899602, "6 5 prefetch": 0.0007069187243653962, "an interrupt noti": 0.0007069187243653962, "to tradeoff": 0.0005546801282476369, "repeatedly prefetched": 0.000672434525056636, "set fails": 0.0006135727277027077, "register before": 0.0006135727277027077, "have successfully re": 0.0007069187243653962, "for peripheral": 0.000672434525056636, "for further": 0.000219640382954189, "we might use": 0.0005702236393365326, "get updated": 0.0005070901677208704, "pvci is shown": 0.0007069187243653962, "each process takes": 0.0006480621914731808, "is the technique": 0.0004889531170775863, "example consider": 0.00020932053274281512, "walker": 0.00033219407300063306, "identical architecture to": 0.0007069187243653962, "vhdl the technique": 0.0007069187243653962, "code": 4.003566253983406e-05, "prefetching because of": 0.0007069187243653962, "illustrates": 0.00021397081414307456, "one would expect": 0.0003773523568596576, "a typical": 0.0007801092562354058, "constraint max": 0.000672434525056636, "illustrated": 0.00013282888316788397, "power analysis": 0.0014570943431306287, "calculate the response": 0.0006136248092516172, "increased power consumption": 0.0006136248092516172, "1 january": 0.005341442031658026, "d0 while": 0.000672434525056636, "again refer to": 0.0006480621914731808, "the fifo stored": 0.0007069187243653962, "with medium": 0.0005357099651292578, "the ocb this": 0.0007069187243653962, "of adjust": 0.000672434525056636, "sent": 0.00011650363701105953, "bus for fast": 0.0007069187243653962, "when using a": 0.0004020200703161443, "architecture has": 0.00039513023928555534, "current status information": 0.0006480621914731808, "possible rate monotonic": 0.0007069187243653962, "is far simpler": 0.0005891851332712312, "not describe": 0.00041341247084872307, "continued": 0.0004345712385236602, "possible that a": 0.0004441117421466276, "ports to": 0.0004611884233198302, "describe our": 0.00026767903441815994, "status register when": 0.0007069187243653962, "this": 0, "after examining cores": 0.0007069187243653962, "performance overhead associated": 0.0006480621914731808, "is no longer": 0.000272800550296635, "1661": 0.0004956837526413815, "penalty while fully": 0.0007069187243653962, "then strobes rd": 0.0007069187243653962, "scheduling technique should": 0.0007069187243653962, "power by overcoming": 0.0007069187243653962, "core i": 0.0006135727277027077, "a uart features": 0.0007069187243653962, "in equivalent nand": 0.0007069187243653962, "be designed": 0.00031748781095506073, "core s": 0.02026948007829308, "manner identical": 0.0005357099651292578, "to indicate a": 0.00048264208165825804, "such a": 0.00024657523444204685, "is read": 0.000973647914586716, "respectively": -0.0006209376226542228, "bw interfaces": 0.000672434525056636, "and vahid external": 0.0007069187243653962, "stated earlier using": 0.0007069187243653962, "a process takes": 0.0006136248092516172, "consideration": 0.00011842290381856997, "evaluate the impact": 0.0009321998113319216, "the percentage increase": 0.0007069187243653962, "analysis response time": 0.0007069187243653962, "no further": 0.00031221626087154234, "great": 0.00012234210640710687, "ctr": -0.00015314423279347237, "execution digital": 0.000672434525056636, "g internally": 0.000672434525056636, "rdy": 0.001663899160913263, "introduced prefetching as": 0.0007069187243653962, "integrated wrapper": 0.000672434525056636, "rst read": 0.000672434525056636, "core 2": 0.00115825600447389, "system 1 integrated": 0.0007069187243653962, "involves": 0.00011050616339187025, "this heuristic": 0.0003406257470198641, "that will": 0.0005101312938470329, "of this peripheral": 0.0007069187243653962, "proposed by": 0.00020974774239152606, "processors each process": 0.0006480621914731808, "can now use": 0.0004957679023320091, "must hold": 0.0003275391511154216, "only updated by": 0.0007069187243653962, "core3 example which": 0.0007069187243653962, "tools": 0.00021660465988939867, "following three": 0.00025320392645253656, "strobes rd the": 0.0014138374487307924, "as compared": 0.0002867594332785328, "resulting in even": 0.0007069187243653962, "access constraints register": 0.0007069187243653962, "further re nement": 0.0007069187243653962, "the models down": 0.0007069187243653962, "both the": 0.00042929931746667796, "between the non": 0.0006136248092516172, "occurred": 0.00016100483619501668, "is used to": 0.00015199326954804044, "an incoming arc": 0.0006480621914731808, "overcome the": 0.00030969285609799065, "bws with prefetching": 0.0007069187243653962, "nj bottom": 0.001344869050113272, "can see that": 0.0014387675414073635, "used for": 0.0003066166365880252, "at a xed": 0.0006136248092516172, "which is analogous": 0.0005547272108491349, "gcd2 are": 0.000672434525056636, "le or a": 0.0007069187243653962, "write register access": 0.0007069187243653962, "purposes": 7.074030536713488e-05, "control acm": 0.0004957258239155829, "high": -0.00013915682999827698, "prototyping hardware software": 0.0007069187243653962, "we also": 0.00012015911290564702, "when needed": 0.0004094330803335663, "register when the": 0.0007069187243653962, "include the bus": 0.0006136248092516172, "without an": 0.0003773203289902925, "reductions the power": 0.0007069187243653962, "separating a": 0.0010141803354417407, "be updated at": 0.0005702236393365326, "vhdl and synthesizes": 0.0007069187243653962, "when register update": 0.0007069187243653962, "the buffer": 0.0009290785682939721, "prefetching may increase": 0.0006480621914731808, "in codec and": 0.0014138374487307924, "heuristics the": 0.000448043053531884, "example we evaluated": 0.0006480621914731808, "us 6 designer": 0.0007069187243653962, "prefetching heuristic is": 0.0007069187243653962, "demonstrating": 0.00024988873624428757, "to distinguish among": 0.0005891851332712312, "ties": 0.00022904288043089824, "accessed 256 times": 0.0007069187243653962, "prefetch register heap": 0.0028276748974615847, "perform any": 0.0003800461140912572, "cient prefetching": 0.000672434525056636, "since they had": 0.0006136248092516172, "is updated d": 0.0007069187243653962, "appear in": 0.00034244934867381734, "smallest age of": 0.0007069187243653962, "microprocessor the": 0.0005546801282476369, "allow": -0.00011326727210318701, "transfer level behavioral": 0.0007069187243653962, "protocol than a": 0.0006480621914731808, "cant performance penalty": 0.0007069187243653962, "add it to": 0.0004660999056659608, "bw w": 0.006051910725509724, "bw s": 0.001344869050113272, "of the continued": 0.0007069187243653962, "if the register": 0.0011094544216982698, "also be generated": 0.0005547272108491349, "bw a": 0.002689738100226544, "applications proceedings of": 0.0003512637938867096, "utilization of": 0.0005939143973641436, "domain we also": 0.0006480621914731808, "therefore we need": 0.000456617617534367, "greater than 2": 0.0004767652234671566, "register being prefetched": 0.0007069187243653962, "our real": 0.00495725823915583, "i and ii": 0.00037384578928857496, "the lowest": 0.0002084715149346724, "constraint of register": 0.0007069187243653962, "co design": 0.000896086107063768, "analysis techniques from": 0.0006480621914731808, "s register": 0.0011093602564952738, "several known": 0.0005202045671414484, "of the three": 0.00024246415467451686, "transparent": 0.0002003341120982254, "track of current": 0.0014138374487307924, "is required to": 0.00025434966515063565, "four attributes": 0.0005357099651292578, "input register di": 0.0014138374487307924, "the wrap": 0.0004767247579075345, "scheduling for which": 0.0006480621914731808, "rising": 0.0003720809715386843, "registers and hence": 0.0006480621914731808, "picture frame": 0.001344869050113272, "10 re ned": 0.0007069187243653962, "are met for": 0.0005547272108491349, "for hardware": 0.0007600922281825144, "cycles although": 0.0005546801282476369, "res the outgoing": 0.0007069187243653962, "static": 0.00038024612770798426, "wdata lines": 0.000672434525056636, "of the cores": 0.002120756173096188, "ensuring that": 0.0002877290851352937, "core contains three": 0.0014138374487307924, "be prefetched if": 0.0007069187243653962, "the write": 0.0016692006348931333, "larger core examples": 0.0007069187243653962, "used a": 0.0005806655799712511, "knowledge that": 0.00039189597011744516, "3 prefetch": 0.0006135727277027077, "do and": 0.00043664770553437406, "entirely eliminated the": 0.0007069187243653962, "we describe three": 0.0005302669797606055, "if any": 0.00019138526454968817, "performance w bw": 0.0014138374487307924, "stat bias a": 0.0007069187243653962, "complete a mapping": 0.0007069187243653962, "for data pertaining": 0.0007069187243653962, "reduce the": 0.00010745957446145516, "fewer signals": 0.0006135727277027077, "of power for": 0.0007069187243653962, "improvements and": 0.0004767247579075345, "provide some": 0.0003354881951664181, "1999 year": 0.0006135727277027077, "the worst": 0.000335437648485147, "for this": 4.7050839603010704e-05, "analyze the": 0.0003771203582516344, "the core however": 0.0007069187243653962, "register data 4": 0.0007069187243653962, "cores were unusually": 0.0007069187243653962, "or delay constraints": 0.0007069187243653962, "the age": 0.0015939605805424819, "vhdl models requiring": 0.0007069187243653962, "provide some dynamic": 0.0007069187243653962, "is an analog": 0.0005891851332712312, "register attributes we": 0.0007069187243653962, "java driven": 0.0012271454554054154, "if the processor": 0.0004889531170775863, "based communication synthesis": 0.0006480621914731808, "interface association accepted": 0.0007069187243653962, "reside on a": 0.0005891851332712312, "behaves": 0.00019281049869347697, "our model a": 0.0005202487233732743, "now must implement": 0.0007069187243653962, "the register after": 0.0007069187243653962, "consumption for": 0.0008531779158421482, "addition we": 0.0002400797110228451, "accompany": 0.00047668429921637716, "a time": 0.00045269371588753593, "digital camera": 0.008069214300679634, "addition of a": 0.000355337201094076, "to larger": 0.00040562922195820145, "stat res a": 0.0014138374487307924, "is 20 finally": 0.0007069187243653962, "primarily from": 0.0005202045671414484, "prefetched all": 0.0006135727277027077, "and codec": 0.005379476200453088, "further analysis": 0.00038576873972901294, "s main task": 0.0006136248092516172, "a decrease in": 0.0008596985879282609, "processors each": 0.0003460819422768392, "gurable": 0.0005546330536377543, "of the real": 0.00034994702103050045, "least four cycles": 0.0006480621914731808, "inlined into the": 0.0007069187243653962, "gcd2 registers gcd1": 0.0007069187243653962, "clearly": -1.7030526645349327e-05, "the execution": 0.0003053028613500991, "this mechanism we": 0.0006480621914731808, "md register": 0.0020173035751699085, "that we can": 0.0004309843450874431, "mechanism": 0.0003150607855055787, "cores 772 3088": 0.0007069187243653962, "then the data": 0.00048264208165825804, "the wrapper": 0.007724186096314169, "prefetching in addition": 0.0007069187243653962, "on thus": 0.000448043053531884, "the read or": 0.0005547272108491349, "controlled by": 0.00026846554453928065, "designer may be": 0.0007069187243653962, "s registers": 0.00231651200894778, "cores we now": 0.0007069187243653962, "look at": 0.000198035765789096, "processor the": 0.00027086609438634204, "other cores would": 0.0007069187243653962, "device": 0.000388544321214882, "all outgoing arcs": 0.0006480621914731808, "register access related": 0.0007069187243653962, "frame while the": 0.0006480621914731808, "more than": 7.162193015687384e-05, "intervals and cannot": 0.0007069187243653962, "prior to": 0.00022598776328513435, "buses resulting": 0.000672434525056636, "registers to keep": 0.0007069187243653962, "bus concept": 0.000672434525056636, "wr in": 0.000672434525056636, "23 2 where": 0.0007069187243653962, "bios and": 0.000672434525056636, "electronic systems": 0.005913937390063392, "increase of 1": 0.0006136248092516172, "in milliwatts": 0.000672434525056636, "this example": 0.0008091739322512434, "less energy consumption": 0.0007069187243653962, "for dependencies further": 0.0007069187243653962, "whereas pvci speci": 0.0007069187243653962, "1 4k gates": 0.0014138374487307924, "register is": 0.006976779566071343, "core as described": 0.0007069187243653962, "without prefetching it": 0.0007069187243653962, "trivial": 6.670023881956307e-05, "a write will": 0.0014138374487307924, "not possible": 0.00020192422233514983, "register set": 0.0072854717156531435, "which a rich": 0.0006480621914731808, "of static": 0.0005917681682204829, "that all registers": 0.0006480621914731808, "of such a": 0.0004778792965077537, "cycles two": 0.0006135727277027077, "prefetch heuristic": 0.0020173035751699085, "random transitions figure": 0.0007069187243653962, "to this transition": 0.0006480621914731808, "times were obtained": 0.0005302669797606055, "logic but": 0.0005070901677208704, "data onto the": 0.0006480621914731808, "heuristic needs": 0.0006135727277027077, "s general": 0.000579128002236945, "further simpli": 0.0006135727277027077, "cores increased": 0.000672434525056636, "other higher": 0.000579128002236945, "is unknown to": 0.0005547272108491349, "impact of prefetching": 0.002120756173096188, "to registers": 0.0008112584439164029, "has completed although": 0.0007069187243653962, "completion and": 0.0004421563531523868, "silicon prototyping hardware": 0.0007069187243653962, "system res": 0.000672434525056636, "future work may": 0.0006136248092516172, "fast prototyping java": 0.0007069187243653962, "register is made": 0.0007069187243653962, "prefetching did not": 0.0006480621914731808, "we can": 0.0008777866998004879, "power consumption": 0.0007206235091925989, "transition with a": 0.0006480621914731808, "can be prefetched": 0.0027736360542456747, "additional 5 hours": 0.0007069187243653962, "schedulable if": 0.000579128002236945, "model provides a": 0.0005202487233732743, "the timing": 0.0002927392125988619, "1 a 1": 0.00045224311762919795, "that effectively": 0.0004767247579075345, "figures": 6.698639637665962e-05, "codec are heavily": 0.0007069187243653962, "ci": 0.001601091255080459, "co": 0.0005643886065511496, "assignment a": 0.00041341247084872307, "arcs we": 0.0004957258239155829, "simulation synthesis and": 0.0007069187243653962, "this is required": 0.0005202487233732743, "output reg ister": 0.0007069187243653962, "the wdata": 0.000672434525056636, "description and": 0.0003202454296148879, "camera system table": 0.0007069187243653962, "measured for": 0.00041758452943711804, "o intensive one": 0.0007069187243653962, "cs": 0.0007482413930282303, "response time util": 0.0007069187243653962, "to 20k": 0.000672434525056636, "since d": 0.0003072387186069415, "10 000": 0.00031748781095506073, "a core prefetching": 0.0007069187243653962, "writes over": 0.000672434525056636, "increases energy": 0.000579128002236945, "bus figure 6": 0.0006480621914731808, "gain performance": 0.0005357099651292578, "research interface design": 0.0007069187243653962, "whether the system": 0.00048264208165825804, "now know": 0.0004856981143768762, "area or delay": 0.0006480621914731808, "roughly the": 0.0003245493048622387, "ack asserted continuously": 0.0007069187243653962, "graphics": 0.00036228627391275513, "both have prefetch": 0.0007069187243653962, "process scheduling for": 0.0006480621914731808, "need to analyze": 0.0005202487233732743, "obtained by synthesizing": 0.0006480621914731808, "the smallest": 0.0003042955585198435, "if two": 0.0002566176394946181, "core s bus": 0.0014138374487307924, "the three earlier": 0.0007069187243653962, "microwatts 13994805601521energy": 0.000672434525056636, "such interfacing": 0.000672434525056636, "hence does": 0.000448043053531884, "although the analog": 0.0007069187243653962, "and coherency": 0.000672434525056636, "that the controller": 0.0005416219901074968, "lose data fur": 0.0007069187243653962, "prefetch ing in": 0.0007069187243653962, "figure 6 a": 0.0003567382459166664, "figure 6 b": 0.0003908773664205101, "figure 6 c": 0.00044031795313137723, "than standardizing a": 0.0007069187243653962, "some relationships between": 0.0005702236393365326, "namely go0": 0.000672434525056636, "scheduling approach can": 0.0007069187243653962, "1 schedule 213579": 0.0007069187243653962, "start to": 0.0003746774589525639, "bw gates size": 0.0007069187243653962, "we focused on": 0.0004712664564041312, "such as arbitration": 0.0006480621914731808, "before the pvci": 0.0007069187243653962, "and analysis would": 0.0007069187243653962, "upon": 0.00016248987419043815, "the data to": 0.0003721441378185483, "d priority rm": 0.0007069187243653962, "for both of": 0.0004712664564041312, "two kinds": 0.0003048500495568675, "symposium on": 0.00013793689550056497, "integrated core will": 0.0007069187243653962, "test with": 0.00041758452943711804, "time constraint": 0.005305876237828642, "related to": 0.00011443158253854486, "writes will": 0.001344869050113272, "to the ratio": 0.00048264208165825804, "compared the two": 0.0005547272108491349, "8 future": 0.0005357099651292578, "important read": 0.000672434525056636, "to these two": 0.0005112849157933141, "xed": 0.0013558115048928727, "completed on the": 0.0007069187243653962, "less": -0.0004191414746145501, "read request the": 0.0007069187243653962, "indicates completion we": 0.0007069187243653962, "given peripheral as": 0.0007069187243653962, "process execution so": 0.0007069187243653962, "thus synthesis generates": 0.0014138374487307924, "power our": 0.0005202045671414484, "higher priority processes": 0.0006136248092516172, "performance 21 table": 0.0007069187243653962, "execution relative to": 0.0007069187243653962, "increased": 0.00034789207499569236, "only register": 0.0032142597907755467, "figure 5 we": 0.00039516377890352374, "direction involves": 0.000672434525056636, "increases": 8.88814810442822e-05, "provided while the": 0.0007069187243653962, "highlight experiments": 0.000672434525056636, "that communicate with": 0.0005547272108491349, "decompressor the": 0.0006135727277027077, "applications virtual socket": 0.0007069187243653962, "mhz": 0.00020512767220646686, "we are given": 0.0003175147600944339, "design complexity was": 0.0007069187243653962, "in a manner": 0.0006623760755659973, "be currently": 0.000672434525056636, "rare situation": 0.000672434525056636, "replacement": 0.0001773115155614709, "ocb also": 0.000672434525056636, "requested": 0.0001792103725909356, "implemented three": 0.0005202045671414484, "next schedule registers": 0.0007069187243653962, "of bus": 0.0015606137014243454, "time during which": 0.0005302669797606055, "will be": 0.0005414222632042594, "interdependencies": 0.0004019518330131966, "does": -0.002030842031413481, "two level": 0.0002811490075802537, "even further": 0.00039513023928555534, "in core2 there": 0.0007069187243653962, "schedule": 0.003791889791376925, "bus wrapper s": 0.0007069187243653962, "for an": 7.44189140546722e-05, "come at": 0.0004611884233198302, "being to minimize": 0.0007069187243653962, "bus wrapper a": 0.0007069187243653962, "furthermore this size": 0.0007069187243653962, "for keeping": 0.00039513023928555534, "hundred gates": 0.000672434525056636, "the bw but": 0.0007069187243653962, "separated is key": 0.0007069187243653962, "and res are": 0.0006480621914731808, "can respond immediately": 0.0007069187243653962, "simple internal behavior": 0.0014138374487307924, "and writes can": 0.0006480621914731808, "contains three": 0.0012527535883113544, "thus a read": 0.0007069187243653962, "15 3": 0.000369621086878962, "input register a": 0.0007069187243653962, "there is a": 0.0003305458944933871, "is needed however": 0.0005547272108491349, "contrast a bus": 0.0007069187243653962, "indicate whether a": 0.0005891851332712312, "for consumer ics": 0.0007069187243653962, "event of": 0.0003260316167012158, "however has neither": 0.0007069187243653962, "the vsia developed": 0.0007069187243653962, "codec are": 0.0006135727277027077, "have one random": 0.0007069187243653962, "function": -0.0005323824888549541, "in even more": 0.0006480621914731808, "next our": 0.0005546801282476369, "register do0": 0.000672434525056636, "must also evaluate": 0.0007069187243653962, "cores adds": 0.000672434525056636, "construction": 2.4020525283856217e-05, "may take relative": 0.0007069187243653962, "assigns a": 0.0007078563871036702, "priority scheme a": 0.0007069187243653962, "priority will be": 0.0006480621914731808, "as core3": 0.000672434525056636, "as core2": 0.000672434525056636, "as core1": 0.000672434525056636, "to implement": 0.00044385124006858214, "to their": 0.0004671578290472982, "now analyze the": 0.0004660999056659608, "possible for": 0.00020804967352772562, "current utilization of": 0.0007069187243653962, "future work": 0.0003521574459484854, "with medium mapping": 0.0007069187243653962, "an acceptable amount": 0.0005891851332712312, "utilizations of": 0.0005357099651292578, "use of prefetching": 0.0006136248092516172, "a memory": 0.0002750115100538917, "random rate read": 0.0014138374487307924, "schedule to": 0.00041341247084872307, "bw microwatts power": 0.0007069187243653962, "core s environment": 0.0007069187243653962, "1997 assigns": 0.000672434525056636, "variety": 7.57506759928661e-05, "of time to": 0.0004205182715313984, "made changes": 0.000579128002236945, "n 3 p": 0.00015995264337480684, "one entity": 0.0004856981143768762, "standardizing a bus": 0.0007069187243653962, "approach burns": 0.000672434525056636, "bw the read": 0.0007069187243653962, "7 therefore we": 0.0006136248092516172, "this problem": 9.908636143958835e-05, "the size": 0.000340927721676128, "rate monotonic": 0.004089274992166324, "initiate the read": 0.0007069187243653962, "wr in our": 0.0007069187243653962, "also provided": 0.0007837919402348903, "also provides": 0.00029588408411024145, "s will": 0.00030969285609799065, "could not": 0.00022751290617229768, "as follows process": 0.0005702236393365326, "programmable adjustment in": 0.0007069187243653962, "interface association": 0.0033621726252831803, "this scheduling we": 0.0007069187243653962, "divisor gcd": 0.000579128002236945, "relationships": 0.0001448240591289281, "we can see": 0.00218240440237308, "power our main": 0.0007069187243653962, "results size is": 0.0007069187243653962, "in data and": 0.0006480621914731808, "communication encryption": 0.000672434525056636, "mechanism the": 0.0003354881951664181, "cores have a": 0.0007069187243653962, "lack of a": 0.00042351755343008213, "the inventra": 0.000672434525056636, "transition as": 0.0004957258239155829, "line just like": 0.0007069187243653962, "assignment when": 0.0005546801282476369, "retargetability advantages of": 0.0007069187243653962, "smaller in order": 0.0007069187243653962, "is 0 if": 0.00048264208165825804, "response time": 0.0031094564981579073, "md was": 0.0012271454554054154, "priority assignment when": 0.0007069187243653962, "one process": 0.0003406257470198641, "register write as": 0.0007069187243653962, "constraint on the": 0.0003656517971362051, "table ii all": 0.0006480621914731808, "was roughly": 0.0005070901677208704, "core s task": 0.0007069187243653962, "structures we": 0.00039513023928555534, "291": 0.00030482417753365133, "the peripheral responds": 0.0007069187243653962, "integrated with": 0.00034797867446933594, "after receiving the": 0.0004767652234671566, "duration the minor": 0.0007069187243653962, "a single bidirectional": 0.0007069187243653962, "priority assignment burns": 0.0014138374487307924, "demonstrated that in": 0.0006136248092516172, "of a single": 0.00021458949339217458, "these writes therefore": 0.0007069187243653962, "increase furthermore": 0.000672434525056636, "with prefetching may": 0.0007069187243653962, "or registers without": 0.0007069187243653962, "problem 5 3": 0.0006480621914731808, "the rdata": 0.000672434525056636, "wrapper there was": 0.0007069187243653962, "how each": 0.00037211255199798987, "of prefetching": 0.004543638880184805, "below by": 0.0003322222680501153, "a variety of": 0.00020962292925240413, "complete a": 0.000369621086878962, "further know that": 0.0007069187243653962, "and is": 0.0001037320684463409, "simultaneously": 7.132360471435819e-05, "we still": 0.0002897000271752105, "pvci version uses": 0.0007069187243653962, "a cost function": 0.00042984929396413043, "schedule called": 0.000672434525056636, "introduction to": 0.00017576897866494374, "with a bw": 0.0028276748974615847, "register using equation": 0.0007069187243653962, "techniques to": 0.000198035765789096, "design java": 0.000672434525056636, "random transitions as": 0.0007069187243653962, "compared to": 0.0009167891149949001, "for caches a": 0.0007069187243653962, "a ccd charge": 0.0007069187243653962, "status information": 0.0009713962287537524, "sets the": 0.0009420814333723174, "prefetch registers as": 0.0007069187243653962, "synthesis time for": 0.0006480621914731808, "codec status codec": 0.0007069187243653962, "different buses than": 0.0007069187243653962, "cycle time and": 0.0005702236393365326, "system only where": 0.0007069187243653962, "i ci is": 0.0007069187243653962, "achievable": 0.00022496499163390796, "the performance over": 0.0005416219901074968, "26 lysecky": 0.000672434525056636, "then it": 0.0001339716828139648, "implement control": 0.0006135727277027077, "example in": 0.0002569011338739455, "methodology the": 0.000448043053531884, "example is": 0.00036625356342430496, "interfaces with": 0.0008268249416974461, "be repeatedly prefetched": 0.0007069187243653962, "has the following": 0.0005581615820564087, "and vahid optimal": 0.0007069187243653962, "tolerated": 0.00031478635448899974, "why the": 0.0002775916545918995, "md is updated": 0.0007069187243653962, "28 2004": 0.00039849014513562047, "t our": 0.00041758452943711804, "the register describes": 0.0007069187243653962, "prefetching to the": 0.0018408744277548514, "prefetching that": 0.0006135727277027077, "work": -0.0005986697591012844, "core3 has": 0.001344869050113272, "internal to": 0.00041341247084872307, "any time interval": 0.0005702236393365326, "january 2002 table": 0.0014138374487307924, "a transition represents": 0.0006480621914731808, "overhead in the": 0.0004266251678317711, "example as core2": 0.0007069187243653962, "the ocb using": 0.0007069187243653962, "analyze all": 0.0005357099651292578, "analyzing whether": 0.000672434525056636, "module to the": 0.0005891851332712312, "the basic technique": 0.0005112849157933141, "place will": 0.0006135727277027077, "also does not": 0.0004441117421466276, "their rate monotonic": 0.0007069187243653962, "use a more": 0.00045224311762919795, "that a write": 0.0006136248092516172, "percentage increase caused": 0.0007069187243653962, "internals at a": 0.0007069187243653962, "only two": 0.00022399060682526381, "for core3 we": 0.0007069187243653962, "for core3 response": 0.0007069187243653962, "prefetching method almost": 0.0007069187243653962, "constraints we can": 0.0005302669797606055, "the timing of": 0.00045224311762919795, "data on": 0.0008250345301616752, "require more time": 0.0005547272108491349, "the update dependency": 0.0028276748974615847, "the effects": 0.0004086605252605035, "not incur any": 0.0005891851332712312, "be prefetched all": 0.0007069187243653962, "address on": 0.0010404091342828968, "only need": 0.00025055958700040306, "order": -0.0033939219966975104, "for core3 the": 0.0007069187243653962, "a signi": 0.0006135727277027077, "of the vci": 0.0012961243829463615, "repeating schedule called": 0.0007069187243653962, "the three combinations": 0.0007069187243653962, "old that data": 0.0007069187243653962, "construct a": 0.0004912872700733089, "dependencies the": 0.0004421563531523868, "satisfies": 4.0088206987880394e-05, "discuss the heuristics": 0.0006480621914731808, "s internals respond": 0.0007069187243653962, "o access": 0.0036814363662162463, "a relationship may": 0.0007069187243653962, "and simply": 0.00039849014513562047, "minimize the read": 0.0007069187243653962, "prefetch process execution": 0.0007069187243653962, "quite different resulted": 0.0007069187243653962, "xed priority": 0.0006135727277027077, "update write": 0.000672434525056636, "required until": 0.0006135727277027077, "them": -0.0007013125058247761, "a configure": 0.000672434525056636, "the camera is": 0.00044808108451851775, "pf ns 9835551555454305power": 0.0007069187243653962, "lysecky and vahid": 0.004948431070557773, "they": -0.0009944113295920693, "register do": 0.001344869050113272, "computation we": 0.00031350521757092455, "total for": 0.0004856981143768762, "register di": 0.0012271454554054154, "that does not": 0.0002366601229756172, "dominate so": 0.000672434525056636, "provide a": 0.00013139449062379816, "tradeoff with power": 0.0007069187243653962, "corresponding prefetch": 0.001344869050113272, "the data buffer": 0.0006480621914731808, "are volatile update": 0.0007069187243653962, "information after": 0.0004957258239155829, "keeping interface": 0.000672434525056636, "prefetching we analyzed": 0.0007069187243653962, "0 where": 0.0002638437328650998, "above is that": 0.0005202487233732743, "data coming": 0.0005070901677208704, "for a core": 0.0007069187243653962, "computation on registers": 0.0007069187243653962, "by the vsia": 0.0007069187243653962, "heterogeneous embedded": 0.0011093602564952738, "was approximately 1": 0.0006136248092516172, "reading a core": 0.0007069187243653962, "copied into go0": 0.0007069187243653962, "and a bus": 0.0014138374487307924, "48 616 47": 0.0007069187243653962, "through one of": 0.0005112849157933141, "input was": 0.0005546801282476369, "as another register": 0.0007069187243653962, "were not shown": 0.0007069187243653962, "prefetch unit": 0.008320201923714556, "the fact": 0.00014149261893412838, "could be": 0.00018257622005910437, "two registers are": 0.0006480621914731808, "other activities": 0.0005202045671414484, "prefetching works": 0.000579128002236945, "present it is": 0.0005302669797606055, "any output": 0.0004686044148164043, "that receives data": 0.0007069187243653962, "be such that": 0.000314839794155325, "two in": 0.0003560047002145784, "priorities as": 0.0010714199302585155, "for handling": 0.0002927392125988619, "to design": 0.00022498408559008123, "is because": 0.00017332204187578168, "update the": 0.00022958433098695043, "within their": 0.0004421563531523868, "by deadline": 0.00115825600447389, "cores can": 0.0006135727277027077, "cores have simple": 0.0007069187243653962, "latter two": 0.00035813170133900074, "d0 results": 0.000672434525056636, "when two registers": 0.0007069187243653962, "designing a": 0.0006296261441086205, "version of": 0.00016424784013948493, "10 and respectively": 0.0007069187243653962, "1997 is": 0.00115825600447389, "adjust figure": 0.0006135727277027077, "it easier": 0.00034991731919541044, "653 116": 0.000672434525056636, "case whether": 0.0006135727277027077, "retarget to different": 0.0007069187243653962, "15520 codec": 0.001344869050113272, "the goal": 0.00015940311939539572, "standard interface between": 0.0006480621914731808, "reader to burns": 0.0007069187243653962, "dependencies updates": 0.000672434525056636, "transitions however we": 0.0007069187243653962, "we then extend": 0.0005547272108491349, "developers of": 0.0008843127063047736, "reasonable given the": 0.0006136248092516172, "this change": 0.0003202454296148879, "register likewise updates": 0.0007069187243653962, "demonstrate the usefulness": 0.0005031742002451167, "manner": 0.00010237642819771913, "not since": 0.000448043053531884, "latency": 0.0006085394671103788, "nj 13": 0.000672434525056636, "same external": 0.0005546801282476369, "represent the": 0.00014110912729146566, "the system": 0.0016047482934298486, "to note why": 0.0007069187243653962, "update arcs we": 0.0007069187243653962, "and some": 0.00017546010915460707, "this performance penalty": 0.0012272496185032344, "penalty the second": 0.0007069187243653962, "number of processes": 0.0004069131714593598, "that additional cycles": 0.0007069187243653962, "was initiated": 0.0009087277760369609, "we assume": 0.00028590297676125645, "caused by adding": 0.0012961243829463615, "ri is": 0.0005070901677208704, "core will": 0.0020173035751699085, "system power": 0.0005546801282476369, "internal bus idle": 0.0007069187243653962, "prefetched as soon": 0.0007069187243653962, "phase": 5.6073317899243954e-05, "and 78": 0.0005202045671414484, "to 0 on": 0.0006136248092516172, "created three": 0.000672434525056636, "register and": 0.0018127380849961917, "camera as": 0.0005546801282476369, "corresponding priorities from": 0.0007069187243653962, "between the controller": 0.0006136248092516172, "acceptable since the": 0.0007069187243653962, "executes once": 0.0006135727277027077, "internals respond by": 0.0007069187243653962, "and were": 0.00032907280142825543, "heuristics": 0.0022009618396447933, "the pfu implements": 0.0007069187243653962, "trivial one time": 0.0007069187243653962, "arbitrarily complex include": 0.0007069187243653962, "replacement and coherency": 0.0007069187243653962, "set however because": 0.0007069187243653962, "integration vlsi": 0.00038286025348131466, "d0": 0.0020097591650659833, "mechanism the priority": 0.0007069187243653962, "6 prefetching for": 0.0007069187243653962, "overall overhead of": 0.0006480621914731808, "frame was slightly": 0.0007069187243653962, "may be arbitrarily": 0.0004957679023320091, "register ages however": 0.0007069187243653962, "givargis 1999": 0.000672434525056636, "require four cycles": 0.0006480621914731808, "do": -0.001337929074654776, "in core1 and": 0.0007069187243653962, "di": 0.0007336539465482646, "each of the": 0.0002893821182625114, "de": 0.00024755542375789287, "register s into": 0.0014138374487307924, "a random rate": 0.002120756173096188, "one time": 0.0002927392125988619, "core designer": 0.000672434525056636, "prefetching adding": 0.000672434525056636, "performance 15 3": 0.0007069187243653962, "into a": 0.0006036717578786599, "later all registers": 0.0007069187243653962, "the synchronous wait": 0.0007069187243653962, "register is a": 0.0016641816325474047, "model for the": 0.00029879996721719244, "is possible that": 0.00029380032445503823, "in table i": 0.0004148160397587865, "design time": 0.0004611884233198302, "dual 200 mhz": 0.0007069187243653962, "core the peripheral": 0.0007069187243653962, "assignment mechanism the": 0.0007069187243653962, "carry out a": 0.000456617617534367, "in table v": 0.0005112849157933141, "analyze our": 0.0009372088296328086, "processes execute": 0.0004856981143768762, "at which registers": 0.0007069187243653962, "therefore needed to": 0.0006136248092516172, "internal bus": 0.00926604803579112, "phase handshake protocol": 0.0006480621914731808, "task registers": 0.000672434525056636, "which in turn": 0.00027908079102820433, "data must come": 0.0007069187243653962, "bus these cores": 0.0007069187243653962, "total execution time": 0.00035816210043087236, "xed rate c": 0.0007069187243653962, "accord": 0.0003581013074069513, "frame while": 0.0005202045671414484, "transfers both two": 0.0007069187243653962, "likewise updates": 0.000672434525056636, "and then applying": 0.0004767652234671566, "constraints register age": 0.0007069187243653962, "preprocessor": 0.0015313110435430197, "will add any": 0.0007069187243653962, "s internal bus": 0.0006480621914731808, "impact of a": 0.0004889531170775863, "address to": 0.00039513023928555534, "the appropriate": 0.0003083507393829201, "receives": 0.00024868851079905323, "therefore view": 0.000672434525056636, "requests": 0.0007009132972335827, "com": 0.00011498663860069531, "con": 0.0008214876377592581, "s behavior": 0.0003460819422768392, "to be much": 0.0003773523568596576, "they represent": 0.00036719892453007067, "directly monitored by": 0.0014138374487307924, "register updates": 0.0006135727277027077, "valid when": 0.00043147123976246704, "on the other": 0.00012170182562005632, "had implemented": 0.000579128002236945, "in less logic": 0.0007069187243653962, "dependencies internal": 0.000672434525056636, "sought to": 0.00045436388801848047, "registers without": 0.0005546801282476369, "dasygenis erik": 0.000672434525056636, "like arbitration the": 0.0007069187243653962, "transition the": 0.0003800461140912572, "no area or": 0.0007069187243653962, "for bus": 0.000579128002236945, "wrapper performance": 0.009414083350792904, "although prefetching works": 0.0007069187243653962, "the usefulness": 0.0014957126488579775, "hence does not": 0.00048264208165825804, "these dependencies are": 0.0005416219901074968, "as arbitration": 0.0006135727277027077, "this new": 0.0002254846354282396, "access time for": 0.0011094544216982698, "impacts of prefetching": 0.0007069187243653962, "the design complexity": 0.0007069187243653962, "this indicates that": 0.00037047512208658964, "has neither": 0.0005202045671414484, "the greatest": 0.0002802466067123141, "28 lysecky and": 0.0007069187243653962, "000 gates": 0.001344869050113272, "two additional": 0.0003460819422768392, "is two": 0.00031748781095506073, "interface to the": 0.0003810063975666021, "priority of 1": 0.0006136248092516172, "international technology roadmap": 0.0007069187243653962, "o pf ns": 0.0007069187243653962, "o pf nj": 0.0007069187243653962, "simple interpretation of": 0.0007069187243653962, "intentionally did": 0.000672434525056636, "age constraints of": 0.0014138374487307924, "prefetching heuristic": 0.006051910725509724, "for periph": 0.000672434525056636, "s internal registers": 0.0019441865744195422, "to table": 0.00037211255199798987, "templates between the": 0.0007069187243653962, "core based": 0.000953449515815069, "described above is": 0.0004020200703161443, "registers must also": 0.0007069187243653962, "cycles may": 0.0005070901677208704, "very small": 0.000388577299004834, "infeasible": 0.0004848459995282158, "outputting is done": 0.0007069187243653962, "independent": -0.00019403954136710123, "therefore it": 0.0002254846354282396, "developing prefetching techniques": 0.0007069187243653962, "the third": 0.00025857000923443034, "the addition": 0.0006779632898554031, "or not busy": 0.0007069187243653962, "the task": 0.0003856537270591137, "synthesis generates": 0.0012271454554054154, "an automatic solution": 0.0007069187243653962, "wrapper performance in": 0.0007069187243653962, "bus group": 0.000672434525056636, "fact that these": 0.00042984929396413043, "1 to": 0.00011219407384932174, "protocol may": 0.0008351690588742361, "update read write": 0.0014138374487307924, "prefetching results": 0.0005546801282476369, "heap thus": 0.0006135727277027077, "is not being": 0.0005112849157933141, "twice per": 0.0006135727277027077, "13 4 3": 0.0007069187243653962, "set util bound": 0.0007069187243653962, "transitions however": 0.0005546801282476369, "to implementing": 0.0004265889579210741, "the architecture": 0.0010074898647385144, "external sources that": 0.0007069187243653962, "random or": 0.0004957258239155829, "requests execution the": 0.0007069187243653962, "time for systems": 0.0007069187243653962, "adding": 0.00014277867971705546, "adjust core": 0.002689738100226544, "and registers in": 0.0006480621914731808, "brockmeyer bart durinck": 0.0007069187243653962, "7 and 50": 0.0007069187243653962, "core2 could": 0.000672434525056636, "and codec are": 0.0007069187243653962, "detected on the": 0.0011783702665424623, "one copy of": 0.0004266251678317711, "semiconductors": 0.00044800502900048015, "we now": 0.0006047664783659511, "to this example": 0.0016248659703224902, "0 will": 0.0003322222680501153, "prefetch requires": 0.000672434525056636, "technique called prefetching": 0.0007069187243653962, "other activities the": 0.0007069187243653962, "for heuristics": 0.0005357099651292578, "it does not": 0.00018009567854099793, "of the performance": 0.00032506824979970867, "it represents": 0.00031481307205431027, "multiplexing": 0.0003072126438620882, "is in accord": 0.0006480621914731808, "small even though": 0.0006480621914731808, "power and size": 0.0019441865744195422, "needed instead": 0.0006135727277027077, "31 fig 12": 0.0007069187243653962, "later discuss the": 0.0007069187243653962, "random intervals": 0.000579128002236945, "use a naive": 0.0006480621914731808, "of time that": 0.0004612275701174977, "internals while": 0.000672434525056636, "some external": 0.0013264690594571606, "ity rm time": 0.0007069187243653962, "could also be": 0.00033890848896066554, "i o access": 0.0038883731488390844, "system consists": 0.0003460819422768392, "heuristic using pseudo": 0.0007069187243653962, "cores a": 0.000579128002236945, "registers more": 0.0006135727277027077, "is schedulable": 0.0004957258239155829, "introducing update dependecies": 0.0007069187243653962, "the model based": 0.0005302669797606055, "thereby providing": 0.0004686044148164043, "possible for a": 0.00038289275159297597, "may be": 0.00037371570144146367, "status register s0": 0.0014138374487307924, "a straightforward": 0.00040384844467029966, "connected to": 0.00042735356778185425, "determine if a": 0.0004266251678317711, "three cores with": 0.0014138374487307924, "3 core3 input": 0.0007069187243653962, "eliminates the": 0.0005917681682204829, "results in signi": 0.0007069187243653962, "be present": 0.00033716764635552274, "that indicates": 0.0007120094004291568, "for automatically designing": 0.0007069187243653962, "registers over": 0.0006135727277027077, "types for our": 0.0007069187243653962, "i ai": 0.000579128002236945, "cores the read": 0.0007069187243653962, "8 future work": 0.0006136248092516172, "approach only": 0.0004686044148164043, "process set can": 0.0014138374487307924, "determine which": 0.0002668991594194878, "power do not": 0.0007069187243653962, "2 c shows": 0.0005302669797606055, "systems on a": 0.0010404974467465486, "prefetched status register": 0.002120756173096188, "prefetching so": 0.000672434525056636, "keeping the prefetch": 0.0007069187243653962, "new cache like": 0.0007069187243653962, "a an interrupt": 0.0007069187243653962, "by not prefetching": 0.0007069187243653962, "buffer register": 0.000672434525056636, "access prefetching did": 0.0007069187243653962, "as possible": 0.001073876608141972, "upon its age": 0.0007069187243653962, "lowest": 0.0006257671517623794, "computationally infeasible for": 0.0007069187243653962, "object oriented": 0.0004972478652428854, "schedule 1": 0.0012271454554054154, "schedule 2": 0.0004686044148164043, "prefetch heuristics": 0.0020173035751699085, "interesting to note": 0.000666651662494168, "on those": 0.00031614040175245803, "a with a": 0.0004069131714593598, "unusually": 0.00038282776088575493, "updated one cycle": 0.0007069187243653962, "given by the": 0.0002082077630413334, "these cores are": 0.0007069187243653962, "data pertaining": 0.001344869050113272, "internal register d": 0.0007069187243653962, "write by": 0.0004957258239155829, "with its": 0.00036559243791576895, "interested": 5.2266443711983264e-05, "operations 6 6": 0.0007069187243653962, "pertaining to all": 0.0014138374487307924, "of three": 0.00017241829252193812, "needed is": 0.0003773203289902925, "same between the": 0.0007069187243653962, "needed in": 0.00023949777943203365, "would nd a": 0.0007069187243653962, "bus to enable": 0.0007069187243653962, "constraint is initially": 0.0007069187243653962, "access was 25": 0.0007069187243653962, "on perfor mance": 0.0006136248092516172, "ocb using": 0.000672434525056636, "were necessary": 0.0005202045671414484, "using this priority": 0.0007069187243653962, "to be as": 0.0003996736932177202, "and as we": 0.0004266251678317711, "40 of the": 0.000456617617534367, "adjustment in the": 0.0006136248092516172, "model this": 0.00027168037041092627, "performance penalties": 0.0004856981143768762, "and s": 0.0004409511527710953, "and n": 0.00015494478680865286, "situation where different": 0.0007069187243653962, "clearly we": 0.00040562922195820145, "our main goal": 0.0004957679023320091, "and b": 0.0005014004194847552, "and c": 0.00032670126253389153, "and a": 0.00015518140079235715, "input register": 0.00231651200894778, "both registers are": 0.0007069187243653962, "no bw a": 0.0014138374487307924, "core1 and core3": 0.0007069187243653962, "core1 and core2": 0.0007069187243653962, "has such a": 0.0006480621914731808, "algorithms for": 0.00010426670140267556, "particular update": 0.000672434525056636, "and 1": 0.00015315723094597562, "pfu carries out": 0.0007069187243653962, "serial communication": 0.000672434525056636, "be the period": 0.0007069187243653962, "to rst": 0.000953449515815069, "approach real time": 0.0007069187243653962, "to prefetch registers": 0.0007069187243653962, "the result the": 0.00041210047264652596, "process we continuously": 0.0007069187243653962, "core1 implements a": 0.0007069187243653962, "p": -0.0002980179443970993, "will need to": 0.0003512637938867096, "1434 1588": 0.000672434525056636, "dependencies the third": 0.0007069187243653962, "internal entities consisted": 0.0007069187243653962, "using a wrapper": 0.0007069187243653962, "a utilization": 0.0005357099651292578, "table iii provides": 0.0007069187243653962, "bw without": 0.0006135727277027077, "s location": 0.000448043053531884, "two indicating": 0.000672434525056636, "codec data25625710241028512514 total": 0.0007069187243653962, "while the model": 0.0006136248092516172, "it is": 1.968155804117036e-05, "chip bus": 0.006370408024606395, "consider the effects": 0.0005202487233732743, "registers data and": 0.0007069187243653962, "satisfy": 5.3328888626569317e-05, "supporting": 0.00013223666452062718, "bws without prefetching": 0.002120756173096188, "by starting": 0.00036031175459629944, "register for a": 0.0007069187243653962, "22 lysecky": 0.000672434525056636, "transitions there": 0.0005546801282476369, "external source i": 0.0007069187243653962, "lysecky": 0.00388243137546428, "to capture": 0.0006690213158486346, "change": -6.575259826442657e-05, "when we": 0.00015623846157661328, "codec was approximately": 0.0007069187243653962, "enables elimination of": 0.0007069187243653962, "con guration register": 0.0014138374487307924, "easier to": 0.00040947371117302194, "therefore we can": 0.0003436442297733957, "000 cycles to": 0.0006136248092516172, "extended the": 0.000323091367320516, "according to": 0.00022861539987185667, "any outgoing": 0.0009713962287537524, "internals have": 0.001344869050113272, "the version would": 0.0007069187243653962, "is volatile therefore": 0.0007069187243653962, "use several": 0.00041758452943711804, "rate write": 0.000672434525056636, "cycle overhead per": 0.0007069187243653962, "drawbacks to the": 0.0006480621914731808, "c ri the": 0.0007069187243653962, "5 one difference": 0.0007069187243653962, "scheduled for prefetching": 0.0007069187243653962, "is the task": 0.00048264208165825804, "data is three": 0.0007069187243653962, "the lowest priority": 0.0004957679023320091, "of the 14th": 0.00035816210043087236, "a digital camera": 0.0014138374487307924, "di over the": 0.0007069187243653962, "following description will": 0.0007069187243653962, "figure 7 shows": 0.0003122427625488933, "and c read": 0.0007069187243653962, "transitions if two": 0.0007069187243653962, "model we can": 0.0004612275701174977, "in spirit": 0.00033384012697862663, "and size power": 0.0007069187243653962, "labeled": 0.00010907224342260223, "would have": 0.0004702798891857102, "acceptable power is": 0.0007069187243653962, "speci ed we": 0.0007069187243653962, "b illustrates the": 0.0005547272108491349, "interface from its": 0.0007069187243653962, "in which": 0.0003785308541210593, "are dependent on": 0.0004331990737834623, "internally implemented as": 0.0014138374487307924, "occurs over the": 0.0007069187243653962, "information 2 the": 0.0007069187243653962, "transitions according": 0.000579128002236945, "asserts the": 0.0010141803354417407, "immediately recognized": 0.000672434525056636, "11 one": 0.0004957258239155829, "bus however": 0.0005546801282476369, "write": 0.001345149415895948, "durinck": 0.0006135206549939151, "register do and": 0.0007069187243653962, "a simple": 0.00037810503163594305, "singly structured next": 0.0007069187243653962, "capturing acm transactions": 0.0007069187243653962, "include a variety": 0.0006480621914731808, "a simpli": 0.0011093602564952738, "therefore by eliminating": 0.0007069187243653962, "examples we": 0.0005659620514342902, "for core": 0.0010714199302585155, "capture a picture": 0.0007069187243653962, "as well": 0.0002432368155698542, "features like arbitration": 0.0007069187243653962, "the data must": 0.0017106709180095979, "whenever": 0.00018236237301263859, "design a schedule": 0.0007069187243653962, "design from one": 0.0007069187243653962, "for prefetching corresponds": 0.0007069187243653962, "a lack": 0.00036031175459629944, "example which": 0.00036719892453007067, "typical": 0.0002519108494099058, "core to": 0.0005202045671414484, "mapping we": 0.0004265889579210741, "come with": 0.0004686044148164043, "core2 there was": 0.0007069187243653962, "processes can be": 0.0004205182715313984, "of registers describe": 0.0007069187243653962, "9 fig": 0.0005202045671414484, "the synchronous": 0.0003746774589525639, "ieee": 2.0267306123959018e-05, "the other hand": 0.00012832289440092663, "although these examples": 0.0007069187243653962, "module can": 0.0004686044148164043, "register i ci": 0.0007069187243653962, "core s internals": 0.0035345936218269805, "between two": 0.00014698371759036508, "constraints continue to": 0.0014138374487307924, "output register and": 0.0006480621914731808, "for our examples": 0.0005891851332712312, "amount of time": 0.0008480913492364186, "concluded that": 0.00034991731919541044, "leads from the": 0.0006480621914731808, "half": 6.871103891677106e-05, "provide us with": 0.00044808108451851775, "discuss": 1.7220191114091292e-06, "the usefulness of": 0.0016945424448033275, "since it is": 0.0004849283093490337, "updates to other": 0.0007069187243653962, "mechanism for handling": 0.0006480621914731808, "performance increase from": 0.0007069187243653962, "entirely": 0.00013747850397194226, "stored in": 0.0007207508844464338, "ii machine to": 0.0007069187243653962, "and however": 0.0005546801282476369, "long as the": 0.00025994228462129104, "power analysis was": 0.0007069187243653962, "overhead the reason": 0.0007069187243653962, "ed": 0.00121527147135127, "ef": 0.0005568889443753974, "in use performing": 0.0007069187243653962, "being updated": 0.0005070901677208704, "size we": 0.0002811490075802537, "after forcing the": 0.0007069187243653962, "ex": 0.0002749570079438845, "processes registers": 0.000672434525056636, "shows more size": 0.0007069187243653962, "es": 0.0004686756057784073, "s internal module": 0.0007069187243653962, "assignment after": 0.000579128002236945, "shown": -0.0018030070088840288, "most recent data": 0.0006480621914731808, "use this": 0.000194288649502417, "prefetching work": 0.000672434525056636, "b have": 0.0003800461140912572, "is never": 0.00026925880902730736, "types of registers": 0.0012272496185032344, "the read": 0.002518504576434482, "above information": 0.0006135727277027077, "coherency issues": 0.000672434525056636, "the real": 0.0007259362492526521, "as described above": 0.0003056651633263995, "viable": 0.0002538552539266851, "253 lines of": 0.0007069187243653962, "shows": -0.0011971862288451683, "only 1000 or": 0.0007069187243653962, "we developed architectures": 0.0007069187243653962, "this point we": 0.0003412445008707948, "model udpf": 0.000672434525056636, "072 table iv": 0.0007069187243653962, "analog to digital": 0.0005702236393365326, "size since": 0.00043664770553437406, "to further evaluate": 0.0006480621914731808, "and power results": 0.0007069187243653962, "the status of": 0.00035960953157627415, "keep track": 0.0005641208352049641, "of another register": 0.0012272496185032344, "particular application": 0.00035189980425503185, "update type of": 0.0007069187243653962, "data item": 0.00039849014513562047, "prefetching respectively the": 0.0007069187243653962, "time prefetching methodology": 0.0007069187243653962, "the equation represents": 0.0007069187243653962, "that this approach": 0.0003688374985155891, "2 non": 0.0004265889579210741, "bw to": 0.001344869050113272, "as soft": 0.0005357099651292578, "or 20 000": 0.0007069187243653962, "its age the": 0.0006480621914731808, "to begin": 0.0003002554097056554, "size": -0.004479985931465562, "were able": 0.0002897000271752105, "is assigned the": 0.0003996736932177202, "and access time": 0.0017106709180095979, "versions of the": 0.0005500697074025892, "request the": 0.0003354881951664181, "idea being to": 0.0007069187243653962, "with possible": 0.0013264690594571606, "will describe later": 0.0006136248092516172, "that": 0, "internals given": 0.000672434525056636, "eliminates": 0.00032861055386108835, "the sense": 0.00031667724313143547, "for execution": 0.0003202454296148879, "eliminated": 0.00039415001829659423, "than": -0.003388509639689044, "continuously to": 0.000579128002236945, "allow for": 0.000486087635843434, "which samples external": 0.0007069187243653962, "of features like": 0.0007069187243653962, "requests or registers": 0.0007069187243653962, "experience in any": 0.0007069187243653962, "retarget to": 0.001344869050113272, "are gcd1": 0.000672434525056636, "accessed": 0.0007556700294801281, "and sets the": 0.0005416219901074968, "the periods": 0.00043664770553437406, "registers writes come": 0.0007069187243653962, "demonstrated using a": 0.0006136248092516172, "highlight experiments demonstrating": 0.0007069187243653962, "commands will be": 0.0006480621914731808, "designer provides": 0.0005546801282476369, "needs to respond": 0.0007069187243653962, "b will be": 0.00045224311762919795, "given the continued": 0.0007069187243653962, "computationally": 0.00013747850397194226, "so that when": 0.0004660999056659608, "more complex examples": 0.0005891851332712312, "adjust core that": 0.0007069187243653962, "xed priority assignment": 0.0007069187243653962, "nition of": 0.0004767247579075345, "cost bus wrappers": 0.0007069187243653962, "have the": 0.00018526215129111286, "also be varied": 0.0007069187243653962, "begin": 4.638408778478061e-05, "pass through": 0.00029804323873968943, "paper we assume": 0.0003344144533757131, "minor cycle time": 0.0007069187243653962, "on data and": 0.0006480621914731808, "data and the": 0.00035960953157627415, "heuristics that optimize": 0.0007069187243653962, "another purpose": 0.0005546801282476369, "schedulability analysis is": 0.0006136248092516172, "combinations of": 0.0004046426165035637, "performance improvement but": 0.0007069187243653962, "is a decrease": 0.0005891851332712312, "a control register": 0.0007069187243653962, "same external event": 0.0007069187243653962, "output register has": 0.0007069187243653962, "con an": 0.0006135727277027077, "was over 1500": 0.0007069187243653962, "maximum interference that": 0.0007069187243653962, "however for": 0.00020232130825178184, "a priority to": 0.0011404472786730653, "technique of": 0.00026846554453928065, "systems constructing application": 0.0007069187243653962, "adjust more": 0.000672434525056636, "ratio": 6.555918889896175e-05, "making the": 0.00022251902863920875, "2 the": 2.7546975852602613e-05, "perform both": 0.0005202045671414484, "cores the": 0.0017373840067108355, "cycles figure": 0.0004957258239155829, "from some": 0.00027086609438634204, "of the camera": 0.00044031795313137723, "and major cycles": 0.0007069187243653962, "between the bus": 0.0007069187243653962, "but is internally": 0.0007069187243653962, "ing this": 0.0004611884233198302, "which will be": 0.0002871058700194431, "and size we": 0.0007069187243653962, "fifo there is": 0.0007069187243653962, "ef cient": 0.0010714199302585155, "registers when compared": 0.0007069187243653962, "entities was pvci": 0.0007069187243653962, "classes of": 0.0001773265649177399, "analyzing many possible": 0.0007069187243653962, "controller asserts the": 0.0007069187243653962, "result of other": 0.0006480621914731808, "many random": 0.0010141803354417407, "namely": 9.329804923741909e-05, "of i o": 0.0004331990737834623, "are provided": 0.00025523719866883617, "models to describe": 0.0006480621914731808, "then extend": 0.0004265889579210741, "tackling": 0.0003772883065572118, "very small performance": 0.0007069187243653962, "3": 0, "converts the data": 0.0006480621914731808, "software co design": 0.0009779062341551726, "a petri net": 0.0009652841633165161, "energy prefetching": 0.000672434525056636, "uses the": 0.00027231871793022614, "notice": 5.065060439798976e-05, "frequently than others": 0.0006480621914731808, "chip bus because": 0.0007069187243653962, "ccd status": 0.000672434525056636, "cycles two from": 0.0007069187243653962, "lines it": 0.0004856981143768762, "busy or not": 0.0006136248092516172, "cores 772": 0.000672434525056636, "analyzed": 0.0003080578641597218, "core and then": 0.0007069187243653962, "in adjust and": 0.0007069187243653962, "or repeat the": 0.0007069187243653962, "converter although": 0.000672434525056636, "and strobing the": 0.0007069187243653962, "prefetching in the": 0.0005891851332712312, "adding the update": 0.0007069187243653962, "a bw with": 0.0007069187243653962, "register will be": 0.0012961243829463615, "prefetching most clearly": 0.0007069187243653962, "gurations for each": 0.0007069187243653962, "core examples": 0.001344869050113272, "comes": 0.0003283050936691053, "accommodate writes": 0.000672434525056636, "possible in": 0.0002461032433373866, "prefetched using this": 0.0006480621914731808, "schedulability test with": 0.0007069187243653962, "milliwatts the": 0.000672434525056636, "if two registers": 0.0007069187243653962, "large scale integration": 0.0004148160397587865, "to create a": 0.0015830707457505254, "register dependencies event": 0.0007069187243653962, "of the n": 0.0005781256230225603, "design metrics power": 0.0007069187243653962, "wrapper retargeting of": 0.0007069187243653962, "core internals 2": 0.0007069187243653962, "no noti cation": 0.0056553497949231694, "external": 0.0011786288257396155, "simplicity however": 0.0005546801282476369, "actually initiate the": 0.0007069187243653962, "rate c an": 0.0007069187243653962, "this bus": 0.000579128002236945, "synopsys power": 0.001344869050113272, "to 1 this": 0.0005202487233732743, "better prefetch": 0.0006135727277027077, "to ensure": 0.0002892001360004381, "a utilization of": 0.0006480621914731808, "priority scheme": 0.0009914516478311658, "expense of acceptable": 0.0007069187243653962, "increase caused by": 0.0006480621914731808, "bias": 0.0014358937054452679, "exists for it": 0.0007069187243653962, "was an average": 0.0006480621914731808, "vi contains information": 0.0007069187243653962, "design but size": 0.0007069187243653962, "after which": 0.00032165699786493746, "again requiring only": 0.0007069187243653962, "bus wrapper thus": 0.0007069187243653962, "initially set to": 0.00048264208165825804, "to 10 000": 0.0005416219901074968, "the registers when": 0.0007069187243653962, "meets all constraints": 0.0007069187243653962, "can even provide": 0.0006480621914731808, "complementary the": 0.0005202045671414484, "on whether the": 0.00037384578928857496, "grow more": 0.0005546801282476369, "therefore modi": 0.000672434525056636, "md was initiated": 0.0007069187243653962, "application speci c": 0.0007069187243653962, "to categorize": 0.0004767247579075345, "register model prefetching": 0.0007069187243653962, "any prefetching": 0.0006135727277027077, "we synthesized the": 0.0006136248092516172, "always remain": 0.0005202045671414484, "is one": 0.00012195551331760285, "take as little": 0.0007069187243653962, "1997 is another": 0.0007069187243653962, "the few": 0.000369621086878962, "can experience in": 0.0007069187243653962, "describe both": 0.0005202045671414484, "rate read": 0.001344869050113272, "minimize this performance": 0.0007069187243653962, "ccd": 0.005742416413286323, "registers 3 pvci": 0.0007069187243653962, "the system to": 0.00031139361112157753, "register s0": 0.001344869050113272, "cores were written": 0.002120756173096188, "performance were measured": 0.0007069187243653962, "coming into a": 0.0007069187243653962, "the contents": 0.0005064078529050731, "were obtained": 0.00025801875533455683, "measured for the": 0.0005302669797606055, "core2 and core3": 0.0007069187243653962, "controller asserts": 0.000672434525056636, "speed": 0.00011105243028358449, "i o time": 0.0005416219901074968, "version of the": 0.00017755100464073395, "be sorted rst": 0.0007069187243653962, "pfu unit": 0.000672434525056636, "rate monotonic assignment": 0.0006480621914731808, "0 we will": 0.00044808108451851775, "of memory a": 0.0005702236393365326, "improvement": 0.0004289601359228874, "of register response": 0.0007069187243653962, "one process execution": 0.0007069187243653962, "register data onto": 0.0007069187243653962, "real": -0.0016221742412297895, "finally for": 0.0003354881951664181, "in this example": 0.00024571043142934326, "was still": 0.0004219690304817812, "be labeled with": 0.0005416219901074968, "frame because": 0.0005546801282476369, "given the": 0.00013182049142391165, "early": 8.273437036622444e-05, "bw satisfying the": 0.0007069187243653962, "bridge from the": 0.0007069187243653962, "execution": 0.00041650549764572753, "decreases energy consumption": 0.0007069187243653962, "to implementing the": 0.0007069187243653962, "environment a": 0.00034797867446933594, "28 lysecky": 0.000672434525056636, "prior ity core2": 0.0007069187243653962, "register transfer level": 0.0009915358046640181, "read or write": 0.0012444481192763594, "then asserting": 0.001344869050113272, "1352 gates": 0.000672434525056636, "demon strated": 0.0006135727277027077, "noticed that in": 0.0006136248092516172, "therefore it is": 0.0003122427625488933, "rdy as": 0.000672434525056636, "since a": 0.00016685926409417824, "duration": 0.0001935387666757555, "its corresponding": 0.00029171477350266344, "the val line": 0.0007069187243653962, "was added to": 0.0012995972213503868, "but rather": 0.0002518724661846286, "that the desired": 0.0004767652234671566, "can thus eliminate": 0.0007069187243653962, "core figure": 0.0006135727277027077, "of our three": 0.0005202487233732743, "this bus is": 0.0007069187243653962, "4 2 classi": 0.0007069187243653962, "heuristics to": 0.00037211255199798987, "like an": 0.00036719892453007067, "by prefetching the": 0.0006480621914731808, "for systems": 0.0002937753880839251, "ccd 1439 33978": 0.0007069187243653962, "needed to create": 0.0005202487233732743, "bus wrapper was": 0.0035345936218269805, "comparison": -1.970163307353883e-05, "equal the priorities": 0.0007069187243653962, "cores described above": 0.0007069187243653962, "attribute a maximum": 0.0007069187243653962, "francky catthoor": 0.0005357099651292578, "must pass": 0.0004265889579210741, "processor": 0.0006209980582512934, "therefore the corresponding": 0.0005702236393365326, "might use": 0.00040562922195820145, "are relatively small": 0.0004712664564041312, "brockmeyer": 0.0006135206549939151, "executed the minor": 0.0007069187243653962, "vsia developed the": 0.0007069187243653962, "far simpler protocol": 0.0007069187243653962, "period during": 0.0016071298953877734, "and status": 0.0008843127063047736, "even though": 0.00031092108897916423, "arbitrarily complex": 0.0004957258239155829, "arcs of": 0.00040562922195820145, "wrappers improves the": 0.0007069187243653962, "use our": 0.0003322222680501153, "g packet": 0.000579128002236945, "expected when compared": 0.0006480621914731808, "area": 4.5326528552173294e-05, "note that these": 0.00034243618013346874, "bus is not": 0.0006136248092516172, "with since": 0.0004856981143768762, "goal is performance": 0.0007069187243653962, "acceptable power": 0.000672434525056636, "well in all": 0.0005702236393365326, "deadline for the": 0.0006480621914731808, "true where ci": 0.0007069187243653962, "as long": 0.00016020797828632946, "assumes": 9.063304362176539e-05, "another place we": 0.0007069187243653962, "is similar": 0.00012077138807500178, "core will trigger": 0.0007069187243653962, "v 14 n": 0.00029449782608255334, "its goal": 0.0004767247579075345, "prefetch core descriptions": 0.0007069187243653962, "prefetching on several": 0.0007069187243653962, "convert the ccd": 0.0007069187243653962, "however because": 0.0005697012444455539, "prefetched however": 0.000672434525056636, "that corresponds to": 0.0003344144533757131, "shows a core": 0.0007069187243653962, "expect": 0.00014557776413384225, "6 experiments with": 0.0006136248092516172, "compared to our": 0.0005547272108491349, "o access was": 0.0007069187243653962, "naive scheduler also": 0.0007069187243653962, "describe": -0.0005799714997625653, "in figure 8": 0.0007285917880813244, "general scheduling": 0.0005546801282476369, "in figure 2": 0.00016564321081614797, "in figure 3": 0.00034931102878372886, "in figure 4": 0.00018673383469299939, "in our": 0.000788116459522437, "in figure 6": 0.0002116382361925456, "in figure 7": 0.00022770317594442114, "red a": 0.0005546801282476369, "storage": 0.0002946922147223228, "table i we": 0.0005702236393365326, "valid": 0.00010724003398072185, "little as": 0.0008351690588742361, "prefetch we": 0.000579128002236945, "register must be": 0.0017106709180095979, "core thus synthesis": 0.0007069187243653962, "registers with the": 0.0006480621914731808, "executive approach": 0.0020173035751699085, "to transfer": 0.00031614040175245803, "hw sw": 0.0009914516478311658, "6 shows": 0.00022751290617229768, "for more": 0.00017986605587585723, "figure 11 describes": 0.0007069187243653962, "much easier": 0.00034991731919541044, "it requested service": 0.0007069187243653962, "allow user": 0.0006135727277027077, "exist some relationships": 0.0007069187243653962, "wrappers does not": 0.0007069187243653962, "both internal and": 0.0006136248092516172, "how the prefetch": 0.0007069187243653962, "in particular update": 0.0007069187243653962, "as described below": 0.00039738933697529413, "the attributes": 0.0010015203809358802, "test will": 0.000448043053531884, "knowledge that the": 0.0006136248092516172, "i ed": 0.0006135727277027077, "constraint represents the": 0.0012961243829463615, "another register": 0.0015606137014243454, "different registers would": 0.0007069187243653962, "complete description of": 0.0004176199750299741, "would be stat": 0.0007069187243653962, "codec 1674": 0.000672434525056636, "bus protocol since": 0.0007069187243653962, "energy consumption must": 0.0007069187243653962, "able to easily": 0.0005547272108491349, "batcher": 0.00044800502900048015, "prefetching we": 0.004056721341766963, "55prefetching results are": 0.0007069187243653962, "performance penalty when": 0.0007069187243653962, "it is possible": 0.0003257085213107137, "d simultaneously": 0.000672434525056636, "case the pfu": 0.0007069187243653962, "very": -0.0004594326983804171, "b 5 3": 0.0007069187243653962, "b 5 4": 0.0006480621914731808, "compiler as": 0.0004856981143768762, "0 this": 0.00022958433098695043, "register update information": 0.0007069187243653962, "ultra sparc": 0.0004686044148164043, "induced": 0.00048147480608937994, "advantages of": 0.00044996817118016246, "we immediately": 0.0003887781964450413, "execution would decrease": 0.0007069187243653962, "by 1352": 0.000672434525056636, "on a system": 0.0004889531170775863, "the vsia the": 0.0007069187243653962, "and memory all": 0.0007069187243653962, "will be updated": 0.0004712664564041312, "similar in spirit": 0.00039738933697529413, "extremely important": 0.0004219690304817812, "model and prefetching": 0.0007069187243653962, "then the set": 0.00039516377890352374, "always have acm": 0.0007069187243653962, "in power due": 0.002120756173096188, "status indicates the": 0.0007069187243653962, "we now know": 0.0005416219901074968, "various requirements table": 0.0007069187243653962, "register di does": 0.0007069187243653962, "j 44 9": 0.0007069187243653962, "best t": 0.0006135727277027077, "changes to the": 0.0006778169779213311, "thus we": 0.0005272819656956466, "the val": 0.0006135727277027077, "updated when go": 0.0007069187243653962, "cyclic executive": 0.002454290910810831, "desired 4": 0.000672434525056636, "non pvci": 0.006051910725509724, "when a register": 0.0007069187243653962, "divisor": 0.00033219407300063306, "simple compressor": 0.000672434525056636, "a read cycle": 0.0007069187243653962, "to this point": 0.0004176199750299741, "model a place": 0.0007069187243653962, "amount": 7.380014729639837e-06, "illustrated in figure": 0.000510517727648965, "bus interface": 0.0004957258239155829, "acceptable increases in": 0.0007069187243653962, "may involve more": 0.0007069187243653962, "20k gates": 0.000672434525056636, "of some computation": 0.0006480621914731808, "of electronic systems": 0.0064709114138319195, "the core generates": 0.0007069187243653962, "analyzing": 0.00023761981456737287, "times we know": 0.0007069187243653962, "of performance size": 0.0007069187243653962, "various requirements": 0.0006135727277027077, "amount future work": 0.0007069187243653962, "generate": 1.5540922275054982e-05, "power ideally": 0.000672434525056636, "updated whenever a": 0.0012272496185032344, "algorithm to": 0.00013615935896511307, "increase was": 0.0006135727277027077, "puts it on": 0.0007069187243653962, "note that we": 0.00026538137763052475, "power tradeoffs": 0.0006135727277027077, "to rapid silicon": 0.0007069187243653962, "for the digital": 0.0006480621914731808, "and a set": 0.0002808710544323423, "version ex size": 0.0007069187243653962, "core while energy": 0.0007069187243653962, "process must be": 0.0005112849157933141, "model will reduce": 0.0007069187243653962, "approach is not": 0.00040443196336449497, "number of registers": 0.0008088639267289899, "three cores there": 0.0007069187243653962, "included in": 0.0001824666727585839, "for another": 0.0003072387186069415, "power mw 95": 0.0007069187243653962, "occurs it": 0.0004957258239155829, "time that a": 0.0004957679023320091, "vci e g": 0.0007069187243653962, "to retarget to": 0.0014138374487307924, "corresponding register s": 0.0007069187243653962, "any contention as": 0.0006480621914731808, "register is the": 0.0006136248092516172, "library computer": 0.000672434525056636, "616 47": 0.000672434525056636, "maximum number of": 0.0002477972493678248, "of a digital": 0.0005112849157933141, "can attribute": 0.0006135727277027077, "would of course": 0.0010832439802149936, "for converting the": 0.0005702236393365326, "single on": 0.000672434525056636, "or another": 0.0003746774589525639, "be stat": 0.0006135727277027077, "again expect a": 0.0007069187243653962, "processors": 0.0002528606822731257, "completion of the": 0.0003867931552375273, "this increase in": 0.0005112849157933141, "prefetching enables": 0.000672434525056636, "by some": 0.00021017677508873708, "to bws": 0.000672434525056636, "we can further": 0.0004712664564041312, "s main": 0.0004019859487688419, "the interface between": 0.0013323352264398825, "a lower speed": 0.0007069187243653962, "will occur wr": 0.0007069187243653962, "level design for": 0.0006480621914731808, "as follows": 6.652459326126217e-05, "code our": 0.00045436388801848047, "internal transfers": 0.0006135727277027077, "a": 0, "the wrapper receives": 0.0006136248092516172, "compare the": 0.00016128995142870262, "core we examined": 0.0007069187243653962, "time interval t": 0.0005416219901074968, "a place represents": 0.0007069187243653962, "the heuristic in": 0.0006136248092516172, "into a read": 0.0006480621914731808, "an event": 0.0002616164310733817, "between the bw": 0.0007069187243653962, "taxonomy": 0.0002565958608610363, "is that the": 0.00015521555628929224, "result the": 0.00021869921906646775, "6 c shows": 0.0006136248092516172, "while not": 0.0003648422661712388, "wr register": 0.000672434525056636, "6 prefetching": 0.0006135727277027077, "prefetching algorithm to": 0.0006480621914731808, "vectors however the": 0.0007069187243653962, "into a prefetch": 0.0014138374487307924, "a bus": 0.009719454911126033, "actually": 5.659965585901057e-06, "middle and energy": 0.0014138374487307924, "because of reduced": 0.0006480621914731808, "the number of": 0.0007052967458466681, "a bw and": 0.0014138374487307924, "results is": 0.0003072387186069415, "our experiments": 0.00018786559052478974, "process that must": 0.0007069187243653962, "that these": 0.0002714376515384827, "wrapper prefetching resulted": 0.0007069187243653962, "registers transitions": 0.000672434525056636, "6 1 overview": 0.0007069187243653962, "not describe internal": 0.0007069187243653962, "results in": 0.000382521861944596, "be optimal": 0.0003354881951664181, "priority sporadic process": 0.0007069187243653962, "some arbitrary": 0.00039513023928555534, "fully": 5.2266443711983264e-05, "this priority assignment": 0.0007069187243653962, "volatile update": 0.004034607150339817, "the desired": 0.00015114683343005176, "standard was": 0.00115825600447389, "idle cycle reading": 0.0007069187243653962, "a read an": 0.0007069187243653962, "read data on": 0.0007069187243653962, "the system writes": 0.0007069187243653962, "unit to rst": 0.0007069187243653962, "focus is to": 0.0006136248092516172, "was created for": 0.0006136248092516172, "the fifo": 0.0012402374125461695, "to the data": 0.0015612138127444662, "event": 0.0004827470222243253, "usa minas": 0.000672434525056636, "more mentor": 0.000672434525056636, "penalty associated with": 0.0005547272108491349, "and an": 9.112603953847328e-05, "the minor": 0.0023836237895376727, "robert": 0.0001648647735381272, "since": -0.002837965435701369, "prefetches until": 0.000672434525056636, "ocb and the": 0.0007069187243653962, "and as": 0.00017764077126224834, "bus occurs": 0.000672434525056636, "interrupt when the": 0.0007069187243653962, "that certain registers": 0.0006480621914731808, "represents a": 0.00016320833736467615, "read access may": 0.0007069187243653962, "put": 9.55487844208006e-05, "order to evaluate": 0.0007442882756370965, "with two": 0.00018018772111160844, "whereby the": 0.00043147123976246704, "7 shows a": 0.0004660999056659608, "methods 5 2": 0.0006136248092516172, "modeled in": 0.0003460819422768392, "on larger": 0.0004019859487688419, "schedule might": 0.000579128002236945, "res stat is": 0.0007069187243653962, "the bus between": 0.0006480621914731808, "constraint de nes": 0.0014138374487307924, "updates to": 0.0006676802539572533, "as synopsys power": 0.0007069187243653962, "allow for quick": 0.0006480621914731808, "with real": 0.0009290785682939721, "a petri": 0.000896086107063768, "example as": 0.0010680141006437353, "equation represents the": 0.0006136248092516172, "miss": 0.0007431719772804603, "to assign priorities": 0.0005891851332712312, "rdy a": 0.000672434525056636, "however we note": 0.0005202487233732743, "noti cation stored": 0.0007069187243653962, "computationally infeasible": 0.0005202045671414484, "register age constraint": 0.006362268519288565, "deadline d": 0.0004957258239155829, "w prefetching": 0.001344869050113272, "000 cells": 0.000672434525056636, "wrap per then": 0.0007069187243653962, "further evaluate the": 0.0012961243829463615, "information when": 0.00041758452943711804, "core may have": 0.0007069187243653962, "5 1 overview": 0.0007069187243653962, "relationship may exist": 0.0007069187243653962, "francky": 0.00047668429921637716, "rst get the": 0.0007069187243653962, "data stored in": 0.0004767652234671566, "figure shows": 0.00023720480930473773, "and givargis": 0.000672434525056636, "must be maintained": 0.0004889531170775863, "translation": 0.0002767469146729626, "to in nity": 0.0005702236393365326, "of a core": 0.005522623283264554, "a simple compressor": 0.0007069187243653962, "79055 15520": 0.001344869050113272, "per read as": 0.0007069187243653962, "d into a": 0.0005891851332712312, "a codec core": 0.0007069187243653962, "systems where peripheral": 0.0007069187243653962, "earlier the go": 0.0007069187243653962, "deciding": 0.00018377538790149205, "do not": 5.307545279913811e-05, "may be able": 0.0003908773664205101, "maximum interference": 0.0006135727277027077, "extremely important in": 0.0005302669797606055, "that in adjust": 0.0007069187243653962, "bus master sets": 0.0007069187243653962, "thus a dynamic": 0.0007069187243653962, "still take highest": 0.0007069187243653962, "fig 7 bus": 0.0007069187243653962, "s both have": 0.0007069187243653962, "will indicate": 0.0004265889579210741, "however many address": 0.0007069187243653962, "examples as well": 0.0005891851332712312, "list is annotated": 0.0007069187243653962, "impact of writes": 0.0007069187243653962, "assignment mechanism": 0.0006135727277027077, "5 digital": 0.000672434525056636, "the overall": 0.00028267764270909276, "types include a": 0.0007069187243653962, "gcd2 are equal": 0.0007069187243653962, "of xed duration": 0.0007069187243653962, "a all process": 0.0007069187243653962, "algorithm will": 0.00025055958700040306, "this analysis will": 0.0005702236393365326, "core internal bus": 0.0035345936218269805, "25 5 3": 0.0007069187243653962, "and fifo there": 0.0007069187243653962, "percentage of time": 0.00048264208165825804, "gcd of three": 0.0007069187243653962, "completion": 0.0006065335372219328, "approximately 5 one": 0.0007069187243653962, "use the terms": 0.00044031795313137723, "that are not": 0.0002185617769064789, "resulting in": 0.0003799264670613279, "in a uart": 0.0007069187243653962, "read only access": 0.004241512346192376, "croprocessor bios and": 0.0007069187243653962, "prefetching approach for": 0.0007069187243653962, "with large": 0.000249909945609102, "order to analyze": 0.0009224551402349954, "architectures from custom": 0.0012961243829463615, "with the inducing": 0.0007069187243653962, "on vlsi april": 0.0004712664564041312, "during": -0.0002862660425699629, "to approximately 5": 0.0007069187243653962, "ages furthermore": 0.000672434525056636, "transitions need": 0.0006135727277027077, "typical core size": 0.0007069187243653962, "enable such": 0.0005357099651292578, "register setting": 0.0006135727277027077, "peripheral devices capable": 0.0007069187243653962, "descriptions": 0.00014818072200966232, "would increase thus": 0.0007069187243653962, "empty the fifo": 0.0007069187243653962, "placing that address": 0.0007069187243653962, "go0 md0 and": 0.0007069187243653962, "register gets": 0.000672434525056636, "works well there": 0.0006480621914731808, "of time in": 0.00038482102816408476, "we needed to": 0.0004767652234671566, "communication synthesis on": 0.0006480621914731808, "two registers data": 0.0007069187243653962, "register d into": 0.0014138374487307924, "constructs a": 0.00033063350925548386, "because writes": 0.000672434525056636, "only about 1": 0.0005891851332712312, "occurs therefore we": 0.0006480621914731808, "receives the data": 0.0005302669797606055, "one prefetch at": 0.0007069187243653962, "volatile therefore we": 0.0007069187243653962, "both": -0.005103908769548039, "wrapper bw": 0.000672434525056636, "cores compared to": 0.0007069187243653962, "time in": 0.0005526433993178475, "time is": 0.0002988302392367983, "was accessed 256": 0.0007069187243653962, "from having to": 0.0004767652234671566, "time it": 0.0002067946245460918, "or repeat": 0.0006135727277027077, "the lsi 10k": 0.0007069187243653962, "updates it again": 0.0007069187243653962, "between two registers": 0.0006480621914731808, "the core we": 0.0012961243829463615, "codec cores were": 0.0014138374487307924, "as our": 0.0002492647487856658, "behavior of": 0.0002727603941209528, "represents an update": 0.0007069187243653962, "internal register from": 0.0007069187243653962, "described": -0.001030849537535871, "are heavily used": 0.0007069187243653962, "prefetch using real": 0.0007069187243653962, "from this model": 0.0006136248092516172, "impact this scheduling": 0.0007069187243653962, "wdata lines it": 0.0007069187243653962, "for all": 3.8923479704085475e-05, "we must": 0.0004416740083317195, "to prefetch": 0.004032387481786956, "eliminate any performance": 0.0007069187243653962, "techniques during": 0.000579128002236945, "reside on": 0.00043147123976246704, "have occurred whether": 0.0007069187243653962, "overall energy consumption": 0.0006136248092516172, "to its simplicity": 0.0005416219901074968, "a xed rate": 0.0007069187243653962, "hours these": 0.000672434525056636, "implement pfu": 0.000672434525056636, "table vi we": 0.0014138374487307924, "pfu into": 0.000672434525056636, "summarizes size results": 0.0014138374487307924, "while": -0.0023297348436821627, "gcd1 and gcd2": 0.0007069187243653962, "times per frame": 0.0007069187243653962, "prefetch corresponds": 0.001344869050113272, "connected to the": 0.0006332282983002102, "while fully": 0.0006135727277027077, "of the worst": 0.0004612275701174977, "when the data": 0.000829632079517573, "our examples we": 0.00048264208165825804, "no area": 0.000672434525056636, "10 10 and": 0.0006480621914731808, "was relatively": 0.0004856981143768762, "and writes": 0.001108863260636886, "provides the number": 0.0007069187243653962, "of a total": 0.0005416219901074968, "a hit means": 0.0007069187243653962, "after deciding": 0.0006135727277027077, "two unidirectional buses": 0.0007069187243653962, "set can be": 0.0018607206890927412, "performance penalty note": 0.0007069187243653962, "would nd": 0.000672434525056636, "updates to registers": 0.0007069187243653962, "power tradeoffs we": 0.0007069187243653962, "example which has": 0.0006136248092516172, "until the status": 0.0007069187243653962, "capturing the information": 0.0006480621914731808, "prefetching was": 0.002454290910810831, "in any time": 0.0006480621914731808, "used": -0.00918607997693446, "guration": 0.0017920201160019206, "peripheral access": 0.000672434525056636, "was developed to": 0.00048264208165825804, "the equation": 0.0002084715149346724, "wrapper but in": 0.0007069187243653962, "uses": -0.00021309527030450418, "user": 8.718610325601527e-05, "fact that": 0.0002139889749658672, "the need": 0.000667437056376713, "for program execution": 0.0006480621914731808, "one time 30": 0.0007069187243653962, "of core test": 0.0007069187243653962, "pf time": 0.001344869050113272, "common cases of": 0.0007069187243653962, "deadline access time": 0.0007069187243653962, "762": 0.0004956837526413815, "a large number": 0.00022172973945887363, "is a prefetch": 0.0006480621914731808, "core or": 0.0011093602564952738, "known to be": 0.00054560110059327, "write will impact": 0.0007069187243653962, "january 2002": 0.005394682341688364, "unit the": 0.0006998346383908209, "were able to": 0.000326059291059649, "between the": 0.0003491452150866157, "table v however": 0.0007069187243653962, "20 000 gates": 0.0014138374487307924, "vsia": 0.0012270413099878302, "turn means that": 0.0005202487233732743, "both of these": 0.0002931081643161298, "for our rst": 0.0007069187243653962, "march": 3.72393641365293e-05, "ordering the execution": 0.0007069187243653962, "computation because the": 0.0006480621914731808, "representing additional": 0.000579128002236945, "evaluate": 0.00031174929315695547, "be from highest": 0.0007069187243653962, "data on wrp": 0.0007069187243653962, "data register d": 0.0014138374487307924, "its simplicity": 0.00038286025348131466, "register would": 0.0005546801282476369, "great lakes symposium": 0.0004441117421466276, "ocb and some": 0.0007069187243653962, "the minimum": 0.00013660141847174505, "sent to": 0.00023552035834307935, "immediately while for": 0.0007069187243653962, "into a transition": 0.0007069187243653962, "high priority sporadic": 0.0007069187243653962, "later discuss": 0.0006135727277027077, "accord with the": 0.0005702236393365326, "updated with possible": 0.0007069187243653962, "into the prefetched": 0.004241512346192376, "and energy increases": 0.0007069187243653962, "some": -0.006890899695943588, "is important": 0.0005358867312558592, "cycles figure 2": 0.0006480621914731808, "for execution internal": 0.0007069187243653962, "this assumes": 0.00045436388801848047, "to the heap": 0.0005547272108491349, "of both the": 0.0003064614108214941, "cores would have": 0.0007069187243653962, "us with an": 0.0005302669797606055, "we assume a": 0.00031055245584688283, "s content does": 0.0007069187243653962, "converting the analog": 0.0007069187243653962, "givargis 1999 3": 0.0007069187243653962, "register from": 0.0004856981143768762, "accommodate only one": 0.0014138374487307924, "executive approach burns": 0.0007069187243653962, "of a process": 0.0003567382459166664, "processing": 2.2892880280686184e-05, "that will be": 0.00027115973554035555, "for multiprogramming": 0.00045436388801848047, "transition that": 0.0004957258239155829, "a register may": 0.0005891851332712312, "a performance penalty": 0.0005112849157933141, "register set the": 0.0007069187243653962, "the two approaches": 0.00038881119688612825, "register interdependencies": 0.000672434525056636, "core size of": 0.0007069187243653962, "will also introduce": 0.0007069187243653962, "digital camera as": 0.0007069187243653962, "different prefetching": 0.000579128002236945, "the controller s": 0.0006136248092516172, "like a": 0.00024798743457219005, "simulation": 0.00027217665541914474, "the controller i": 0.0007069187243653962, "pf ns performance": 0.0007069187243653962, "are combined": 0.00029171477350266344, "block": 0.00014393120827889175, "is a read": 0.0005416219901074968, "register set util": 0.0014138374487307924, "of time a": 0.0013698528526031007, "priority we can": 0.0005891851332712312, "a complete": 0.0004774082260703963, "configure and execute": 0.0007069187243653962, "cycles compared with": 0.0007069187243653962, "we note": 0.0003418565359339591, "was developed": 0.0005774184083140079, "scheme based on": 0.00040946783401155063, "would expect": 0.00028485062222277695, "was an increase": 0.0007069187243653962, "we associate": 0.0002897000271752105, "elimination of the": 0.0004957679023320091, "a bridge from": 0.0006136248092516172, "register we": 0.0009713962287537524, "although the data": 0.0006480621914731808, "core however the": 0.0007069187243653962, "performance with size": 0.0007069187243653962, "the second chart": 0.0014138374487307924, "prefetching cycles w": 0.0007069187243653962, "simpler than standardizing": 0.0007069187243653962, "register wr": 0.000672434525056636, "idle cycles only": 0.0007069187243653962, "for a con": 0.0006480621914731808, "bounds were": 0.00045436388801848047, "register do into": 0.0007069187243653962, "1 98": 0.0004611884233198302, "are sporadic we": 0.0007069187243653962, "resulted in an": 0.0009425329128082624, "write request is": 0.0012961243829463615, "and further increased": 0.0007069187243653962, "our test": 0.0006296261441086205, "heterogeneous": 0.00036359034314546436, "all three of": 0.000913235235068734, "2 a illustrates": 0.0006136248092516172, "w prefetching ccd": 0.0007069187243653962, "a direct result": 0.0005031742002451167, "3 experiments": 0.00043147123976246704, "data input register": 0.0028276748974615847, "bus implementations": 0.000672434525056636, "of this re": 0.0006480621914731808, "the peripheral": 0.003474768013421671, "random acm": 0.0006135727277027077, "serial communication encryption": 0.0007069187243653962, "constraint represents": 0.0012271454554054154, "on peripheral cores": 0.0007069187243653962, "the appropriate ready": 0.0006480621914731808, "to accommodate writes": 0.0007069187243653962, "thus ensuring": 0.0004767247579075345, "or externally by": 0.0007069187243653962, "75 7 therefore": 0.0007069187243653962, "sets the wdata": 0.0007069187243653962, "that certain": 0.0003202454296148879, "bart durinck": 0.000672434525056636, "of cycles required": 0.0015908009392818162, "strobe thus the": 0.0007069187243653962, "have four": 0.0004219690304817812, "ii machine": 0.000672434525056636, "on every idle": 0.0007069187243653962, "for ex ample": 0.000347371348192365, "now consider the": 0.0002739109117729543, "point transfer": 0.000579128002236945, "structure": -0.0004629030166053054, "power and performance": 0.0011094544216982698, "a mechanism to": 0.0004205182715313984, "required": -0.000784034018884425, "that domain": 0.0004686044148164043, "represents the number": 0.00037384578928857496, "the outgoing arcs": 0.0007069187243653962, "utilization bound": 0.0016071298953877734, "a register or": 0.0011404472786730653, "quick retargeting": 0.000672434525056636, "directly connected": 0.0003887781964450413, "of pvci using": 0.0007069187243653962, "three registers gcd1": 0.0007069187243653962, "external event it": 0.0007069187243653962, "a designer": 0.00040562922195820145, "bus master proceeds": 0.0007069187243653962, "technique to": 0.0008842767291559258, "data is the": 0.0004957679023320091, "gates would": 0.000672434525056636, "go": 0.0009341988749602325, "process scheduling": 0.0021329447896053706, "and analysis techniques": 0.0017675553998136933, "registers found in": 0.0007069187243653962, "structured finally": 0.000672434525056636, "to prefetch md": 0.0007069187243653962, "can be used": 0.0006847706108635481, "cores there": 0.0006135727277027077, "pipelined the number": 0.0007069187243653962, "is 75": 0.000672434525056636, "reg ister read": 0.0007069187243653962, "then placing that": 0.0007069187243653962, "system core2": 0.000672434525056636, "system core3": 0.000672434525056636, "service process": 0.000579128002236945, "scheme a rate": 0.0007069187243653962, "cores required": 0.000672434525056636, "bytes in": 0.00041758452943711804, "tradeoffs": 0.0004383001588920061, "heuristic we": 0.0017465908221374962, "internals stays the": 0.0007069187243653962, "being used for": 0.0004612275701174977, "every period": 0.0010714199302585155, "heap because": 0.0006135727277027077, "s register we": 0.0007069187243653962, "the event": 0.000243043817921717, "and cs are": 0.0005891851332712312, "b and res": 0.0012961243829463615, "a process that": 0.0004205182715313984, "pfu implements": 0.0006135727277027077, "desired to also": 0.0007069187243653962, "m processors each": 0.0007069187243653962, "be sent": 0.00026309535046559185, "is not however": 0.0005547272108491349, "purpose well before": 0.0007069187243653962, "bus in the": 0.0007069187243653962, "however it": 0.00014746610107706592, "however if": 0.00019282686352955686, "each process register": 0.0007069187243653962, "required 136": 0.000672434525056636, "usefulness of cores": 0.0007069187243653962, "test will indicate": 0.0007069187243653962, "internals and the": 0.0007069187243653962, "little as two": 0.0014138374487307924, "volatile": 0.002537617938079876, "then": -0.006431229328211146, "core internals over": 0.0007069187243653962, "writes over the": 0.0007069187243653962, "core by 1352": 0.0007069187243653962, "a codec compress": 0.0007069187243653962, "using pseudo code": 0.0007069187243653962, "order to assign": 0.0007069187243653962, "also be from": 0.0007069187243653962, "read access constraints": 0.0007069187243653962, "changes are limited": 0.0007069187243653962, "with size and": 0.0006136248092516172, "write only register": 0.002120756173096188, "size results as": 0.0007069187243653962, "a straightforward process": 0.0007069187243653962, "focused": 0.00014769547921568877, "be varied": 0.00039849014513562047, "more size overhead": 0.0007069187243653962, "location in": 0.0002937753880839251, "is an exception": 0.0005202487233732743, "is also": 8.881549478646204e-05, "our cores to": 0.0007069187243653962, "as a register": 0.0006480621914731808, "were written as": 0.0007069187243653962, "further details on": 0.000913235235068734, "wrapper prefetching": 0.000672434525056636, "registers for": 0.0011954704354068615, "decrease energy": 0.001344869050113272, "the hierarchical": 0.00033063350925548386, "examining": 0.0001521348667775947, "image frame while": 0.0007069187243653962, "addresses": 0.0002232610753029969, "unknown intervals": 0.000672434525056636, "be scheduled by": 0.0010832439802149936, "as examples we": 0.0005416219901074968, "a trivial": 0.0002927392125988619, "widely studied": 0.00041341247084872307, "camera processor": 0.000672434525056636, "register max age": 0.0007069187243653962, "peripheral as previously": 0.0007069187243653962, "made or a": 0.0007069187243653962, "the integrated": 0.0011853907178566662, "storage capability of": 0.0007069187243653962, "by the memory": 0.0004957679023320091, "bias is": 0.00043664770553437406, "and its corresponding": 0.0004366847692560899, "data register likewise": 0.0007069187243653962, "must acm transactions": 0.0007069187243653962, "the mips": 0.0004019859487688419, "rst data": 0.0006135727277027077, "optimizing": 0.00014155692539093533, "prefetch unit the": 0.0014138374487307924, "with acceptable size": 0.0007069187243653962, "in performance": 0.0007596117793576098, "either the": 0.0001821381359596145, "a powerful solution": 0.0007069187243653962, "another wrapper": 0.000672434525056636, "control": -0.00010252802160576464, "data into the": 0.00045224311762919795, "for register": 0.0015805209571422214, "write commands": 0.0006135727277027077, "processes and": 0.00026767903441815994, "an average increase": 0.0014138374487307924, "application specific heterogeneous": 0.0006480621914731808, "and 1 c": 0.0005547272108491349, "ci the": 0.000579128002236945, "will reduce the": 0.0004266251678317711, "updated we can": 0.0007069187243653962, "case the": 0.0002223681622367313, "task of ordering": 0.0007069187243653962, "core typically": 0.000672434525056636, "processor executed approximately": 0.0007069187243653962, "separated into a": 0.0012272496185032344, "technique that we": 0.0005202487233732743, "time constraint of": 0.0005891851332712312, "behavioral vhdl the": 0.0007069187243653962, "a deadline for": 0.0006480621914731808, "for analyzing whether": 0.0007069187243653962, "any bus": 0.0012271454554054154, "s into the": 0.0011404472786730653, "time constraint on": 0.0006480621914731808, "experiments demonstrating the": 0.0007069187243653962, "an identical": 0.00038576873972901294, "time constraint or": 0.0007069187243653962, "these two wrapper": 0.0007069187243653962, "particular core": 0.000672434525056636, "schedule exists": 0.0004611884233198302, "classify common": 0.000672434525056636, "as desired 4": 0.0007069187243653962, "attributes described earlier": 0.0007069187243653962, "pvci s general": 0.0007069187243653962, "will use": 0.0009123333637929195, "to evaluate": 0.0006197791472346114, "by capturing": 0.0005202045671414484, "gate capacities and": 0.0007069187243653962, "registers a b": 0.0012272496185032344, "design complexity due": 0.0007069187243653962, "adding real": 0.000672434525056636, "not need": 0.0004022692953039372, "in adjust we": 0.0007069187243653962, "converting": 0.00022201452283183916, "features induced": 0.0006135727277027077, "scheduling above": 0.0006135727277027077, "to the synchronous": 0.0005891851332712312, "both of": 0.00018683218815686281, "5 one": 0.00038576873972901294, "utilization bound for": 0.0018408744277548514, "registers get updated": 0.0007069187243653962, "the prefetch heuristic": 0.0007069187243653962, "and fifo": 0.0022187205129905476, "in spirit to": 0.00038482102816408476, "to overcome": 0.000247355193419503, "thus we have": 0.00027732489688782385, "smaller access time": 0.0007069187243653962, "consumption 6": 0.0011093602564952738, "consumption 7": 0.000672434525056636, "representing the": 0.00018752000073149252, "assume that the": 0.00015099363928292565, "a method": 0.00031299784241227825, "cores and we": 0.0007069187243653962, "method for analyzing": 0.0005302669797606055, "small to": 0.0006848142315655059, "mode": 0.0001305355490102601, "and power our": 0.0007069187243653962, "modi": 0.0007441619430773686, "takes to": 0.0003460819422768392, "vsia the": 0.000672434525056636, "on registers": 0.0005357099651292578, "only register note": 0.0007069187243653962, "we have demon": 0.0007069187243653962, "it again b": 0.0007069187243653962, "md0 and": 0.000672434525056636, "wrapper namely go0": 0.0007069187243653962, "this deadline": 0.000672434525056636, "updated to": 0.0007078563871036702, "to minimize the": 0.0002377931097568529, "ties up the": 0.0006480621914731808, "is interesting to": 0.0005918183989452279, "the register model": 0.0007069187243653962, "dma and application": 0.0007069187243653962, "to a read": 0.0005547272108491349, "is initiated on": 0.0014138374487307924, "the expense of": 0.0005918183989452279, "only 1 4k": 0.0007069187243653962, "of prefetching to": 0.0014138374487307924, "that optimize": 0.0005357099651292578, "transitions as possible": 0.0007069187243653962, "schedulable if all": 0.0007069187243653962, "of updates and": 0.0005891851332712312, "chip capacities": 0.000672434525056636, "was idle however": 0.0007069187243653962, "viable solution": 0.0005070901677208704, "also interfaces": 0.0006135727277027077, "four registers is": 0.0007069187243653962, "ect": 0.0002579968577910336, "indicate the highest": 0.0006480621914731808, "rdata": 0.0006135206549939151, "domain and then": 0.0005416219901074968, "may exist some": 0.0007069187243653962, "we will also": 0.0003270615423782733, "g if": 0.00023552035834307935, "prefetched status": 0.0020173035751699085, "heap or priority": 0.0007069187243653962, "keep": 0.0003320722079197099, "to a performance": 0.0006136248092516172, "assume we": 0.0003406257470198641, "model resulting": 0.000672434525056636, "initiated on": 0.0012271454554054154, "for a xed": 0.00048264208165825804, "are employed": 0.00034797867446933594, "fails the test": 0.0005891851332712312, "of a static": 0.00045224311762919795, "a valid address": 0.0007069187243653962, "the following three": 0.00028906281151128014, "utilization of 86": 0.0007069187243653962, "ag bit": 0.000672434525056636, "internals this": 0.000672434525056636, "to better prefetch": 0.0007069187243653962, "for a large": 0.0003025490330027367, "pfu that reads": 0.0007069187243653962, "respond immediately by": 0.0007069187243653962, "interface behavior inlined": 0.0007069187243653962, "its features": 0.0005070901677208704, "of each": 0.00012071570504091302, "data will": 0.000369621086878962, "made to": 0.00022448608536843864, "at a": 0.0005764887348053909, "can see": 0.0016610367093262404, "access to processor": 0.0007069187243653962, "write to the": 0.001864399622663843, "d0 since d": 0.0007069187243653962, "interface based": 0.000579128002236945, "updating": 0.00014769547921568877, "cores since they": 0.0007069187243653962, "tolerated we wish": 0.0007069187243653962, "de ned a": 0.0007069187243653962, "even though go": 0.0007069187243653962, "need some method": 0.0007069187243653962, "bias register in": 0.0007069187243653962, "carries out": 0.0004019859487688419, "providing": 0.00026109924044398454, "11 one image": 0.0007069187243653962, "based on": 5.4079699723069744e-05, "core3 4 4": 0.0007069187243653962, "need": -0.003602467553596479, "constrained": 0.00010164671062652472, "prefetching methodology the": 0.0007069187243653962, "to our": 0.0005315665101481767, "g to convert": 0.0007069187243653962, "this transition thus": 0.0006480621914731808, "able": -0.0001503808962017661, "look at the": 0.00029242126179120694, "extra power comes": 0.0007069187243653962, "instructions per": 0.0004219690304817812, "model we have": 0.0004148160397587865, "and a major": 0.0007069187243653962, "roadmap for semiconductors": 0.0006480621914731808, "the heap thus": 0.0006480621914731808, "although these": 0.0003245493048622387, "data register will": 0.0007069187243653962, "time constraint this": 0.0007069187243653962, "when we use": 0.0004176199750299741, "connected": 0.00012573787351256648, "into consideration using": 0.0007069187243653962, "on whether": 0.0002512137382726131, "this mapping we": 0.0006136248092516172, "there are two": 0.00017860403652238414, "external dependencies updates": 0.0007069187243653962, "issues that": 0.0003202454296148879, "was approximately": 0.000448043053531884, "the speci": 0.0004856981143768762, "bound a all": 0.0007069187243653962, "year 1999 year": 0.0006480621914731808, "inventra core": 0.000672434525056636, "this paper we": 0.00020913688822104805, "major cycle is": 0.0007069187243653962, "mapping of": 0.0002802466067123141, "must be completed": 0.0005416219901074968, "25 therefore for": 0.0007069187243653962, "a technique": 0.0008424305921813042, "penalties for example": 0.0007069187243653962, "a direct": 0.0001885601791258172, "the impact on": 0.0004176199750299741, "old that": 0.000579128002236945, "employed": 0.00011726822651838786, "a prefetching": 0.0015606137014243454, "using synopsys design": 0.0014138374487307924, "these registers are": 0.0007069187243653962, "enables elimination": 0.000672434525056636, "energy is a": 0.0005891851332712312, "contention as described": 0.0007069187243653962, "overall": 0.00012261321541193922, "larger examples": 0.0006135727277027077, "interface is": 0.0003460819422768392, "next data": 0.0004957258239155829, "words the": 0.00021234989527898492, "the input data": 0.00038289275159297597, "128": 0.00016713086893236178, "number of bytes": 0.00041210047264652596, "guration registers many": 0.0007069187243653962, "size r interface": 0.0007069187243653962, "top size in": 0.0014138374487307924, "stat a b": 0.0007069187243653962, "that size and": 0.0006136248092516172, "annotate each": 0.0006135727277027077, "by an": 0.0001832254161840472, "update dependencies our": 0.0007069187243653962, "we intentionally did": 0.0007069187243653962, "heap or": 0.0005357099651292578, "the input": 0.00013139449062379816, "write data": 0.0004611884233198302, "prefetch md if": 0.0007069187243653962, "well there": 0.0005202045671414484, "to about": 0.0003460819422768392, "francky catthoor dimitrios": 0.0007069187243653962, "computer": -0.0002888062131858649, "a custom bus": 0.0006480621914731808, "usefulness": 0.001017523242297535, "energy penalties": 0.000672434525056636, "on bus": 0.0005202045671414484, "more typical": 0.0004611884233198302, "be handled": 0.00025592487495150403, "to the bw": 0.002120756173096188, "without an associated": 0.0007069187243653962, "also be present": 0.0006480621914731808, "d0 whenever": 0.000672434525056636, "written": 1.082466586638176e-05, "separation can": 0.0005546801282476369, "neither": 8.027665596127838e-05, "these cores with": 0.0007069187243653962, "two from the": 0.0012961243829463615, "a processor register": 0.0006480621914731808, "catthoor dimitrios": 0.000672434525056636, "only simple internal": 0.0007069187243653962, "this outputting": 0.000672434525056636, "describe three": 0.0004421563531523868, "cases a core": 0.0007069187243653962, "a block of": 0.0008088639267289899, "time less than": 0.00048264208165825804, "based communication": 0.0004856981143768762, "for the internal": 0.0004957679023320091, "must pass through": 0.0004957679023320091, "with our real": 0.0014138374487307924, "prefetch registers more": 0.0007069187243653962, "additional cycles may": 0.0007069187243653962, "each register prefetch": 0.0007069187243653962, "penalty in order": 0.0007069187243653962, "the core3": 0.000672434525056636, "the core2": 0.000672434525056636, "the core1": 0.000672434525056636, "during our investigation": 0.0007069187243653962, "the microprocessor the": 0.0006480621914731808, "synthesis as": 0.0005546801282476369, "can create a": 0.0013567293528875938, "of 10 10": 0.0006136248092516172, "vhdl the": 0.0011093602564952738, "of 0 will": 0.0006480621914731808, "see that in": 0.0007947786739505883, "maximize": 0.0003022680117920513, "use a transition": 0.0006480621914731808, "set util and": 0.0007069187243653962, "addition": -0.0004883982367505521, "a time we": 0.00048264208165825804, "re ned adjust": 0.0007069187243653962, "data fur": 0.000672434525056636, "maximum rate at": 0.0011783702665424623, "in particular": 6.742203535088897e-05, "the cores": 0.0030678636385135386, "applied to": 8.585986349333558e-05, "arcs will be": 0.0006480621914731808, "and core2 pass": 0.0007069187243653962, "maintained in": 0.0003406257470198641, "diagrams for": 0.000896086107063768, "not however dependent": 0.0006480621914731808, "heuristics and is": 0.0007069187243653962, "internal behavior": 0.006135727277027077, "times per": 0.0009087277760369609, "requirements 6 3": 0.0006480621914731808, "a block structured": 0.0006480621914731808, "above we": 0.00020473685558651097, "the system depending": 0.0007069187243653962, "wrapper without prefetching": 0.0028276748974615847, "the rate monotonic": 0.0005112849157933141, "pf microwatts power": 0.0007069187243653962, "was equal": 0.0010714199302585155, "for our test": 0.0010832439802149936, "another wrapper in": 0.0007069187243653962, "register constraints are": 0.0007069187243653962, "over the ocb": 0.0028276748974615847, "for reading": 0.0008039718975376838, "able to": 0.00039230218042667005, "write ties": 0.000672434525056636, "consists of several": 0.0004266251678317711, "however the": 0.000372094570273361, "repeat the process": 0.0005031742002451167, "varied to": 0.0005070901677208704, "peripheral bus we": 0.0007069187243653962, "bw thus": 0.000672434525056636, "0 means": 0.0004767247579075345, "logic needed to": 0.0007069187243653962, "to add all": 0.0006480621914731808, "of one frame": 0.0006136248092516172, "rather rare": 0.000672434525056636, "step in our": 0.0004176199750299741, "transaction": 0.0002322176931230507, "this test all": 0.0006136248092516172, "roughly the same": 0.00038881119688612825, "i": -0.007715573627715097, "modeled": 0.00020676524472848891, "a hit": 0.0007837919402348903, "fact that this": 0.0004366847692560899, "execution the": 0.0002829810257171451, "226 lines of": 0.0007069187243653962, "is therefore equal": 0.0007069187243653962, "dimitrios": 0.00044800502900048015, "as a random": 0.000456617617534367, "accurate": 5.6896089529497685e-05, "we either read": 0.0007069187243653962, "sources": 0.00013266543307566538, "that is read": 0.0012961243829463615, "bound for a": 0.0005112849157933141, "data is necessarily": 0.0007069187243653962, "register transfer vhdl": 0.0007069187243653962, "ordering the": 0.0003275391511154216, "not be modeled": 0.0006480621914731808, "lowest priority for": 0.0007069187243653962, "constrained systems where": 0.0007069187243653962, "would again expect": 0.0007069187243653962, "test failed for": 0.0006480621914731808, "line just": 0.0006135727277027077, "in some common": 0.0006136248092516172, "we compare the": 0.0002820843595783417, "bus wrapper namely": 0.0007069187243653962, "9 adjust register": 0.0007069187243653962, "acceptable amount": 0.0005546801282476369, "dma and": 0.0006135727277027077, "we again refer": 0.0006480621914731808, "prefetching for": 0.006549715583015611, "register d and": 0.0007069187243653962, "same size increase": 0.0007069187243653962, "more wires fifteen": 0.0007069187243653962, "ocb for": 0.000672434525056636, "satisfying the power": 0.0007069187243653962, "refer to such": 0.0004331990737834623, "every period pi": 0.0007069187243653962, "of register writes": 0.0007069187243653962, "is only updated": 0.0005891851332712312, "order to satisfy": 0.0004205182715313984, "the high": 0.00018412464198320504, "initiated over the": 0.0014138374487307924, "cycles to": 0.0006884506384228268, "wrapper version was": 0.0007069187243653962, "core2 situation the": 0.0007069187243653962, "bus wrapper as": 0.0014138374487307924, "would be": 0.0003743200256543636, "data which": 0.00031748781095506073, "from custom hw": 0.0012961243829463615, "have been interested": 0.0006136248092516172, "and simply uses": 0.0007069187243653962, "be used": 0.00026405430609760863, "addr and then": 0.0014138374487307924, "with a two": 0.0004957679023320091, "ns top size": 0.0014138374487307924, "read may": 0.001344869050113272, "to different": 0.00021916867986014713, "had only": 0.0004957258239155829, "a method for": 0.0005277322571286998, "scheduling is the": 0.0005702236393365326, "transitions figure shows": 0.0007069187243653962, "is accessed through": 0.0011783702665424623, "prefetching according": 0.000672434525056636, "hours excluding synthesis": 0.0007069187243653962, "primarily from the": 0.0007069187243653962, "will likely": 0.00041341247084872307, "internals and a": 0.0007069187243653962, "recognized": 0.00018715965082598542, "3 retargeting": 0.000672434525056636, "while a miss": 0.0007069187243653962, "in the sense": 0.0004007362435877073, "thermore": 0.00028967544090455146, "successfully re ned": 0.0007069187243653962, "is updated": 0.00293841141314802, "c task": 0.0005546801282476369, "a with": 0.00023116743487042283, "protocol to": 0.00031350521757092455, "both core1": 0.000672434525056636, "and status register": 0.0007069187243653962, "information after analyzing": 0.0007069187243653962, "writes to core": 0.0007069187243653962, "interference of": 0.0004686044148164043, "at either": 0.0004219690304817812, "system level": 0.0006921638845536784, "noticed": 0.0004401913422357753, "there may": 0.00022349762247661785, "set the age": 0.0007069187243653962, "and 253": 0.000672434525056636, "technique for automatically": 0.0005891851332712312, "capturing the": 0.0007037996085100637, "of n independent": 0.0004957679023320091, "ensure that": 0.0007507710883034694, "c an induced": 0.0007069187243653962, "problem of": 9.03179521810338e-05, "hierarchical": 0.0001191979802267022, "random transi": 0.000672434525056636, "studied problem": 0.0005070901677208704, "and prefetching technique": 0.0007069187243653962, "constraints the technique": 0.0007069187243653962, "dma": 0.0007545766131144236, "4 2 heuristics": 0.0007069187243653962, "converter": 0.0010875505448913756, "a trivial one": 0.0006480621914731808, "wrapper must": 0.001344869050113272, "cells": 0.00018854417639483818, "read as compared": 0.0007069187243653962, "real time prefetching": 0.013431455762942525, "second we need": 0.0006136248092516172, "in any": 0.00012516405277908873, "bw and an": 0.0007069187243653962, "module can keep": 0.0007069187243653962, "bw w o": 0.0028276748974615847, "noting that our": 0.0006136248092516172, "over 10": 0.0004219690304817812, "ag noti": 0.002689738100226544, "type of a": 0.0008242009452930519, "to accompany this": 0.0007069187243653962, "single on chip": 0.0007069187243653962, "for each register": 0.0006136248092516172, "only see": 0.0004686044148164043, "fifo and lose": 0.0007069187243653962, "unlikely the vsia": 0.0007069187243653962, "spirit to": 0.00034991731919541044, "3 core3": 0.000672434525056636, "interface and": 0.0009405156527127738, "6 designer": 0.000672434525056636, "work a": 0.00033384012697862663, "only prefetches registers": 0.0007069187243653962, "in providing an": 0.0007069187243653962, "indicate whether": 0.00039189597011744516, "an increase": 0.0013229909946556328, "core examples another": 0.0007069187243653962, "bus master in": 0.0007069187243653962, "contains information": 0.00038286025348131466, "the overall overhead": 0.0005891851332712312, "two kinds of": 0.0003448691143695172, "list if any": 0.0007069187243653962, "different resulted in": 0.0007069187243653962, "to eliminate some": 0.0006136248092516172, "can yield": 0.0003560047002145784, "these cores have": 0.0007069187243653962, "pipelined the": 0.0005357099651292578, "bus wrappers amounts": 0.0007069187243653962, "the digital camera": 0.0028276748974615847, "not need to": 0.00026188351717513835, "their exponential": 0.0005546801282476369, "vci is": 0.0018407181831081232, "register wr in": 0.0007069187243653962, "portion": 9.992963282529317e-05, "be read from": 0.0004660999056659608, "registers found": 0.0006135727277027077, "small and": 0.000231700939198696, "core2 there": 0.000672434525056636, "prefetching works well": 0.0007069187243653962, "of bus wrappers": 0.002120756173096188, "the most": 0.00020701692186881094, "register heap will": 0.0007069187243653962, "dynamic": 1.9208026784365415e-05, "prefetching performance": 0.0005546801282476369, "easily explained by": 0.0007069187243653962, "illustrates the timing": 0.0007069187243653962, "tions tokens": 0.000672434525056636, "control is": 0.00030845737389471645, "consumer ics": 0.000672434525056636, "not change until": 0.0007069187243653962, "internals representing": 0.000672434525056636, "some random transitions": 0.0007069187243653962, "a write request": 0.001560746170119823, "roadmap for": 0.000579128002236945, "dependencies among registers": 0.0007069187243653962, "updated": 0.003078886147105165, "as examples": 0.0004019859487688419, "this outputting is": 0.0007069187243653962, "thus eliminating the": 0.0005702236393365326, "some arbitrary translation": 0.0007069187243653962, "accepted may": 0.0006135727277027077, "dynamic mechanism": 0.0006135727277027077, "updates": 0.0011484945790682256, "affect": 8.870537466488897e-05, "is two in": 0.0006480621914731808, "and restart": 0.0005070901677208704, "and acm transactions": 0.0006480621914731808, "execution would": 0.0005546801282476369, "nement for": 0.000672434525056636, "solution": -0.0001682199536977318, "this core": 0.0011093602564952738, "valid address for": 0.0007069187243653962, "later using": 0.0005546801282476369, "possible to eliminate": 0.0005112849157933141, "the operation of": 0.00034864973162358434, "read write access": 0.002120756173096188, "a read from": 0.0006136248092516172, "process with the": 0.00044808108451851775, "wrapper to a": 0.0007069187243653962, "independent read only": 0.0007069187243653962, "that can be": 0.0004317184496787843, "wrapper version shows": 0.0007069187243653962, "analyzed a digital": 0.0007069187243653962, "even": -0.0008356543446618089, "well as developers": 0.0006480621914731808, "i we can": 0.0003929940411322013, "ned": 0.0014500673931885006, "requests execution": 0.000672434525056636, "our model this": 0.0005547272108491349, "therefore real time": 0.0006480621914731808, "new": -0.0008880580913273566, "net": 0.0006057734417700482, "know that we": 0.0005202487233732743, "nes": 0.0008960100580009603, "s first we": 0.0005891851332712312, "in many": 0.00013704501826240393, "never": 3.801421149796676e-05, "require different prefetching": 0.0007069187243653962, "transition represents": 0.0005357099651292578, "improved bus": 0.009414083350792904, "energy j": 0.0006135727277027077, "energy w": 0.001344869050113272, "a very small": 0.0003539582358397183, "be assigned": 0.0002638437328650998, "generated by external": 0.0007069187243653962, "techniques during our": 0.0007069187243653962, "register into the": 0.0006136248092516172, "initial time": 0.00045436388801848047, "places an": 0.0005070901677208704, "may take the": 0.0005416219901074968, "content does not": 0.0006480621914731808, "line the wrapper": 0.0007069187243653962, "we noticed that": 0.0009321998113319216, "decompressor the two": 0.0007069187243653962, "heuristics for certain": 0.0007069187243653962, "and power by": 0.0007069187243653962, "repeat this process": 0.0004712664564041312, "overhead": 0.0015194613807428012, "scheduling we": 0.0004094330803335663, "type": -0.0004948220197853794, "minor cycles": 0.000672434525056636, "internals and for": 0.0007069187243653962, "tradeoff of": 0.0012271454554054154, "prefetch requires two": 0.0007069187243653962, "would expect a": 0.0005547272108491349, "deadline d rate": 0.0007069187243653962, "to a typical": 0.0005416219901074968, "just the register": 0.0007069187243653962, "impact of": 0.0010037106635146522, "and compared the": 0.0004660999056659608, "a prefetching schedule": 0.0014138374487307924, "impact on": 0.00042382296850025517, "the continued exponential": 0.0007069187243653962, "randomly by": 0.0011093602564952738, "peripheral bus representing": 0.0007069187243653962, "updated with": 0.00038286025348131466, "vahid fig": 0.001344869050113272, "large percentage": 0.00045436388801848047, "involve": 0.00018256072517494422, "a very": 0.00011575295239092478, "to minimize": 0.0004912872700733089, "them to use": 0.0005702236393365326, "assign priorities to": 0.0006136248092516172, "indicates the status": 0.0006136248092516172, "98 1 98": 0.0006480621914731808, "desired data": 0.0004957258239155829, "and size constraints": 0.0005891851332712312, "core test": 0.0006135727277027077, "to perform both": 0.0006136248092516172, "caused both an": 0.0007069187243653962, "1674 1904": 0.000672434525056636, "prefetch the data": 0.0006480621914731808, "when go is": 0.0007069187243653962, "how each register": 0.0006480621914731808, "to designing a": 0.0006136248092516172, "we applied": 0.00032165699786493746, "read latency experienced": 0.0007069187243653962, "petri net model": 0.0016248659703224902, "for bus wrappers": 0.0007069187243653962, "used when": 0.0009110374877117607, "registers we looked": 0.0007069187243653962, "are two cycles": 0.0007069187243653962, "is a write": 0.0014137993692123934, "priority queue": 0.00037211255199798987, "transition however": 0.0006135727277027077, "buses one bus": 0.0007069187243653962, "the prefetched": 0.0029141886862612573, "capture the above": 0.0007069187243653962, "use the": 0.0001797718666668824, "operations": -3.936614324105497e-06, "core internals at": 0.0007069187243653962, "core internals as": 0.0007069187243653962, "constraints therefore": 0.0005202045671414484, "register data into": 0.0007069187243653962, "that the interface": 0.0005031742002451167, "the three cores": 0.0035345936218269805, "write and sets": 0.0007069187243653962, "fifo": 0.0024484683632995255, "fact real": 0.000672434525056636, "to d0": 0.000672434525056636, "and was due": 0.0007069187243653962, "intensive one would": 0.0007069187243653962, "must wait while": 0.0007069187243653962, "better": -0.00011159925318867199, "mapped to the": 0.0003539582358397183, "overcome": 0.00015314423279347237, "to come with": 0.0007069187243653962, "to di": 0.00043664770553437406, "wrapper performance 13": 0.0007069187243653962, "gcd2": 0.004294644584957406, "gcd1": 0.004294644584957406, "used when only": 0.0006136248092516172, "dimitrios soudris": 0.0006135727277027077, "where bias is": 0.0007069187243653962, "source i e": 0.0005302669797606055, "we also provided": 0.0005702236393365326, "wrapper performance 17": 0.0007069187243653962, "bottleneck ieee": 0.000672434525056636, "write operations 6": 0.0007069187243653962, "and the major": 0.0006136248092516172, "constraint is": 0.000805396633617842, "the changes are": 0.00048264208165825804, "the maximum": 0.0002886700751517688, "8 summarizes energy": 0.0007069187243653962, "registers a typical": 0.0006480621914731808, "time and constructing": 0.0007069187243653962, "making it easier": 0.0005891851332712312, "ack asserted": 0.000672434525056636, "s prefetch registers": 0.0007069187243653962, "excluding synthesis": 0.000672434525056636, "dout": 0.0005546330536377543, "a proposed": 0.00039513023928555534, "and seek to": 0.0006136248092516172, "priority possible": 0.000672434525056636, "are therefore needed": 0.0007069187243653962, "the vci is": 0.002120756173096188, "analyzed a": 0.0004856981143768762, "constraints we": 0.0003072387186069415, "ifthe": 0.0006135206549939151, "networked": 0.0005499763407374951, "examples wherein": 0.000672434525056636, "content": 0.00014721217477621203, "given cost function": 0.0006136248092516172, "however this": 0.00015675996306190339, "assignment scheme deadline": 0.0007069187243653962, "analysis will provide": 0.0007069187243653962, "from one": 0.00016320833736467615, "corresponding utilization": 0.000672434525056636, "and the percentage": 0.0004712664564041312, "little": 8.434804576174551e-05, "transitions may": 0.0005202045671414484, "data registers for": 0.0006480621914731808, "strictly increase": 0.0012271454554054154, "e during": 0.0005070901677208704, "oriented communication": 0.0010714199302585155, "consumption when a": 0.0006136248092516172, "prefetch": 0.02029233464001131, "we can write": 0.00031139361112157753, "isa": 0.00033545972294413465, "we can ensure": 0.0004660999056659608, "is integrated": 0.00039189597011744516, "pre fetching": 0.0005546801282476369, "d rate monotonic": 0.0007069187243653962, "were obtained by": 0.00039738933697529413, "hours these times": 0.0007069187243653962, "environment at": 0.000448043053531884, "set of": 0.0001382440707799963, "synthesize": 0.0002820364796904391, "problem of real": 0.0005702236393365326, "bw without prefetching": 0.0007069187243653962, "evaluate performance power": 0.0007069187243653962, "and singly structured": 0.0056553497949231694, "done immediately while": 0.0007069187243653962, "behavior inlined": 0.000672434525056636, "core prefetching enables": 0.0007069187243653962, "the analog portion": 0.0007069187243653962, "dynamic scheduling technique": 0.0006480621914731808, "rather just the": 0.0007069187243653962, "results is the": 0.0005547272108491349, "2 heuristics we": 0.0007069187243653962, "prefetching to be": 0.0005891851332712312, "simultaneously write the": 0.0007069187243653962, "1 to indicate": 0.0006480621914731808, "reads and or": 0.0006480621914731808, "simple codec": 0.000672434525056636, "tokens": 0.0005433146268660839, "minor cycle and": 0.0007069187243653962, "graphics n": 0.001344869050113272, "the bus wrappers": 0.002120756173096188, "be prefetched the": 0.0007069187243653962, "the left": 0.00012907590182892922, "cation and": 0.0036414319699901387, "using equation": 0.00033384012697862663, "executed approximately 5000": 0.0007069187243653962, "compiler for": 0.00032907280142825543, "a priority": 0.0016301580835060793, "asserted continuously": 0.000672434525056636, "total of about": 0.0006136248092516172, "reading data": 0.0005546801282476369, "prefetch next": 0.000672434525056636, "given constraints": 0.0004856981143768762, "preprocessor and a": 0.0007069187243653962, "or a memory": 0.0005702236393365326, "at which the": 0.0005889956521651067, "updated to indicate": 0.0006480621914731808, "without a": 0.001086721481643705, "techniques from that": 0.0007069187243653962, "typical bus": 0.000672434525056636, "the wrapper then": 0.0007069187243653962, "2002 20 lysecky": 0.0007069187243653962, "pvci implementation": 0.000672434525056636, "cient schedule": 0.000672434525056636, "a rich set": 0.0005416219901074968, "where different registers": 0.0007069187243653962, "and structure": 0.0003460819422768392, "the device": 0.0003887781964450413, "the current model": 0.00048264208165825804, "process to": 0.00026088569755084053, "analysis techniques": 0.0010382458268305178, "instead we can": 0.0004889531170775863, "association year 1999": 0.0007069187243653962, "core internals assume": 0.0007069187243653962, "effort using the": 0.0006480621914731808, "prefetched data register": 0.0014138374487307924, "mechanism to": 0.0005814035982828612, "was as": 0.0004767247579075345, "the ccd": 0.0046818411042730355, "s into": 0.0007296845323424776, "roughly 1500 gates": 0.0007069187243653962, "represents data": 0.0005202045671414484, "no longer empty": 0.0007069187243653962, "the next rising": 0.0007069187243653962, "implemented the": 0.0008301705379364081, "accessed 256": 0.000672434525056636, "results as": 0.0002927392125988619, "although both schedules": 0.0007069187243653962, "more information": 0.0002802466067123141, "adjust we need": 0.0007069187243653962, "integrate": 0.00018854417639483818, "again requiring": 0.000672434525056636, "translating the": 0.00041341247084872307, "condition to represent": 0.0006480621914731808, "real time prefetch": 0.0007069187243653962, "comple": 0.0004611492831667861, "above": -0.0011739321319343126, "simulation times were": 0.0007069187243653962, "assignment and": 0.0003539281935518351, "version of a": 0.00036108134562629415, "most recent register": 0.0007069187243653962, "an example is": 0.0003539582358397183, "different registers": 0.0005546801282476369, "complete model of": 0.0011404472786730653, "age of": 0.0007969802902712409, "the left hand": 0.0002779064608344353, "gets updated as": 0.0007069187243653962, "copying the data": 0.0005891851332712312, "core represents a": 0.0007069187243653962, "update dependency based": 0.0007069187243653962, "further increased when": 0.0007069187243653962, "and constructing the": 0.0006136248092516172, "using these data": 0.0006136248092516172, "processors to ensure": 0.0006136248092516172, "them as": 0.0004897352355246699, "prefetch ing": 0.0010714199302585155, "ccd 1661 34556": 0.0007069187243653962, "core1 con": 0.000672434525056636, "transitions if": 0.0005070901677208704, "unit pfu": 0.000672434525056636, "transitions in": 0.0003406257470198641, "thermore without any": 0.0007069187243653962, "could not be": 0.0003221598938558112, "interface that does": 0.0007069187243653962, "internals module": 0.000672434525056636, "where the system": 0.0004957679023320091, "a given": 0.00012043733127847136, "size constraints": 0.001521270503162611, "and power for": 0.0007069187243653962, "p 279 291": 0.0006480621914731808, "easily interface a": 0.0007069187243653962, "restricting": 0.00018511620436134925, "provide a complete": 0.0004889531170775863, "required without prefetching": 0.0007069187243653962, "the increase in": 0.0006755266359344685, "pvci version used": 0.0007069187243653962, "numbers of registers": 0.0007069187243653962, "introduction to rapid": 0.0007069187243653962, "be part": 0.00034797867446933594, "o bw microwatts": 0.0007069187243653962, "arcs needed": 0.000672434525056636, "t prefetching": 0.000672434525056636, "the output": 0.00015623846157661328, "25 and 10": 0.0006480621914731808, "write data for": 0.0006480621914731808, "the effects of": 0.0004930792975280275, "dependencies among": 0.0004219690304817812, "adjustment in": 0.0005070901677208704, "and ii": 0.00024066520900874777, "two registers have": 0.0007069187243653962, "the bus however": 0.0006136248092516172, "registers stat bias": 0.0007069187243653962, "updated at least": 0.0006480621914731808, "three": -0.005567449855558194, "occurring register types": 0.0007069187243653962, "decreased energy consumption": 0.0014138374487307924, "from the bus": 0.0014138374487307924, "a block": 0.0006810056071417, "priority when we": 0.0007069187243653962, "brockmeyer bart": 0.000672434525056636, "schedule exists for": 0.0005891851332712312, "for cores with": 0.0007069187243653962, "unit will": 0.0010404091342828968, "a more general": 0.00028393512592043545, "structured although the": 0.0007069187243653962, "more advanced priority": 0.0007069187243653962, "request for": 0.0006581456028565109, "energy w bw": 0.0014138374487307924, "calculates the": 0.00033063350925548386, "constraint to": 0.0011319609869708776, "exception": 0.000130113699344036, "cores size w": 0.0007069187243653962, "pfu is": 0.0006135727277027077, "other than the": 0.0003131000677974835, "behavior as well": 0.0005702236393365326, "or between two": 0.0006136248092516172, "major cycles": 0.0006135727277027077, "system although the": 0.0006480621914731808, "our approach": 0.0002920493205854308, "the core architectures": 0.0007069187243653962, "independent read": 0.000672434525056636, "items": 0.0003584207451818712, "are copied to": 0.0005416219901074968, "creates new cache": 0.0007069187243653962, "in this model": 0.00033663283881962846, "rst attempt at": 0.0007069187243653962, "is": 0, "it": 0, "iv": 0.0003166503673575976, "ii": 0.0001377231899751184, "while providing checksum": 0.0007069187243653962, "example as core1": 0.0007069187243653962, "replacing the": 0.00026088569755084053, "example as core3": 0.0007069187243653962, "in": 0, "unit using": 0.0005357099651292578, "directly monitored": 0.001344869050113272, "wrapper as it": 0.0007069187243653962, "20k": 0.00047668429921637716, "if": -0.012756560233668349, "processor executed": 0.000672434525056636, "experimentation purposes only": 0.0007069187243653962, "noti cation with": 0.0007069187243653962, "19 fig": 0.000672434525056636, "for core2 could": 0.0007069187243653962, "is typically": 0.00023331934956033324, "involves developing prefetching": 0.0007069187243653962, "to easily": 0.00037211255199798987, "consumed by data": 0.0007069187243653962, "performance average": 0.0006135727277027077, "data from the": 0.0010273085404004063, "include induced update": 0.0007069187243653962, "pvci interface that": 0.0007069187243653962, "paradigm": 0.00016046389915655508, "left": -2.9822446476948877e-05, "a write the": 0.0011404472786730653, "just": -0.0001567993311359498, "in nity because": 0.0007069187243653962, "features include": 0.0004856981143768762, "and those using": 0.0006136248092516172, "good performance": 0.0005534470252909386, "the same priority": 0.0005202487233732743, "the continued increase": 0.0007069187243653962, "constraints for the": 0.00042351755343008213, "converter could": 0.0006135727277027077, "processes in our": 0.0005702236393365326, "computation time a": 0.0005891851332712312, "track of": 0.0004710407166861587, "them from table": 0.0007069187243653962, "updated from": 0.0004686044148164043, "embedded networking applications": 0.0007069187243653962, "figure 12 summarizes": 0.0028276748974615847, "due to its": 0.0003344144533757131, "c core3 fig": 0.0007069187243653962, "have failed the": 0.0005702236393365326, "us more information": 0.0006136248092516172, "dependency prefetching is": 0.0007069187243653962, "to the on": 0.0010404974467465486, "is true": 0.00015494478680865286, "writes the register": 0.0007069187243653962, "on a": 0.00021517836839285523, "reuse of cores": 0.0007069187243653962, "iv impact": 0.000672434525056636, "vci will": 0.000672434525056636, "assignment assigns a": 0.0007069187243653962, "wrapper performance 31": 0.0007069187243653962, "time util util": 0.0007069187243653962, "and transitions in": 0.0005702236393365326, "or devices that": 0.0007069187243653962, "need to classify": 0.0006480621914731808, "execution so the": 0.0006136248092516172, "have a complete": 0.0005416219901074968, "it is interesting": 0.0005742117400388862, "assigning an appropriate": 0.0007069187243653962, "the analog input": 0.0007069187243653962, "experimentation": 0.0002366199532186834, "will require more": 0.0006136248092516172, "singly structured register": 0.0007069187243653962, "ware software": 0.0006135727277027077, "we refer to": 0.0006410847638917503, "30 ns and": 0.0007069187243653962, "bus no": 0.0006135727277027077, "powerful solution to": 0.0007069187243653962, "a status register": 0.002454499237006469, "bus isa having": 0.0007069187243653962, "then register b": 0.0007069187243653962, "time at": 0.00026846554453928065, "in the bw": 0.0014138374487307924, "used heavily while": 0.0007069187243653962, "31 fig": 0.000672434525056636, "comparison real": 0.000672434525056636, "access time when": 0.0007069187243653962, "register set to": 0.0007069187243653962, "or write the": 0.0005891851332712312, "used to construct": 0.00033663283881962846, "md is": 0.0010404091342828968, "of cores we": 0.0007069187243653962, "systems scheduling algorithms": 0.0005547272108491349, "priority assigned by": 0.0014138374487307924, "transition represents an": 0.0007069187243653962, "for further details": 0.00041210047264652596, "all three": 0.002297846420870672, "md if": 0.001344869050113272, "unit was": 0.0011093602564952738, "power do": 0.000672434525056636, "contents are copied": 0.0007069187243653962, "simplicity however it": 0.0007069187243653962, "the register age": 0.004241512346192376, "consume more power": 0.0006480621914731808, "226": 0.0003174608663899284, "ve and": 0.0006135727277027077, "220": 0.0002767000276660375, "system to": 0.0001939212755356085, "builds": 0.00018924330810459874, "is added": 0.00020932053274281512, "replacing the random": 0.0007069187243653962, "pvci implementation synthesis": 0.0007069187243653962, "contrast a": 0.0004019859487688419, "requests to be": 0.0005547272108491349, "the initial time": 0.0005202487233732743, "schedule of": 0.0003442253192114134, "schedule 1 schedule": 0.0007069187243653962, "to one": 0.0001253671216274452, "pvci results": 0.000672434525056636, "figure 6 shows": 0.0002966232493541824, "code respectively note": 0.0007069187243653962, "6 update": 0.0005546801282476369, "the only": 9.193791901328574e-05, "model to eliminate": 0.0006480621914731808, "the idea": 0.00031456761250098957, "e g packet": 0.0006136248092516172, "does not since": 0.0007069187243653962, "the controller asserts": 0.0007069187243653962, "restricting the number": 0.0006136248092516172, "continued exponential growth": 0.0007069187243653962, "while processing a": 0.0006480621914731808, "prefetched data without": 0.0007069187243653962, "digital": 0.0013942378739102434, "prefetching approach": 0.000579128002236945, "a variety": 0.00017033781801784664, "chart in figure": 0.003681748855509703, "advanced priority": 0.000672434525056636, "eliminate this": 0.0004094330803335663, "transfers": 0.000668964537327388, "it thus handles": 0.0007069187243653962, "bus wrapper after": 0.0007069187243653962, "10 000 or": 0.0005891851332712312, "assume": -0.0007731371531519033, "we developed": 0.00028391102686035056, "memory all on": 0.0007069187243653962, "gates of": 0.00045436388801848047, "and external update": 0.0007069187243653962, "where each process": 0.0005702236393365326, "the version": 0.00031481307205431027, "refreshing the prefetch": 0.0007069187243653962, "6 illustrates the": 0.0004957679023320091, "gates or": 0.0004856981143768762, "reg ister": 0.0006135727277027077, "will be executed": 0.00042984929396413043, "expense of size": 0.0007069187243653962, "only although": 0.000579128002236945, "for total": 0.0004686044148164043, "ccd 1661": 0.000672434525056636, "technique": -0.0005575965637759245, "that the prefetch": 0.0005891851332712312, "complete its execution": 0.0006480621914731808, "finally": -0.0004149284965857716, "a strobe": 0.0006135727277027077, "stat register": 0.000672434525056636, "internals respond": 0.000672434525056636, "the wrapper so": 0.0007069187243653962, "that can appear": 0.0005416219901074968, "explained by": 0.000323091367320516, "our approach can": 0.0004148160397587865, "can immediately": 0.00041758452943711804, "registers that can": 0.0011404472786730653, "metrics power and": 0.0007069187243653962, "infeasible ideally": 0.000672434525056636, "execute ri d": 0.0007069187243653962, "din": 0.0005546330536377543, "although both registers": 0.0007069187243653962, "since a bus": 0.0007069187243653962, "did": 0.0002144800679614437, "and then placing": 0.0007069187243653962, "one image frame": 0.0007069187243653962, "summarizes performance": 0.001344869050113272, "from the internals": 0.0014138374487307924, "bridge with": 0.0006135727277027077, "may include optimizing": 0.0007069187243653962, "transaction acm": 0.000672434525056636, "capture one": 0.000672434525056636, "that if the": 0.0002256712107478832, "the core has": 0.0012961243829463615, "comes from having": 0.0006480621914731808, "will again": 0.000448043053531884, "chips gate capacities": 0.0007069187243653962, "transitions therefore": 0.0006135727277027077, "on addr": 0.000672434525056636, "technique called": 0.0003746774589525639, "have demon": 0.000672434525056636, "developing prefetching": 0.001344869050113272, "ports to internal": 0.0007069187243653962, "is reported": 0.00033063350925548386, "period of": 0.000243043817921717, "placing data": 0.001344869050113272, "sions when": 0.000672434525056636, "still a slight": 0.0007069187243653962, "1999 year international": 0.0007069187243653962, "which write": 0.0005546801282476369, "our extended approach": 0.0007069187243653962, "data to": 0.0004264650524488397, "responds by": 0.0010404091342828968, "by a": 4.432297715481132e-05, "on response": 0.0005546801282476369, "on a lower": 0.0005547272108491349, "power and energy": 0.0019441865744195422, "ri is the": 0.0006480621914731808, "thus improves the": 0.0006480621914731808, "wait": 0.00030730432326136684, "processor computation because": 0.0007069187243653962, "be executed": 0.00044406673273256843, "average increase in": 0.0019441865744195422, "instruction caches": 0.00043664770553437406, "schedulability test will": 0.0007069187243653962, "is to minimize": 0.00033663283881962846, "two in which": 0.0007069187243653962, "1 controller the": 0.0007069187243653962, "still need a": 0.0006136248092516172, "bridge from": 0.000579128002236945, "m processors to": 0.0006136248092516172, "have put": 0.0005070901677208704, "to maximize hits": 0.0007069187243653962, "s every": 0.0004767247579075345, "in the status": 0.0014138374487307924, "registers and": 0.001027221347348259, "register or": 0.0009914516478311658, "fact we can": 0.0004148160397587865, "may require extra": 0.0005891851332712312, "a con an": 0.0007069187243653962, "to also": 0.0007037996085100637, "in register transfer": 0.0012961243829463615, "register of": 0.0004767247579075345, "a microprocessor over": 0.0007069187243653962, "behavior 26": 0.000672434525056636, "priority likewise": 0.000672434525056636, "same as the": 0.00023741395870567709, "read request which": 0.0007069187243653962, "four possible bus": 0.0007069187243653962, "6 a showing": 0.0007069187243653962, "bias a": 0.0005546801282476369, "acceptable": 0.0007811260096306789, "some computation on": 0.0006480621914731808, "the non pvci": 0.0035345936218269805, "it did not": 0.00048264208165825804, "and the register": 0.0005202487233732743, "some requirement": 0.000672434525056636, "the following description": 0.0005302669797606055, "effort": 0.00012076113844518977, "by the deadline": 0.0005891851332712312, "capturing": 0.0006279083043645543, "camera performance reads": 0.0007069187243653962, "only access no": 0.0028276748974615847, "cores can reduce": 0.0007069187243653962, "of periodic": 0.0003648422661712388, "a process in": 0.00044808108451851775, "bw w prefetching": 0.0007069187243653962, "process periods register": 0.0007069187243653962, "predict": 0.00014388172382997423, "4 1 architecture": 0.0005891851332712312, "we do not": 0.0001483680871581931, "gates would be": 0.0007069187243653962, "after it": 0.0003048500495568675, "used we": 0.00029482358137190243, "to gain": 0.0002829810257171451, "a process is": 0.00038881119688612825, "thanailakis a": 0.000672434525056636, "all write requests": 0.0007069187243653962, "appropriate prefetch register": 0.0007069187243653962, "a lower": 0.00015702159033712703, "size of each": 0.00034994702103050045, "with since they": 0.0007069187243653962, "inputs": 0.0002217901609361282, "designer": 0.0005940568766512253, "updated thus": 0.000672434525056636, "features are volatile": 0.0007069187243653962, "in nity": 0.0004957258239155829, "and stat": 0.001344869050113272, "designed": 9.808726740434796e-05, "if this is": 0.00030889352554130294, "given that peripheral": 0.0007069187243653962, "grow": 0.00016430527693054418, "clearly we used": 0.0007069187243653962, "needed in order": 0.00040443196336449497, "a single": 0.00022006561121547407, "consumption must": 0.0006135727277027077, "incoming arcs": 0.0005546801282476369, "the response time": 0.0004205182715313984, "and miss": 0.0004686044148164043, "has a speci": 0.0007069187243653962, "as soft cores": 0.0007069187243653962, "is modi ed": 0.0006136248092516172, "our initial": 0.00031614040175245803, "consumption due": 0.0004767247579075345, "because it": 0.00013289162753704416, "one of these": 0.0002530021760244413, "a singly": 0.0005070901677208704, "in the three": 0.0004069131714593598, "ag stored in": 0.0007069187243653962, "cycle after": 0.0005202045671414484, "version this": 0.000448043053531884, "entity": 0.0002322176931230507, "basic prefetching 4": 0.0007069187243653962, "constraint must be": 0.0007069187243653962, "based on four": 0.0005702236393365326, "same three cores": 0.0007069187243653962, "will be added": 0.0009915358046640181, "core1 b": 0.000672434525056636, "further analysis however": 0.0007069187243653962, "priority processes execute": 0.0007069187243653962, "now have a": 0.0005302669797606055, "while energy": 0.000672434525056636, "a typical core": 0.0007069187243653962, "main": -0.00013168783780107931, "mapping and then": 0.0007069187243653962, "will next schedule": 0.0007069187243653962, "limited to": 0.0002201143517893456, "the two versions": 0.0004889531170775863, "such reuse": 0.0006135727277027077, "line to indicate": 0.0007069187243653962, "is very": 0.00011237922697697078, "use the cyclic": 0.0007069187243653962, "miss it is": 0.0007069187243653962, "vahid order the": 0.0007069187243653962, "over the core": 0.0014138374487307924, "transfers similar in": 0.0007069187243653962, "technique for": 0.0003303191561798189, "so the size": 0.0005702236393365326, "each such register": 0.0007069187243653962, "can still incorporate": 0.0007069187243653962, "copying a core": 0.0007069187243653962, "core1 2": 0.000672434525056636, "implemented as one": 0.0005891851332712312, "scheduling and": 0.00029171477350266344, "either a": 0.00019319039267836992, "approach of this": 0.0005202487233732743, "by the core": 0.0017675553998136933, "we implemented cores": 0.0007069187243653962, "were unusually": 0.000672434525056636, "an increase in": 0.0012700590403777357, "gurable settings controlled": 0.0007069187243653962, "we should ensure": 0.0005891851332712312, "s internal": 0.006263767941556771, "md to 0": 0.0007069187243653962, "multiprogramming": 0.00034605257098410593, "on response time": 0.0007069187243653962, "interference": 0.00041522393510315213, "the ocb we": 0.0007069187243653962, "the internals assert": 0.0007069187243653962, "requirements 6": 0.0005202045671414484, "or xed rate": 0.0007069187243653962, "bound for": 0.000599884750107726, "and simulation times": 0.0007069187243653962, "dominate": 0.0002400593359306765, "their programming languages": 0.0007069187243653962, "earlier": 5.3328888626569317e-05, "example throughout": 0.0005070901677208704, "for core1 both": 0.0007069187243653962, "set of processes": 0.00045224311762919795, "each register": 0.002652938118914321, "pf time response": 0.0014138374487307924, "decrease energy consumption": 0.0014138374487307924, "on the next": 0.0004069131714593598, "this control": 0.00043664770553437406, "on digital camera": 0.0014138374487307924, "fast output any": 0.0007069187243653962, "uses a multiplexed": 0.0007069187243653962, "able to better": 0.0006480621914731808, "that is": 0.0001163769858350485, "erik brockmeyer bart": 0.0007069187243653962, "that it": 4.519841250972818e-05, "is read by": 0.0005031742002451167, "prefetches to satisfy": 0.0007069187243653962, "during which the": 0.001261554814594195, "the problem could": 0.0005416219901074968, "this register set": 0.0007069187243653962, "that if": 0.00025757959048000676, "carry": 0.000130113699344036, "fifo figure": 0.0006135727277027077, "that in": 0.00025998518560513224, "general register update": 0.0007069187243653962, "possible by prefetching": 0.0007069187243653962, "date as possible": 0.0019441865744195422, "of a read": 0.0009652841633165161, "when two": 0.0002897000271752105, "equal to its": 0.0004612275701174977, "a complete description": 0.0004176199750299741, "of features": 0.00031748781095506073, "cyclic executive approach": 0.002120756173096188, "read from": 0.0006193857121959813, "to read the": 0.000829632079517573, "was an": 0.001292365469282064, "accurately": 0.00026533086615133076, "the wrapper version": 0.0007069187243653962, "age will": 0.0012271454554054154, "languages interface": 0.000672434525056636, "the pfu unit": 0.0007069187243653962, "md and": 0.0011093602564952738, "see how": 0.0002741673386113152, "thus eliminate one": 0.0007069187243653962, "on overall performance": 0.0005416219901074968, "were": -0.0017127894896994957, "using a suite": 0.0006480621914731808, "above there": 0.0004094330803335663, "writes will always": 0.0007069187243653962, "model udpf the": 0.0007069187243653962, "petri nets 6": 0.0006480621914731808, "large number": 0.00016238222653746783, "implementations and": 0.00038286025348131466, "internals while the": 0.0007069187243653962, "bus perhaps": 0.000672434525056636, "will later": 0.00039513023928555534, "and consumed": 0.0005202045671414484, "small because": 0.0004265889579210741, "strobing rdy": 0.000672434525056636, "one entity for": 0.0007069187243653962, "channel": 0.00016828126084420734, "arcs we will": 0.0007069187243653962, "normal": 6.32938058257971e-05, "track": 0.00024707974216909645, "contains information regarding": 0.0007069187243653962, "small to begin": 0.0007069187243653962, "immediately by": 0.000448043053531884, "placing data on": 0.0014138374487307924, "arcs and consumed": 0.0007069187243653962, "a bridge": 0.00039849014513562047, "pfu is an": 0.0006480621914731808, "figure 8 summarizes": 0.002592248765892723, "output register do": 0.0014138374487307924, "technique to the": 0.00048264208165825804, "to analyze how": 0.0006136248092516172, "take highest priority": 0.0007069187243653962, "addition of prefetching": 0.0012961243829463615, "several minor": 0.0006135727277027077, "half of the": 0.00027732489688782385, "would be updated": 0.0005891851332712312, "a buffer register": 0.0007069187243653962, "of updates": 0.00039513023928555534, "have a large": 0.00038881119688612825, "we should": 0.00021823197749194054, "generates an interrupt": 0.0006480621914731808, "the utilization based": 0.0035345936218269805, "to the ccd": 0.0007069187243653962, "up to date": 0.0011603794657125818, "version the": 0.0003442253192114134, "desired 4 5": 0.0007069187243653962, "respectively note": 0.0003887781964450413, "which we will": 0.0003448691143695172, "results in all": 0.0005702236393365326, "then from": 0.0006120728513778816, "performance for the": 0.00038482102816408476, "that peripheral devices": 0.0007069187243653962, "process for the": 0.00041210047264652596, "our current": 0.000555183309183799, "on wrp": 0.001344869050113272, "time corresponds": 0.0005357099651292578, "have closer": 0.000672434525056636, "pvci wrapper to": 0.0007069187243653962, "conjunction": 0.0002636186081569256, "7 no 1": 0.011310699589846339, "to integrate": 0.0003060364256889408, "dependencies without providing": 0.0007069187243653962, "can reduce": 0.0005104743973376723, "builds the bw": 0.0007069187243653962, "of code respectively": 0.0006480621914731808, "dout and stat": 0.0007069187243653962, "data onto": 0.0005546801282476369, "requirement on": 0.00039189597011744516, "ma usa minas": 0.0007069187243653962, "co synthesis": 0.0010141803354417407, "overhead comes": 0.0005357099651292578, "occurs it must": 0.0007069187243653962, "reads and writes": 0.0013323352264398825, "to read them": 0.0007069187243653962, "based approach of": 0.0006136248092516172, "bw microwatts": 0.000672434525056636, "which would": 0.0002461032433373866, "14th acm great": 0.0005547272108491349, "cycles required for": 0.0011783702665424623, "represents an": 0.0002877290851352937, "status regis": 0.000672434525056636, "providing an": 0.0003746774589525639, "on average": 0.00023441356730604163, "reading": 0.0005736530044546001, "address for": 0.00039513023928555534, "three commonly": 0.000672434525056636, "register s must": 0.0007069187243653962, "these lines": 0.00036031175459629944, "can attribute a": 0.0007069187243653962, "computation therefore": 0.0005070901677208704, "86 0": 0.0004686044148164043, "prefetches on every": 0.0007069187243653962, "reported in equivalent": 0.0006480621914731808, "according": -8.566720783023328e-05, "by introducing": 0.00024184709288081852, "structure is completed": 0.0007069187243653962, "the structure": 0.00014156894006801823, "codec and": 0.0020173035751699085, "go is equal": 0.002120756173096188, "camera system 1": 0.0007069187243653962, "on four attributes": 0.0007069187243653962, "third chart": 0.001344869050113272, "was a simple": 0.0006136248092516172, "maintained": 0.00013095875841551282, "this by": 0.00023607856642819786, "with java interface": 0.0007069187243653962, "symposium on vlsi": 0.0004441117421466276, "ocb we need": 0.0007069187243653962, "approach is attractive": 0.0007069187243653962, "much smaller in": 0.0005302669797606055, "for example": 0.00017058991933653058, "encryption": 0.00029585897301085166, "a a a": 0.0020713643963082974, "describes whether the": 0.0006480621914731808, "by replacing the": 0.00036108134562629415, "prefetch registers its": 0.0007069187243653962, "is 75 7": 0.0007069187243653962, "bus an example": 0.0007069187243653962, "microprocessor over an": 0.0007069187243653962, "introduce a deadline": 0.0007069187243653962, "get updated in": 0.0007069187243653962, "describes how": 0.0006433139957298749, "proceedings of": 8.089498429781627e-05, "internals to the": 0.0014138374487307924, "list of": 0.0006280863613485081, "complex examples": 0.0005357099651292578, "refer the": 0.0002877290851352937, "those": -0.00026447332904125435, "is called prefetching": 0.0007069187243653962, "in the computation": 0.00030178661077068274, "given random": 0.0006135727277027077, "the performance improvements": 0.0005112849157933141, "are dependent": 0.00037211255199798987, "describe internal behavior": 0.0007069187243653962, "cores we implemented": 0.0007069187243653962, "and application specific": 0.0005702236393365326, "to maximize the": 0.000314839794155325, "complete model": 0.0009713962287537524, "set the corresponding": 0.0005547272108491349, "which consists": 0.0002767235126454693, "wrapper however": 0.0006135727277027077, "code respectively": 0.0005546801282476369, "middle": 0.0003032667686109664, "mapping the prefetching": 0.0007069187243653962, "at either a": 0.0007069187243653962, "1500 cycles": 0.000672434525056636, "this test": 0.00029482358137190243, "different": -0.001143572414907727, "to the internals": 0.0019441865744195422, "bw architecture has": 0.0007069187243653962, "system depending on": 0.0007069187243653962, "same": -0.003148988601616136, "also provided a": 0.0005547272108491349, "access on a": 0.0007069187243653962, "design from": 0.0004611884233198302, "versions using a": 0.0007069187243653962, "buffer is": 0.0006743352927110455, "take relative": 0.000672434525056636, "is integrated with": 0.0004957679023320091, "time thus the": 0.0004712664564041312, "section 3": 4.7848070397414494e-05, "gates per core": 0.0007069187243653962, "such a lack": 0.0007069187243653962, "as shown": 0.00045025845820018123, "take the": 0.0001767008592190185, "a read request": 0.001560746170119823, "also provided 8": 0.0007069187243653962, "write register": 0.0018407181831081232, "providing checksum information": 0.0007069187243653962, "performance size and": 0.0007069187243653962, "not need some": 0.0007069187243653962, "process period": 0.0006135727277027077, "by the": 1.8697362318576245e-05, "gates": 0.004279549458441713, "analyze our update": 0.0007069187243653962, "2002 fig 8": 0.0007069187243653962, "a codec": 0.001344869050113272, "needed 6 4": 0.0007069187243653962, "technique described above": 0.0006480621914731808, "s update type": 0.0007069187243653962, "metrics power": 0.000672434525056636, "smallest age": 0.001344869050113272, "from extra control": 0.0007069187243653962, "used to quickly": 0.0005547272108491349, "task of the": 0.00041210047264652596, "4": 0, "equation represents": 0.0005357099651292578, "constraints of four": 0.0007069187243653962, "the heuristics and": 0.0007069187243653962, "analogous to": 0.00021017677508873708, "the current number": 0.0004889531170775863, "and strobes rdy": 0.0007069187243653962, "we present a": 0.000195291282840627, "is to eliminate": 0.0004889531170775863, "keeping interface and": 0.0007069187243653962, "mod": 0.00017606377951986146, "provided while": 0.000672434525056636, "core2 pass": 0.000672434525056636, "large scale": 0.00019502731405885145, "prefetching was half": 0.0007069187243653962, "this assumes that": 0.0005202487233732743, "to classify": 0.00031885593250281763, "gates it is": 0.0006136248092516172, "write it": 0.0003800461140912572, "prefetching problem 5": 0.0007069187243653962, "write is": 0.0008439380609635623, "propose is called": 0.0007069187243653962, "resulting in less": 0.0006480621914731808, "among internal": 0.000672434525056636, "specified": 2.3017532258185612e-05, "000 gates or": 0.0007069187243653962, "keeping a": 0.00041758452943711804, "equal access": 0.0006135727277027077, "proceed to write": 0.0007069187243653962, "transition thus we": 0.0007069187243653962, "model for adjust": 0.0007069187243653962, "critical": 6.698639637665962e-05, "memory a common": 0.0007069187243653962, "be the next": 0.0004767652234671566, "any transition": 0.0004957258239155829, "decrease in energy": 0.0007069187243653962, "s both": 0.0005070901677208704, "was unlikely": 0.000672434525056636, "is a status": 0.0007069187243653962, "of our cores": 0.0014138374487307924, "the size of": 0.0004028178772508731, "we can use": 0.0004560919904701368, "come directly from": 0.0006480621914731808, "than a typical": 0.0006136248092516172, "core descriptions core": 0.0007069187243653962, "ccd and": 0.0030678636385135386, "for computer architecture": 0.0012961243829463615, "or of using": 0.0007069187243653962, "chip bus for": 0.0014138374487307924, "major cycles are": 0.0007069187243653962, "a a b": 0.00037558139545189475, "now analyze": 0.00041341247084872307, "with the highest": 0.0003436442297733957, "write access 3": 0.0007069187243653962, "while a": 0.0002436478710433039, "has fewer": 0.00038576873972901294, "two phase handshake": 0.0006480621914731808, "the camera system": 0.0014138374487307924, "to handle more": 0.0004889531170775863, "at how to": 0.0006480621914731808, "access 3": 0.000579128002236945, "5 the camera": 0.0007069187243653962, "2 although": 0.00039849014513562047, "priorities for core2": 0.0007069187243653962, "systems a": 0.00020271994428793397, "just by": 0.0004265889579210741, "wrappers did": 0.000672434525056636, "bw the": 0.0011093602564952738, "analyzed as described": 0.0007069187243653962, "of course": 0.00027364604990236306, "systems v": 0.00017922558311313818, "power consumed": 0.000953449515815069, "because they will": 0.0005416219901074968, "will further elaborate": 0.0007069187243653962, "purposes only": 0.0005357099651292578, "structure of": 0.00011518516333074441, "access b": 0.000579128002236945, "execution relative": 0.000672434525056636, "follows process a": 0.0007069187243653962, "time prefetch ing": 0.0007069187243653962, "test 8 is": 0.0007069187243653962, "for a prefetch": 0.0006480621914731808, "finally the computation": 0.0006136248092516172, "assignment burns": 0.001344869050113272, "fully supporting the": 0.0007069187243653962, "be updated whenever": 0.0007069187243653962, "architecture to our": 0.0007069187243653962, "start to completion": 0.0007069187243653962, "idea being": 0.000579128002236945, "the technique benefits": 0.0007069187243653962, "the age constraint": 0.0007069187243653962, "control is replaced": 0.0007069187243653962, "bus leads": 0.000672434525056636, "for core based": 0.0012961243829463615, "course result in": 0.0006480621914731808, "stat we": 0.0006135727277027077, "reading a 60": 0.0007069187243653962, "restart the": 0.00043147123976246704, "register typically": 0.000672434525056636, "wrapper no": 0.001344869050113272, "a cost bus": 0.0007069187243653962, "necessary to": 0.0001280353075746172, "as illustrated": 0.0002492647487856658, "registers of all": 0.0007069187243653962, "writes come": 0.000672434525056636, "starting": 9.604013392182708e-06, "powerful solution": 0.000672434525056636, "represent": -6.155060447965468e-05, "greater percentage": 0.0012271454554054154, "t t c": 0.0006136248092516172, "based design the": 0.0006480621914731808, "indicate the": 0.0004710407166861587, "unidirectional buses": 0.000672434525056636, "failed for core3": 0.0007069187243653962, "miss means": 0.0006135727277027077, "20 finally for": 0.0007069187243653962, "constraint because it": 0.0007069187243653962, "while other higher": 0.0007069187243653962, "entity for each": 0.0007069187243653962, "200 mhz": 0.0004856981143768762, "any further": 0.0003442253192114134, "ag stored": 0.000672434525056636, "the pvci standard": 0.0007069187243653962, "cycles compared": 0.0006135727277027077, "but the data": 0.0006480621914731808, "dependency model can": 0.0007069187243653962, "when the bus": 0.0006480621914731808, "lines of code": 0.0004205182715313984, "fifo core": 0.000672434525056636, "updates and simply": 0.0007069187243653962, "is no": 6.315830001359575e-05, "4 response time": 0.0006480621914731808, "ed them to": 0.0007069187243653962, "straightforward": 5.8124068837343514e-05, "arcs and": 0.0012059578463065258, "util": 0.0017920201160019206, "directly update": 0.000672434525056636, "isa having": 0.000672434525056636, "to solve": 0.00026578325507408833, "bottleneck": 0.0001987849009969962, "ensures that": 0.00018683218815686281, "frame we created": 0.0007069187243653962, "bus wrapper is": 0.0007069187243653962, "either a random": 0.0006480621914731808, "retargeting": 0.0014300528976491315, "and compared": 0.00030138222955117467, "upon its deadline": 0.0007069187243653962, "bus wrapper in": 0.0007069187243653962, "1661 34556": 0.000672434525056636, "methodology the two": 0.0007069187243653962, "cycle overhead": 0.000672434525056636, "we now have": 0.0007251567818495927, "synthesized the": 0.0005202045671414484, "s first": 0.0003648422661712388, "which corresponds": 0.0005160375106691137, "performing computation and": 0.0007069187243653962, "updated randomly by": 0.0014138374487307924, "further": -0.001741843149813985, "a register classi": 0.0007069187243653962, "registers must": 0.0011093602564952738, "process execution": 0.0020808182685657936, "noticed that": 0.0006581456028565109, "degradation associated with": 0.0007069187243653962, "architectures shown in": 0.0007069187243653962, "and perform": 0.00032165699786493746, "design the": 0.0002741673386113152, "outgoing": 0.0007830186248879176, "technique classify different": 0.0007069187243653962, "type of": 0.0003371376809309124, "internal entities": 0.001344869050113272, "standard": -0.00025998252878612076, "which write commands": 0.0007069187243653962, "to the normal": 0.0004331990737834623, "the percentage of": 0.00028972461761975465, "behavior separated is": 0.0007069187243653962, "optimize a": 0.0004767247579075345, "power w bw": 0.0014138374487307924, "to di over": 0.0007069187243653962, "1 integrated the": 0.0007069187243653962, "scheduling technique": 0.00039513023928555534, "1904 pvci wrapper": 0.0007069187243653962, "buses": 0.000914472532600954, "seek to": 0.0009780948501036475, "register combinations": 0.000672434525056636, "nement further simpli": 0.0007069187243653962, "are copied": 0.00039513023928555534, "data on the": 0.00037558139545189475, "into the internal": 0.0006136248092516172, "problem we": 0.000353401718438037, "controlled by a": 0.0004331990737834623, "looked at how": 0.0007069187243653962, "a core 5": 0.0007069187243653962, "interface between": 0.0015201844563650288, "indicates comple tion": 0.0007069187243653962, "in peripheral cores": 0.0007069187243653962, "the core developer": 0.0007069187243653962, "perform both our": 0.0007069187243653962, "and simulation synthesis": 0.0007069187243653962, "particular": -0.0005517007562718006, "software co": 0.000896086107063768, "cluster": 0.00015416228513152698, "created": 0.00020095918912997883, "that although": 0.0005050716779683976, "would increase": 0.00039513023928555534, "the bus for": 0.0014138374487307924, "a far simpler": 0.0007069187243653962, "it is assigned": 0.0004441117421466276, "standardizing without a": 0.0007069187243653962, "compare": 1.1826828558984245e-05, "this scheduling": 0.0004611884233198302, "using our extended": 0.0007069187243653962, "within each core": 0.0007069187243653962, "be varied to": 0.0005891851332712312, "scheduled or in": 0.0007069187243653962, "ity rm": 0.000672434525056636, "degradation associated": 0.000672434525056636, "con gurable settings": 0.0007069187243653962, "heap these": 0.0006135727277027077, "core1 and was": 0.0007069187243653962, "paper we introduce": 0.0003929940411322013, "to determine if": 0.00031139361112157753, "each core 2": 0.0007069187243653962, "earlier using real": 0.0007069187243653962, "period 5": 0.000672434525056636, "constraints are provided": 0.0007069187243653962, "not have a": 0.00029449782608255334, "has an identical": 0.0006136248092516172, "memory latency": 0.00037211255199798987, "time prefetching increases": 0.0007069187243653962, "between a": 0.00017241829252193812, "the power and": 0.0005416219901074968, "to a peripheral": 0.0007069187243653962, "time prefetching increased": 0.0007069187243653962, "core while not": 0.0007069187243653962, "response": 0.0012360665853067443, "cycle which": 0.0004421563531523868, "scheduling techniques during": 0.0007069187243653962, "data we continuously": 0.0007069187243653962, "core with a": 0.002120756173096188, "with a bus": 0.0006480621914731808, "update dependencies among": 0.0007069187243653962, "prefetch scheduling": 0.00115825600447389, "well known real": 0.0006480621914731808, "three registers": 0.002454290910810831, "interfacing to": 0.001487177471746749, "leading to schedule": 0.0007069187243653962, "can reduce design": 0.0007069187243653962, "data storage places": 0.0007069187243653962, "2 bw without": 0.0007069187243653962, "next we constructed": 0.0007069187243653962, "pvci speci": 0.000672434525056636, "a vsi": 0.000672434525056636, "them thus": 0.0004219690304817812, "would again": 0.0004957258239155829, "can keep": 0.0004219690304817812, "detected": 0.00024548039835210663, "will refer to": 0.0006368491533642393, "the age and": 0.0007069187243653962, "wrapper was fairly": 0.0007069187243653962, "to the prefetch": 0.002454499237006469, "good": -5.0553245169447334e-05, "core over": 0.000672434525056636, "no 1 january": 0.009426962132339699, "register model to": 0.0007069187243653962, "10 10": 0.0003887781964450413, "caused by starting": 0.0007069187243653962, "schedule register": 0.000672434525056636, "easily": -0.00011876025450944733, "arcs of this": 0.0007069187243653962, "is a performance": 0.0005416219901074968, "core with three": 0.0007069187243653962, "any time": 0.0002306368547995992, "a register": 0.0080772841830129, "all registers in": 0.0007069187243653962, "another e g": 0.0005702236393365326, "token": 0.0002538552539266851, "cannot be prefetched": 0.0012961243829463615, "deadline indicates": 0.000672434525056636, "ports": 0.0002366199532186834, "an additional 5": 0.0006136248092516172, "status register that": 0.0019441865744195422, "overhead comes from": 0.0005891851332712312, "eliminate some random": 0.0007069187243653962, "idea": -9.842528668479912e-06, "updated go is": 0.0007069187243653962, "78 0": 0.0004611884233198302, "8 performance": 0.0004611884233198302, "bw and core": 0.0007069187243653962, "overhead when": 0.0004094330803335663, "update at": 0.0014301742737226036, "core we need": 0.0006480621914731808, "rdy the": 0.000672434525056636, "source other": 0.0006135727277027077, "the controller": 0.0024920329015020487, "soudris": 0.0005546330536377543, "needed to read": 0.0006480621914731808, "all registers with": 0.0007069187243653962, "arcs to the": 0.0007069187243653962, "3 2 we": 0.0003193437938594081, "register ages": 0.001344869050113272, "of a simpli": 0.0007069187243653962, "will be equal": 0.0004712664564041312, "had only simple": 0.0007069187243653962, "additional examples": 0.0005357099651292578, "heuristic are dependent": 0.0007069187243653962, "capture": 0.0003008147199712834, "gates 26692638617211506performance": 0.000672434525056636, "penalty in": 0.0004094330803335663, "to modify our": 0.0005302669797606055, "an induced update": 0.0007069187243653962, "benefits": 0.0001383734573364813, "the power performance": 0.0007069187243653962, "1 5k": 0.000672434525056636, "do the": 0.00023331934956033324, "describes whether": 0.0006135727277027077, "control register": 0.000579128002236945, "three cores we": 0.0007069187243653962, "be mapped to": 0.00039738933697529413, "at random intervals": 0.0006480621914731808, "in order": 0.0005534113204873914, "approach can": 0.0007576075169525965, "burns and wellings": 0.0030681240462580857, "to describe both": 0.0006480621914731808, "be generated": 0.000219640382954189, "core will be": 0.0007069187243653962, "constraint nor an": 0.0007069187243653962, "gates using synopsys": 0.0007069187243653962, "is easily explained": 0.0005891851332712312, "construct": 1.845765137184595e-05, "model resulting in": 0.0007069187243653962, "wrapper receives": 0.000579128002236945, "prefetching methodology": 0.000672434525056636, "time environment a": 0.0005891851332712312, "fast as": 0.0003275391511154216, "used for more": 0.0005702236393365326, "which process": 0.00045436388801848047, "1997 deadline monotonic": 0.0007069187243653962, "second chart in": 0.0014138374487307924, "b": 0, "of size overhead": 0.0007069187243653962, "25 only see": 0.0007069187243653962, "communication was as": 0.0007069187243653962, "as we": 0.0001832254161840472, "treated": 9.755613137269788e-05, "we notice that": 0.0004020200703161443, "registers go md": 0.0007069187243653962, "ages": 0.0006847561127306112, "for updating registers": 0.0007069187243653962, "perform any further": 0.0006480621914731808, "treated as another": 0.0006136248092516172, "ages however": 0.000672434525056636, "single channel": 0.0005357099651292578, "edge a": 0.0003800461140912572, "decrease power": 0.000672434525056636, "which registers are": 0.0007069187243653962, "bus a strobe": 0.0007069187243653962, "ed number": 0.000672434525056636, "read only register": 0.0007069187243653962, "wait while other": 0.0007069187243653962, "adjust and": 0.001344869050113272, "cells we used": 0.0007069187243653962, "action performed": 0.0005357099651292578, "registers in the": 0.0017764469685865104, "a showing": 0.000672434525056636, "evaluated was a": 0.0007069187243653962, "in the results": 0.00039516377890352374, "cycles as shown": 0.0006136248092516172, "data coming into": 0.0006480621914731808, "based on real": 0.0005547272108491349, "to larger examples": 0.0007069187243653962, "write the wrapper": 0.0007069187243653962, "capacities and given": 0.0007069187243653962, "at random": 0.0005587060636297911, "50 the overall": 0.0007069187243653962, "were to prefetch": 0.0007069187243653962, "three versions": 0.0004686044148164043, "for program": 0.0003260316167012158, "have simple internal": 0.0007069187243653962, "the data into": 0.0004612275701174977, "is interesting": 0.000457086201497032, "reads the core": 0.0007069187243653962, "external source": 0.0005546801282476369, "n registers of": 0.0007069187243653962, "protocol in": 0.00030969285609799065, "core internals it": 0.0007069187243653962, "register dependencies": 0.0020173035751699085, "occurred whether using": 0.0007069187243653962, "ters the": 0.000579128002236945, "waiting": 0.00015938959116664283, "done only": 0.00039513023928555534, "networking applications": 0.000579128002236945, "which registers": 0.0005357099651292578, "registers over the": 0.0007069187243653962, "that is more": 0.00039516377890352374, "the noti": 0.0006135727277027077, "schedule 2 although": 0.0007069187243653962, "cores for core1": 0.0014138374487307924, "98 1": 0.0008531779158421482, "described in virtual": 0.0007069187243653962, "schedule registers with": 0.0007069187243653962, "to core registers": 0.0007069187243653962, "using pvci or": 0.0007069187243653962, "ned adjust register": 0.0007069187243653962, "once every period": 0.0014138374487307924, "bus wrapper with": 0.0035345936218269805, "is a block": 0.00041210047264652596, "be included in": 0.00034243618013346874, "synthesis time": 0.0006135727277027077, "rst from": 0.0012271454554054154, "restart": 0.0002980179443970993, "pvci standard": 0.000672434525056636, "indicates that when": 0.0005112849157933141, "a deadline di": 0.0007069187243653962, "idle however in": 0.0007069187243653962, "scheme based": 0.0003746774589525639, "usefulness of our": 0.0005202487233732743, "random transitions": 0.006051910725509724, "the internals have": 0.0014138374487307924, "and internal entities": 0.0014138374487307924, "design compiler for": 0.0007069187243653962, "and their programming": 0.0007069187243653962, "by replacing": 0.0004421383645779629, "eliminate any": 0.0009713962287537524, "only needed to": 0.0005547272108491349, "bus wrapper performance": 0.009896862141115546, "smallest": 0.00013626935252916534, "ii 2 a": 0.0006480621914731808, "de nes the": 0.0012272496185032344, "on several cores": 0.0007069187243653962, "more importantly": 0.00031748781095506073, "transition which": 0.0004856981143768762, "version shows": 0.0006135727277027077, "the system is": 0.0007421285685939862, "cation and singly": 0.004948431070557773, "interfaces": 0.0004579154263464569, "bus perhaps via": 0.0007069187243653962, "implemented as": 0.0004922064866747732, "appropriate condition": 0.000672434525056636, "time when": 0.0002486239326214427, "5 25": 0.0004094330803335663, "line the": 0.0003025233540829436, "schedules will meet": 0.0007069187243653962, "co design experiences": 0.0007069187243653962, "we will need": 0.00036108134562629415, "hold all these": 0.0007069187243653962, "bus 4 4": 0.0007069187243653962, "the model of": 0.0003412445008707948, "process register based": 0.0007069187243653962, "26692638617211506performance w": 0.000672434525056636, "scheduling domain": 0.000672434525056636, "1 integrated": 0.0006135727277027077, "performs fewer prefetches": 0.0007069187243653962, "note that peripheral": 0.0007069187243653962, "bus wrapper since": 0.0007069187243653962, "january 2002 22": 0.0007069187243653962, "january 2002 20": 0.0007069187243653962, "consume": 0.00024608235703989554, "prefetching thus improves": 0.0007069187243653962, "tool would": 0.0004856981143768762, "data registers": 0.0005070901677208704, "processes execute ri": 0.0007069187243653962, "we would nd": 0.0007069187243653962, "the ag stored": 0.0007069187243653962, "as core3 4": 0.0007069187243653962, "we must acm": 0.0007069187243653962, "throughout": 6.301215710111574e-05, "reaches another place": 0.0007069187243653962, "spends 78": 0.0006135727277027077, "whether using": 0.0006135727277027077, "this simple": 0.00026925880902730736, "scheduled with a": 0.0012961243829463615, "create": 0.0005473813631020393, "shown in figure": 0.0007516592094944867, "next describe how": 0.0005547272108491349, "in a": 2.5832610160387154e-05, "internal bus this": 0.0014138374487307924, "explained by the": 0.0004266251678317711, "needed instead we": 0.0007069187243653962, "ed via some": 0.0007069187243653962, "simple as": 0.00037211255199798987, "pf gates size": 0.0007069187243653962, "prefetched an": 0.000672434525056636, "understand": 0.00010268595471990727, "prefetched as": 0.000672434525056636, "called prefetching prefetching": 0.0007069187243653962, "common examples in": 0.0007069187243653962, "a control": 0.0002573155723169002, "model prefetching": 0.001344869050113272, "fur": 0.00025941919120914546, "when our update": 0.0007069187243653962, "could be as": 0.0005031742002451167, "effects of": 0.00038638078535673984, "then extend the": 0.0004889531170775863, "well known": 0.0001163230018987746, "hardware software": 0.001087642850997715, "a cyclic executive": 0.0007069187243653962, "to this problem": 0.0002903912901656358, "and was": 0.0002829810257171451, "all n": 0.0002518724661846286, "is another": 0.0002492647487856658, "approaches are thus": 0.0007069187243653962, "combined dma": 0.000672434525056636, "suite of core": 0.0007069187243653962, "but without": 0.00033384012697862663, "drawbacks": 0.00023329954820672547, "that all of": 0.000347371348192365, "be able to": 0.00018052566984004824, "provides regarding": 0.000672434525056636, "1 c showing": 0.0007069187243653962, "performance penalties for": 0.0007069187243653962, "environment a new": 0.0006480621914731808, "access time is": 0.0005302669797606055, "dependencies event": 0.000672434525056636, "register response time": 0.0007069187243653962, "module we": 0.0005546801282476369, "modeled the cores": 0.0007069187243653962, "contents": 0.0006125769311738895, "copying": 0.00043273277958509235, "are independent read": 0.0007069187243653962, "we can add": 0.00044808108451851775, "solution to our": 0.0005302669797606055, "this creates": 0.00040562922195820145, "assignment": 0.001704493939059722, "time of register": 0.0014138374487307924, "while waiting": 0.000448043053531884, "bus wrapper there": 0.0007069187243653962, "transition given": 0.0005546801282476369, "n is the": 0.00020088985454512636, "the executive may": 0.0007069187243653962, "part of": 5.6626353264020084e-05, "case register": 0.000672434525056636, "also means": 0.00041341247084872307, "that indicates the": 0.0004767652234671566, "relax as chip": 0.0007069187243653962, "the register s": 0.002592248765892723, "cycles given": 0.0005357099651292578, "when a bus": 0.0012961243829463615, "pvci cores would": 0.0007069187243653962, "wrapper non pvci": 0.0007069187243653962, "wdata": 0.0006135206549939151, "gates more typical": 0.0007069187243653962, "overhead when using": 0.0006480621914731808, "the converter": 0.0005546801282476369, "straightforward process": 0.000672434525056636, "only register that": 0.0007069187243653962, "internal data": 0.0004686044148164043, "10 ns overhead": 0.0007069187243653962, "ns overhead": 0.000672434525056636, "used synopsys design": 0.0007069187243653962, "codec was": 0.0020173035751699085, "small and have": 0.0006480621914731808, "data transfer it": 0.0006480621914731808, "to better": 0.0005534470252909386, "however if the": 0.0003040935729176945, "one frame we": 0.0007069187243653962, "address for a": 0.0005891851332712312, "the data from": 0.000829632079517573, "bit": 0.00013397279275331923, "decrease in": 0.0005261907009311837, "this paper can": 0.00036410156086490175, "again reduce power": 0.0007069187243653962, "devices capable": 0.000579128002236945, "handle sporadic": 0.000672434525056636, "follows": -0.0003571474419536973, "to each process": 0.0005702236393365326, "is independent of": 0.00023297712577457312, "to interface to": 0.0006480621914731808, "made the": 0.0003002554097056554, "took us": 0.0006135727277027077, "when our": 0.00040562922195820145, "to create": 0.001005673238259843, "the data we": 0.000456617617534367, "many possible": 0.00036719892453007067, "the previous version": 0.0005112849157933141, "often": -0.0001013012087959795, "one of": 9.672343125233486e-05, "burst mode i": 0.0007069187243653962, "prototyping": 0.0013749408518437375, "examples": -0.00018914632452707715, "or 20": 0.0005070901677208704, "the status": 0.0025080417405673964, "as assigned": 0.000579128002236945, "of con": 0.00043664770553437406, "queue structured": 0.001344869050113272, "integration": 0.00010979870221491055, "per": -1.2054133779863965e-05, "investigate an automatic": 0.0007069187243653962, "eliminate": 0.000802172586590089, "later all": 0.000579128002236945, "pvci results in": 0.0007069187243653962, "this problem by": 0.00034243618013346874, "both schedules will": 0.0007069187243653962, "line for a": 0.0005547272108491349, "than the": 8.278784694366602e-05, "occur prior to": 0.0006480621914731808, "core3 we": 0.001344869050113272, "due to the": 0.0009480623137309045, "current model of": 0.0006136248092516172, "net models": 0.0005070901677208704, "dependencies provide further": 0.0007069187243653962, "wrapper since": 0.000672434525056636, "that in this": 0.0002871058700194431, "and particular": 0.0005357099651292578, "software systems": 0.0003260316167012158, "all random": 0.0004957258239155829, "a more ef": 0.0014138374487307924, "based upon its": 0.0014138374487307924, "represents some programmable": 0.0007069187243653962, "automatically designing": 0.000672434525056636, "between registers must": 0.0007069187243653962, "however using": 0.0003887781964450413, "dependecies": 0.0006135206549939151, "prefetched rst": 0.001344869050113272, "must wait": 0.00039513023928555534, "time utilization for": 0.0007069187243653962, "ocb and": 0.001344869050113272, "attributes update": 0.000672434525056636, "can then proceed": 0.0005702236393365326, "we annotate each": 0.0007069187243653962, "to a pvci": 0.0007069187243653962, "stat a": 0.000672434525056636, "or deadline": 0.0005357099651292578, "processing a frame": 0.0014138374487307924, "the use of": 0.0007875836370629934, "the core without": 0.0014138374487307924, "consumption relative": 0.0006135727277027077, "schedule as shown": 0.0005547272108491349, "prefetching may": 0.0005357099651292578, "information is also": 0.0005547272108491349, "ease however we": 0.0007069187243653962, "by rate": 0.000579128002236945, "to the design": 0.00037047512208658964, "as arbitration data": 0.0007069187243653962, "to cores": 0.000672434525056636, "in many cases": 0.00028906281151128014, "priorities to registers": 0.0007069187243653962, "without a bus": 0.0014138374487307924, "wrapper thus our": 0.0007069187243653962, "for the rather": 0.0006136248092516172, "vahid order": 0.000672434525056636, "internal wires noting": 0.0007069187243653962, "wrapper retargeting": 0.000672434525056636, "be prefetched we": 0.002120756173096188, "writes therefore": 0.0006135727277027077, "optimal in the": 0.0007993473864354405, "analyzed after a": 0.0007069187243653962, "complex examples wherein": 0.0007069187243653962, "a two cycle": 0.0005891851332712312, "9 shows": 0.000266125803422946, "be computationally": 0.00036719892453007067, "both updated": 0.000672434525056636, "complete execution": 0.00045436388801848047, "one that provides": 0.0006136248092516172, "the corresponding utilization": 0.0007069187243653962, "typically has": 0.0004094330803335663, "chip bus perhaps": 0.0007069187243653962, "wrapper can monitor": 0.0007069187243653962, "expected when": 0.0005357099651292578, "will again reduce": 0.0007069187243653962, "have simple interfaces": 0.0007069187243653962, "and prefetch": 0.00045436388801848047, "a frame": 0.0006676802539572533, "to each register": 0.0006136248092516172, "have many": 0.00033063350925548386, "is valid": 0.00023720480930473773, "once cycle after": 0.0007069187243653962, "set of n": 0.00030807545712685356, "set of m": 0.00040946783401155063, "experienced by the": 0.0005112849157933141, "2002": 0.0003003476080365937, "tradeoff": 0.0008013364483929016, "2000": 6.385810633357606e-05, "synthesizes to": 0.000672434525056636, "s interface from": 0.0007069187243653962, "2004": 7.138039367678891e-06, "summarizes energy": 0.001344869050113272, "with no knowledge": 0.0006136248092516172, "we use this": 0.000333325831247084, "entity for": 0.0005202045671414484, "ken batcher": 0.000672434525056636, "unless the controller": 0.0007069187243653962, "47 000 cycles": 0.0007069187243653962, "independent of": 0.00012679723521577456, "bus wrappers improves": 0.0007069187243653962, "we can schedule": 0.0006136248092516172, "the power": 0.0008222198315467198, "re if": 0.000672434525056636, "monotonic priority": 0.008571359442068124, "codec compressor decompressor": 0.0007069187243653962, "intensive": 0.00018444368931944108, "wrapper ver sions": 0.0007069187243653962, "vi we": 0.0010141803354417407, "and timing": 0.0003625476169992383, "we acm transactions": 0.0007069187243653962, "failed for": 0.0005202045671414484, "of four": 0.00022399060682526381, "by the on": 0.0011094544216982698, "3 3 utilization": 0.0007069187243653962, "wrapper there": 0.000672434525056636, "not shown": 0.00026016065447130105, "a powerful": 0.0002767235126454693, "is a far": 0.0007069187243653962, "mainly in": 0.000448043053531884, "only about": 0.0003388797240235614, "in size and": 0.0004612275701174977, "to internal": 0.0004219690304817812, "place we": 0.0004219690304817812, "and the current": 0.00037047512208658964, "consumption and seek": 0.0007069187243653962, "prefetching we would": 0.0007069187243653962, "codec data25625710241028512514": 0.000672434525056636, "that a relationship": 0.0007069187243653962, "performance overhead in": 0.0006136248092516172, "we will later": 0.00048264208165825804, "100 and": 0.0003460819422768392, "asserted when": 0.0006135727277027077, "c we assume": 0.0005891851332712312, "register was equal": 0.0007069187243653962, "request the prefetch": 0.0007069187243653962, "also investigate": 0.0004265889579210741, "updated go": 0.000672434525056636, "data and stat": 0.0007069187243653962, "ensure that size": 0.0007069187243653962, "w o": 0.0036848977230020965, "more often": 0.00033063350925548386, "and are therefore": 0.00041210047264652596, "rtpf and a": 0.0007069187243653962, "provide bus": 0.000672434525056636, "by standardizing": 0.000672434525056636, "t c ri": 0.0007069187243653962, "architectures and heuristics": 0.0014138374487307924, "test failed": 0.000579128002236945, "some dynamic mechanism": 0.0007069187243653962, "must be updated": 0.0004767652234671566, "heuristic uses": 0.000672434525056636, "focused on": 0.0002301091647264758, "passes this test": 0.0007069187243653962, "heuristic used": 0.0005202045671414484, "to date": 0.0007657115960065087, "without prefetching we": 0.0007069187243653962, "incorporate rate monotonic": 0.0007069187243653962, "others": 4.191262450418883e-05, "the response": 0.0005774184083140079, "execution time bws": 0.0007069187243653962, "a complete model": 0.0012272496185032344, "data25625710241028512514": 0.0006135206549939151, "using the current": 0.0004712664564041312, "s task for": 0.0007069187243653962, "wherein we determine": 0.0007069187243653962, "the cores we": 0.0007069187243653962, "previous version except": 0.0007069187243653962, "update dependecies update": 0.0007069187243653962, "cycles of xed": 0.0007069187243653962, "is able to": 0.00024950050093928695, "a multiple of": 0.00035260065452703024, "cycles register": 0.000672434525056636, "describes our": 0.00033716764635552274, "randomly externally from": 0.0007069187243653962, "master sets": 0.000672434525056636, "reduced execution time": 0.0005891851332712312, "coming into": 0.0005202045671414484, "other than": 0.00019102794585825912, "metrics were": 0.0005202045671414484, "begin with": 0.00023277686073008906, "read the contents": 0.0006136248092516172, "4 the structure": 0.0007069187243653962, "execution time in": 0.0008088639267289899, "application for ex": 0.0007069187243653962, "was fairly small": 0.0006480621914731808, "periodic processes": 0.0010714199302585155, "wires internal": 0.000672434525056636, "more mentor graphics": 0.0007069187243653962, "the two level": 0.0004366847692560899, "set the access": 0.0007069187243653962, "next we": 0.00017701326291132315, "bus between": 0.0009914516478311658, "s registers into": 0.0007069187243653962, "three earlier common": 0.0007069187243653962, "that is accessed": 0.0005202487233732743, "system reads and": 0.0007069187243653962, "retargetability advantages": 0.000672434525056636, "percentage performance": 0.001344869050113272, "we can attribute": 0.0007069187243653962, "outside the": 0.00022958433098695043, "initially set": 0.00040562922195820145, "be transferred rst": 0.0014138374487307924, "and to": 8.274139246522003e-05, "deciding that a": 0.0007069187243653962, "registers these registers": 0.0007069187243653962, "energy consumption over": 0.0007069187243653962, "213579 a a": 0.0007069187243653962, "does not always": 0.00037047512208658964, "effectively": 0.0001991768391300348, "energy consumption 7": 0.0007069187243653962, "gcd": 0.0006404365020321836, "be from": 0.000448043053531884, "regions": 0.0001112623506835392, "continue to": 0.000499819891218204, "transition res the": 0.0006480621914731808, "6 shows timing": 0.0007069187243653962, "need to construct": 0.00048264208165825804, "copy must": 0.0006135727277027077, "is made the": 0.0005302669797606055, "an analog to": 0.0005547272108491349, "bios and memory": 0.0007069187243653962, "performance increase of": 0.0007069187243653962, "codec and fifo": 0.002120756173096188, "d0 results in": 0.0007069187243653962, "a hit this": 0.0007069187243653962, "generate tokens": 0.000672434525056636, "hardware software co": 0.0009652841633165161, "scheduled or": 0.0005202045671414484, "the n processes": 0.0012961243829463615, "i summarizes size": 0.0007069187243653962, "a and": 0.00043957910120015335, "to do so": 0.00028027039472748366, "lowest gcd2": 0.000672434525056636, "o access time": 0.0007069187243653962, "to be a": 0.00016908350487326501, "priority because": 0.0006135727277027077, "if it is": 0.0001777607962132604, "to the need": 0.0008961621690370355, "register the access": 0.0007069187243653962, "outgoing arcs to": 0.0006480621914731808, "transition with": 0.0004856981143768762, "but the utilization": 0.0007069187243653962, "12 performing i": 0.0007069187243653962, "read may take": 0.0007069187243653962, "sions": 0.0002838869318907452, "techniques from": 0.00034991731919541044, "increase in power": 0.0011783702665424623, "wr s": 0.000672434525056636, "two and from": 0.0007069187243653962, "le": 0.00021915007944600304, "the utilization bound": 0.0012272496185032344, "priority assignment therefore": 0.0007069187243653962, "have con gurable": 0.0007069187243653962, "was an additional": 0.0006136248092516172, "when gcd1": 0.000672434525056636, "prefetching bw a": 0.0007069187243653962, "overall performance however": 0.0006480621914731808, "valid when gcd1": 0.0007069187243653962, "create a model": 0.0006480621914731808, "e g to": 0.00042984929396413043, "be accurately described": 0.0006480621914731808, "dac": 0.00041754908986065735, "or deadline d": 0.0007069187243653962, "two connected entities": 0.0007069187243653962, "transition will be": 0.0006136248092516172, "desired to": 0.000448043053531884, "milliwatts the size": 0.0007069187243653962, "camera 48 616": 0.0007069187243653962, "1 architecture in": 0.0007069187243653962, "singly structured": 0.006051910725509724, "however the addition": 0.0012961243829463615, "schedule for each": 0.0005416219901074968, "about 1 the": 0.0007069187243653962, "same age": 0.0006135727277027077, "to read and": 0.0004612275701174977, "scheme then the": 0.0006136248092516172, "capturing acm": 0.000672434525056636, "respectively note that": 0.0004266251678317711, "constraints": 0.0005063857096800834, "in our experiments": 0.00027225035611938423, "performance and size": 0.0006480621914731808, "hit this outputting": 0.0007069187243653962, "tures the": 0.0005202045671414484, "go register": 0.0020173035751699085, "categorize how a": 0.0007069187243653962, "write to go": 0.0007069187243653962, "standardizing": 0.0019067371968655086, "architectures are similar": 0.0007069187243653962, "we then": 0.0002632146345970407, "cycles only": 0.0006135727277027077, "as synthesizable register": 0.0007069187243653962, "res": 0.0017380526454273087, "standardizing the": 0.001344869050113272, "schedule them from": 0.0007069187243653962, "extremely simple implementing": 0.0007069187243653962, "reg": 0.0003072126438620882, "red": 0.00021821345657388133, "data is in": 0.0005547272108491349, "improvement at the": 0.0006480621914731808, "would require different": 0.0014138374487307924, "when a read": 0.0005202487233732743, "how a": 0.0004959748691443801, "the tradeoff of": 0.0014138374487307924, "p 279": 0.00041341247084872307, "so on": 0.0001957712709441167, "write control line": 0.0007069187243653962, "lowest gcd2 gcd1": 0.0007069187243653962, "our cores": 0.0020173035751699085, "bw with": 0.000672434525056636, "write control": 0.0006135727277027077, "dependencies internal dependencies": 0.0007069187243653962, "updates in": 0.00038286025348131466, "memory all": 0.0005202045671414484, "all registers can": 0.0006480621914731808, "status register indicates": 0.0007069187243653962, "d simultaneously write": 0.0007069187243653962, "respectively 5": 0.00045436388801848047, "each process executes": 0.0006136248092516172, "updates it": 0.0005546801282476369, "addition to testing": 0.0007069187243653962, "clock edge": 0.000579128002236945, "for a configure": 0.0007069187243653962, "digital camera 48": 0.0007069187243653962, "some pvci signals": 0.0007069187243653962, "improvements": 0.00023148625733172804, "written with": 0.0008351690588742361, "size overhead when": 0.0007069187243653962, "were written with": 0.0014138374487307924, "version uses": 0.0004957258239155829, "prefetching prefetching is": 0.0007069187243653962, "version used": 0.0005357099651292578, "time scheduling and": 0.0005891851332712312, "action performed therefore": 0.0007069187243653962, "that the vsi": 0.0007069187243653962, "1 controller": 0.000672434525056636, "by the microprocessor": 0.0007069187243653962, "captured the write": 0.0007069187243653962, "been updated we": 0.0006480621914731808, "further introduce a": 0.0007069187243653962, "hard ware software": 0.0006480621914731808, "random transitions however": 0.0007069187243653962, "prefetched we can": 0.0007069187243653962, "bus thus a": 0.0007069187243653962, "data register has": 0.0007069187243653962, "a slight": 0.00025872727242175875, "thus delays prefetches": 0.0007069187243653962, "over 10 hours": 0.0007069187243653962, "fast transfers": 0.000672434525056636, "was effectively eliminated": 0.0007069187243653962, "compared with": 0.0003813436812668481, "association accepted": 0.000672434525056636, "and for": 8.028346946119021e-05, "rst step in": 0.0005302669797606055, "always have": 0.000323091367320516, "the priorities of": 0.0005302669797606055, "to cores adds": 0.0007069187243653962, "might use a": 0.0005702236393365326, "unless": 6.928890880138134e-05, "register is used": 0.0006136248092516172, "unit md is": 0.0007069187243653962, "design a pfu": 0.0007069187243653962, "sporadic writes prefetching": 0.0007069187243653962, "include a": 0.0005077535999012273, "as a": 4.626874710448321e-05, "this reusability": 0.000672434525056636, "further schedulability analysis": 0.0007069187243653962, "as a block": 0.0004612275701174977, "because the pfu": 0.0007069187243653962, "a cyclic": 0.0003260316167012158, "detected on": 0.0010714199302585155, "additional overhead the": 0.0005702236393365326, "has data": 0.0005357099651292578, "microprocessor the basic": 0.0007069187243653962, "as we will": 0.00028906281151128014, "being proposed": 0.0005546801282476369, "the registers": 0.0039880237869916214, "three inputs": 0.0005070901677208704, "were 100 and": 0.0007069187243653962, "because the digital": 0.0007069187243653962, "while for": 0.00031221626087154234, "be updated": 0.0011470377331141313, "cycles go": 0.000672434525056636, "be used in": 0.0002040774223806012, "12 lysecky and": 0.0007069187243653962, "high priority": 0.0004019859487688419, "our update": 0.004908581821621662, "all details of": 0.0005547272108491349, "slightly over": 0.0005546801282476369, "lines of vhdl": 0.0007069187243653962, "a frame we": 0.0006480621914731808, "timing": 0.0004330559619563263, "can still": 0.0002400797110228451, "through acm transactions": 0.0007069187243653962, "processes onto": 0.000579128002236945, "even further reductions": 0.0007069187243653962, "for our": 0.0004950040994212826, "these data": 0.00031748781095506073, "model construction": 0.000448043053531884, "automated approach has": 0.0007069187243653962, "executive with": 0.000672434525056636, "constraint to six": 0.0007069187243653962, "is equal to": 0.0014117422927557171, "registers would": 0.0006135727277027077, "approximately 1 hour": 0.0007069187243653962, "for keeping the": 0.0005031742002451167, "caches": 0.0004135541485872959, "periph": 0.0006135206549939151, "cores will meet": 0.0007069187243653962, "per core this": 0.0007069187243653962, "exists": -3.441102504524862e-05, "improvement using": 0.0005357099651292578, "cycle is 10": 0.0007069187243653962, "each core we": 0.0007069187243653962, "input register will": 0.0007069187243653962, "updating registers": 0.000672434525056636, "power due to": 0.002592248765892723, "in the update": 0.00045224311762919795, "the analog": 0.0007902604785711107, "compiler as well": 0.0007069187243653962, "register or between": 0.0007069187243653962, "priority assignment assigns": 0.0007069187243653962, "core in adjust": 0.0007069187243653962, "after forcing": 0.000672434525056636, "and power analysis": 0.0007069187243653962, "fewer internal wires": 0.0007069187243653962, "roughly 1500": 0.000672434525056636, "arcs needed to": 0.0007069187243653962, "handles reads and": 0.0007069187243653962, "better understand this": 0.0006136248092516172, "interface from": 0.0004957258239155829, "cache like issues": 0.0007069187243653962, "an analysis of": 0.0003025490330027367, "side of": 0.00016743157277747105, "spending extra": 0.000672434525056636, "implementing": 0.00017933311970591917, "interface between the": 0.0009321998113319216, "the ocb for": 0.0007069187243653962, "only prefetches": 0.0006135727277027077, "dependencies are extremely": 0.0007069187243653962, "util util bound": 0.0007069187243653962, "using real": 0.0018174555520739219, "priority we": 0.0005070901677208704, "important because reads": 0.0007069187243653962, "implement control for": 0.0007069187243653962, "both the switching": 0.0007069187243653962, "ctr ken batcher": 0.0007069187243653962, "execution after it": 0.0007069187243653962, "attributes": 0.0011045763677904965, "are independent": 0.0004177902583401222, "corresponds to a": 0.0011118787421287976, "000 cells we": 0.0007069187243653962, "required for program": 0.0007069187243653962, "single bidirectional": 0.000672434525056636, "figure 5 the": 0.0002820843595783417, "to respond": 0.0003800461140912572, "between registers": 0.0009914516478311658, "simpler protocol than": 0.0007069187243653962, "prefetching 5 1": 0.0007069187243653962, "wrapper must also": 0.0007069187243653962, "however for cores": 0.0007069187243653962, "problems or": 0.0004265889579210741, "copied": 0.0004824676911143626, "prefetching was added": 0.0014138374487307924, "systems with java": 0.0006480621914731808, "model can be": 0.00033890848896066554, "with respective utilizations": 0.0007069187243653962, "re nement of": 0.0006136248092516172, "write requests or": 0.0006480621914731808, "we acm": 0.000672434525056636, "assert": 0.00027003603099277364, "list of the": 0.0003867931552375273, "read request into": 0.0007069187243653962, "write requests on": 0.0007069187243653962, "performance results": 0.0005854784251977238, "data acm": 0.00043664770553437406, "an acceptable": 0.00033716764635552274, "and strobes rd": 0.0007069187243653962, "as we have": 0.0002706192292634128, "shown in schedule": 0.0007069187243653962, "again refer": 0.0006135727277027077, "bw also": 0.000672434525056636, "at least once": 0.00039516377890352374, "thermore without": 0.000672434525056636, "the internal behavior": 0.0006480621914731808, "needed and": 0.00036719892453007067, "camera was": 0.0010141803354417407, "cycle schedule": 0.000672434525056636, "then placing": 0.000672434525056636, "be tolerated we": 0.0007069187243653962, "the same size": 0.0003193437938594081, "7 98": 0.0005357099651292578, "write access no": 0.002120756173096188, "integrated the": 0.0004767247579075345, "memory system bus": 0.0007069187243653962, "to quickly indicate": 0.0007069187243653962, "transition by replacing": 0.0014138374487307924, "extra gates would": 0.0007069187243653962, "the core1 situation": 0.0007069187243653962, "keeping the": 0.0002767235126454693, "a read or": 0.001533854747379942, "not prefetching md": 0.0007069187243653962, "for register i": 0.0014138374487307924, "c ii 2": 0.0007069187243653962, "to as adjust": 0.0007069187243653962, "pipelining and so": 0.0007069187243653962, "and six": 0.00043147123976246704, "developer builds": 0.000672434525056636, "more ef cient": 0.0014138374487307924, "will be out": 0.0005891851332712312, "it also sets": 0.0006136248092516172, "that our approach": 0.0004266251678317711, "overhead was only": 0.0007069187243653962, "sets": -0.0002735382074451689, "can directly update": 0.0007069187243653962, "signals some pvci": 0.0007069187243653962, "by the same": 0.00026901646238840877, "ters the data": 0.0007069187243653962, "access and": 0.0003109456498157907, "not being": 0.0003773203289902925, "registers its goal": 0.0007069187243653962, "executive": 0.001886441532786059, "reason that": 0.00031350521757092455, "with our update": 0.0007069187243653962, "we write": 0.0002270018690472333, "core using vci": 0.0007069187243653962, "even more": 0.00022649349803750287, "average we": 0.0004957258239155829, "networked embedded systems": 0.0012272496185032344, "s data register": 0.0007069187243653962, "1674 1904 pvci": 0.0007069187243653962, "ready line just": 0.0007069187243653962, "to this heuristic": 0.0006480621914731808, "fig 4 pvci": 0.0007069187243653962, "only one prefetch": 0.0007069187243653962, "be optimal in": 0.0004957679023320091, "synopsys power analysis": 0.0014138374487307924, "level bus structure": 0.0007069187243653962, "can be assigned": 0.000367230093269951, "we increase the": 0.0004069131714593598, "thus a": 0.00037922142677360523, "to the s": 0.0005302669797606055, "for experimentation purposes": 0.0007069187243653962, "all random transitions": 0.0007069187243653962, "provide for": 0.00038576873972901294, "bw satisfying": 0.000672434525056636, "utilization of the": 0.0004020200703161443, "update read": 0.0017373840067108355, "prefetch register data": 0.0007069187243653962, "we examined": 0.0003260316167012158, "works": 2.6283476450492733e-05, "soft": 0.00023439367308832916, "that peripheral cores": 0.0007069187243653962, "behavior and": 0.0005917681682204829, "synthesis and simulation": 0.002120756173096188, "buses resulting in": 0.0007069187243653962, "be set to": 0.0007547047137193152, "update read only": 0.0007069187243653962, "is due": 0.00033144660219615394, "the well known": 0.00025211446921295864, "mapping replacement and": 0.0007069187243653962, "techniques for": 0.00043238658770823434, "case response": 0.0005357099651292578, "a prefetching algorithm": 0.0006136248092516172, "systems this": 0.0003275391511154216, "processes among": 0.0005546801282476369, "and will": 0.00019918692436445048, "slight": 0.00015622520192613577, "processors we must": 0.0006136248092516172, "constructing application": 0.00115825600447389, "and only 12": 0.0006480621914731808, "simpler": 0.00012098396615544963, "performing a": 0.00028870920415700397, "performing i": 0.0006135727277027077, "of the converter": 0.0006136248092516172, "internal register": 0.004034607150339817, "unidirectional": 0.0003174608663899284, "occurring register": 0.000672434525056636, "will occur prior": 0.0007069187243653962, "cycle of ve": 0.0007069187243653962, "paper adjust": 0.000672434525056636, "by capturing the": 0.0006480621914731808, "signals were": 0.0006135727277027077, "our main": 0.00022498408559008123, "for quick retargeting": 0.0007069187243653962, "the register the": 0.0005702236393365326, "bus to the": 0.0012961243829463615, "a core is": 0.0007069187243653962, "rd the peripheral": 0.0007069187243653962, "model these": 0.00038286025348131466, "was made over": 0.0007069187243653962, "but does not": 0.00030889352554130294, "three cores will": 0.0007069187243653962, "a xed priority": 0.0006480621914731808, "dependent on being": 0.0007069187243653962, "bus": 0.030473045980976624, "c shows": 0.0007206235091925989, "prefetching performance increase": 0.0007069187243653962, "but": -0.004246777876358538, "constraints the": 0.0007915311985952995, "extended approach complexity": 0.0007069187243653962, "that has data": 0.0006480621914731808, "trigger an": 0.0004611884233198302, "time environment": 0.00039513023928555534, "bw a read": 0.0007069187243653962, "cores table vi": 0.0007069187243653962, "wrapper same as": 0.0007069187243653962, "wish": 0.00010443349161594313, "data and strobing": 0.0014138374487307924, "j": -0.0001383734573364813, "when using": 0.0002306368547995992, "such register each": 0.0007069187243653962, "typical codec core": 0.0007069187243653962, "include registers whose": 0.0007069187243653962, "to 0 finally": 0.0006480621914731808, "schedule that satis": 0.0007069187243653962, "of that": 0.0001420304595673712, "design that": 0.0003746774589525639, "add all registers": 0.0007069187243653962, "to date as": 0.0018408744277548514, "or in": 0.00018614880999158275, "register read": 0.0005202045671414484, "update registers or": 0.0007069187243653962, "nement of": 0.000579128002236945, "completed on": 0.0005357099651292578, "typical con guration": 0.0007069187243653962, "we will next": 0.0006480621914731808, "constraint or deadline": 0.0007069187243653962, "external ports": 0.000672434525056636, "virtual": 0.0005381489737957309, "execution a prefetch": 0.0007069187243653962, "the age of": 0.0004712664564041312, "description will": 0.0005546801282476369, "master proceeds": 0.000672434525056636, "the general": 0.0002619397471414, "in peripheral i": 0.0007069187243653962, "into a bus": 0.0007069187243653962, "0 if": 0.00021147498479884982, "major cycle which": 0.0007069187243653962, "table vi prefetch": 0.0007069187243653962, "dependencies between registers": 0.0014138374487307924, "no 1": 0.007497670637062468, "only access": 0.004437441025981095, "figures 1 a": 0.0005891851332712312, "age constraint max": 0.0007069187243653962, "if all registers": 0.0007069187243653962, "add all": 0.0004957258239155829, "size for": 0.00025872727242175875, "wrapper with real": 0.0014138374487307924, "constructed the": 0.00034797867446933594, "the following": 4.802414267530506e-05, "cycles w": 0.00115825600447389, "register and queue": 0.0007069187243653962, "prefetched second": 0.000672434525056636, "wrappers is very": 0.0007069187243653962, "example in a": 0.00040443196336449497, "soon as possible": 0.00042984929396413043, "although quite different": 0.0007069187243653962, "reads from the": 0.0005547272108491349, "version shows more": 0.0007069187243653962, "separate buses resulting": 0.0007069187243653962, "o prefetching cycles": 0.0007069187243653962, "would not be": 0.00028840579885195246, "with random transitions": 0.0007069187243653962, "us more": 0.0004611884233198302, "the total read": 0.0007069187243653962, "size overhead": 0.002689738100226544, "integrated version": 0.0011093602564952738, "for reading status": 0.0007069187243653962, "compared to the": 0.00043588040499107457, "every": -0.0004827470222243253, "scheduling techniques": 0.0003773203289902925, "data converts the": 0.0007069187243653962, "wrp rdy": 0.000672434525056636, "will provide us": 0.0005891851332712312, "overview one of": 0.0007069187243653962, "and power": 0.003065631723178777, "integrated": 0.0009462424399381175, "bus group is": 0.0007069187243653962, "to store the": 0.0003221598938558112, "used in these": 0.00041210047264652596, "structure was developed": 0.0007069187243653962, "will occur": 0.0009007662291169663, "updated from some": 0.0007069187243653962, "exist between the": 0.0005302669797606055, "overhead as we": 0.0006480621914731808, "net for": 0.0004611884233198302, "two approaches are": 0.0004957679023320091, "in core3 we": 0.0007069187243653962, "prefetching corresponds to": 0.0007069187243653962, "they had": 0.00038286025348131466, "2 bw": 0.0005546801282476369, "internal transfers to": 0.0007069187243653962, "and prototyping of": 0.0011404472786730653, "random rate write": 0.0007069187243653962, "since size constraints": 0.0007069187243653962, "tradeoff performance with": 0.0007069187243653962, "that size": 0.00043147123976246704, "prefetch the registers": 0.0007069187243653962, "of the pvci": 0.0007069187243653962, "highest to": 0.00231651200894778, "demonstrated that the": 0.000456617617534367, "thus the retargetability": 0.0007069187243653962, "ns and 10": 0.0007069187243653962, "vhdl the three": 0.0007069187243653962, "size of the": 0.00029511841888981517, "features of static": 0.0007069187243653962, "register the register": 0.0006480621914731808, "the vci e": 0.0007069187243653962, "changes": 2.5111755098436924e-05, "not feasible": 0.0003648422661712388, "via a": 0.000219640382954189, "co synthesis techniques": 0.0012961243829463615, "contains data": 0.0004686044148164043, "uart c a": 0.0007069187243653962, "were necessary to": 0.0006480621914731808, "output register": 0.002678549825646289, "accommodate one copy": 0.0007069187243653962, "switching in the": 0.0006136248092516172, "both our": 0.0004611884233198302, "bus provider can": 0.0007069187243653962, "are directly": 0.00033063350925548386, "equivalent nand gates": 0.0007069187243653962, "table i comparison": 0.0006480621914731808, "ages however using": 0.0007069187243653962, "cs however because": 0.0007069187243653962, "increase in performance": 0.0004957679023320091, "therefore real": 0.000579128002236945, "will be prefetched": 0.002120756173096188, "naive": 0.00041189803338743556, "constraint because": 0.0006135727277027077, "developed and with": 0.0007069187243653962, "degradation at": 0.0006135727277027077, "adding prefetching": 0.001344869050113272, "computation time of": 0.0004712664564041312, "must": -0.0050249270566829415, "md": 0.003715084935061034, "register we noticed": 0.0007069187243653962, "ma": 0.00015113400589602565, "dependencies our prefetching": 0.0007069187243653962, "words it represents": 0.0007069187243653962, "we might": 0.0002700589503639324, "registers figure 11": 0.0007069187243653962, "mi": 0.00028967544090455146, "write as": 0.0004611884233198302, "monitored by": 0.0009372088296328086, "completed although": 0.000672434525056636, "mw": 0.00036251684829712515, "bias stat": 0.000672434525056636, "register to prefetch": 0.0007069187243653962, "only updated": 0.0005546801282476369, "ve registers stat": 0.0007069187243653962, "execution of the": 0.0005024701238142649, "4 the": 7.815824372468344e-05, "case for a": 0.0008663981475669246, "can lead to": 0.0005990747722378291, "12 performance in": 0.0007069187243653962, "process a register": 0.0007069187243653962, "some cases a": 0.0004889531170775863, "gate": 0.00023439367308832916, "core sets": 0.0006135727277027077, "read in": 0.000369621086878962, "we only need": 0.00030178661077068274, "o access prefetching": 0.0007069187243653962, "g to": 0.000249909945609102, "a general": 0.00012700278583104897, "a standard seem": 0.0007069187243653962, "of performance power": 0.0007069187243653962, "to the md": 0.0007069187243653962, "controller i e": 0.0007069187243653962, "a static register": 0.0007069187243653962, "c read write": 0.0006480621914731808, "pi and": 0.00043664770553437406, "and hence prefetching": 0.0006480621914731808, "problem could be": 0.0004660999056659608, "describe the mapping": 0.0006480621914731808, "perform": -9.634959290305784e-05, "algorithms": -8.774938345792218e-05, "since different": 0.00043147123976246704, "acceptable size and": 0.0007069187243653962, "executed": 0.00020354116249076686, "interpretation": 0.00011385930341696291, "a bus place": 0.0007069187243653962, "over": -0.002972112259100949, "simulation time": 0.0007343978490601413, "executes": 0.0001486679228222317, "are updated randomly": 0.0007069187243653962, "are summarized": 0.00026767903441815994, "upon its": 0.0009713962287537524, "re ect completion": 0.0007069187243653962, "ing this small": 0.0007069187243653962, "writing": 0.00013266543307566538, "nes the": 0.00115825600447389, "cores 1 core1": 0.0007069187243653962, "than an acceptable": 0.0007069187243653962, "without incoming": 0.0012271454554054154, "for instruction caches": 0.0005891851332712312, "into a bw": 0.0007069187243653962, "have prefetch registers": 0.0007069187243653962, "to represent": 0.00015781001699536124, "or burst mode": 0.0007069187243653962, "when register": 0.000579128002236945, "method for refreshing": 0.0007069187243653962, "unit using our": 0.0006480621914731808, "cycles for md": 0.0007069187243653962, "many cores carry": 0.0007069187243653962, "w o prefetching": 0.0007069187243653962, "2 although both": 0.0007069187243653962, "for consumer": 0.0005546801282476369, "the corresponding register": 0.0006480621914731808, "it asserts": 0.0006135727277027077, "8 summarizes the": 0.0005891851332712312, "status codec": 0.000672434525056636, "with the": 1.882042728437445e-05, "e a register": 0.0007069187243653962, "able to provide": 0.00044808108451851775, "in design": 0.00039513023928555534, "small performance": 0.000579128002236945, "process has": 0.0003275391511154216, "puted over": 0.000672434525056636, "they have": 0.0001688752489613733, "either read": 0.000672434525056636, "is updated externally": 0.0007069187243653962, "gates so": 0.0006135727277027077, "however a core": 0.0006480621914731808, "immediately output prefetched": 0.0007069187243653962, "directly from": 0.00020932053274281512, "does not": 9.857885577626745e-05, "scheme then": 0.0009914516478311658, "switching and": 0.0004265889579210741, "accord with": 0.0004686044148164043, "prefetch occurs over": 0.0007069187243653962, "vi prefetch core": 0.0007069187243653962, "priorities": 0.0015071545095449008, "completion we": 0.0004856981143768762, "read by a": 0.0005891851332712312, "or 2000 gates": 0.0007069187243653962, "and s first": 0.0006480621914731808, "go0": 0.0018405619649817454, "already": -3.007617924035322e-05, "current number": 0.000448043053531884, "6 6 experiments": 0.0006480621914731808, "before the": 0.0001272086525671856, "automation of": 0.0055373110764294275, "ocb in the": 0.0007069187243653962, "quite different": 0.0002858000195201557, "categorize": 0.0003423780563653056, "a core using": 0.0014138374487307924, "because reads and": 0.0007069187243653962, "induced register is": 0.0007069187243653962, "core register": 0.000672434525056636, "priority assignment and": 0.0006480621914731808, "core internal behavior": 0.0007069187243653962, "naive prefetching heuristic": 0.0007069187243653962, "percentage": 0.0006197073467171402, "to be optimal": 0.00042984929396413043, "transition however in": 0.0007069187243653962, "the core": 0.017779043172718487, "that this": 0.00011710882352046146, "prototyping java": 0.000672434525056636, "tool": 6.188885593947322e-05, "from and": 0.00033384012697862663, "serve": 0.00013526832415884494, "took": 0.00016599213223390759, "camera was over": 0.0007069187243653962, "block of memory": 0.0005302669797606055, "compressor": 0.0008960100580009603, "diagrams for a": 0.0007069187243653962, "the naive": 0.00033716764635552274, "scenario": 0.00014018265944671656, "but in codec": 0.0007069187243653962, "busy registers": 0.000672434525056636, "used to create": 0.0003929940411322013, "event that": 0.000646182734641032, "classes": 4.585487365955171e-05, "by synopsys": 0.000672434525056636, "with three registers": 0.0007069187243653962, "analyzing many": 0.0006135727277027077, "are equal the": 0.000456617617534367, "constant activity of": 0.0007069187243653962, "one would": 0.0005050716779683976, "a major cycle": 0.0012961243829463615, "addresses and": 0.000369621086878962, "channel dac converter": 0.0007069187243653962, "all on a": 0.0006480621914731808, "and pvci results": 0.0007069187243653962, "in overall energy": 0.0006480621914731808, "less power 6": 0.0007069187243653962, "relatively": 8.870653672302846e-05, "changes are": 0.0003260316167012158, "internal registers": 0.0028956400111847256, "order the": 0.00023223740265395572, "chip ics": 0.000672434525056636, "approach is": 0.00022587219318313432, "oriented": 0.00018256072517494422, "approach if": 0.0004686044148164043, "effectiveness": 0.00012802444147026564, "wait protocol vahid": 0.0007069187243653962, "two architectures are": 0.0007069187243653962, "is three": 0.0004094330803335663, "register that represents": 0.0007069187243653962, "performance reads": 0.000672434525056636, "nor an": 0.0005546801282476369, "or any": 0.0002867594332785328, "the": 0, "the architecture for": 0.0022189088433965396, "single register data": 0.0007069187243653962, "register before being": 0.0007069187243653962, "this model we": 0.0004441117421466276, "arbitration the": 0.000579128002236945, "5000 instructions": 0.000672434525056636, "ne the": 0.000448043053531884, "we will describe": 0.0006872884595467914, "combinations": 0.0004450494027341568, "256 times": 0.000672434525056636, "to perform": 0.00038974291894041454, "structure type of": 0.0007069187243653962, "random": 0.0007092781651010116, "compiler for synthesis": 0.0007069187243653962, "in nanoseconds and": 0.0007069187243653962, "fifo and": 0.001521270503162611, "the highest priority": 0.0017193971758565217, "we can design": 0.0005547272108491349, "md register has": 0.0007069187243653962, "involve roughly the": 0.0007069187243653962, "this control is": 0.0006480621914731808, "scheduling given": 0.0006135727277027077, "the current": 0.00026231783104321236, "bus however the": 0.0006136248092516172, "ocb": 0.006135206549939151, "three core examples": 0.0007069187243653962, "register data that": 0.0007069187243653962, "constructs a xed": 0.0007069187243653962, "shown in table": 0.0002452985267776252, "be completed within": 0.0005891851332712312, "a configure and": 0.0007069187243653962, "the transaction acm": 0.0007069187243653962, "output any output": 0.0007069187243653962, "of volatile": 0.0010714199302585155, "internal register may": 0.0007069187243653962, "the problem": 0.00010454175967718532, "period pi a": 0.0007069187243653962, "md and s": 0.0014138374487307924, "table i summarizes": 0.0005891851332712312, "large impact on": 0.0005416219901074968, "register thereby": 0.000672434525056636, "highest priority likewise": 0.0007069187243653962, "prefetched this approach": 0.0006480621914731808, "twice": 0.00010834929139516753, "a bw": 0.006135727277027077, "wrapper responds by": 0.0007069187243653962, "include volatile update": 0.0007069187243653962, "focus on peripheral": 0.0007069187243653962, "taxonomy of": 0.0004019859487688419, "stat bias": 0.000672434525056636, "the ready": 0.00041758452943711804, "codec was accessed": 0.0007069187243653962, "the result in": 0.0003539582358397183, "technique of copying": 0.0007069187243653962, "will ensure that": 0.00044031795313137723, "incoming random": 0.0033621726252831803, "sporadic": 0.0015091532262288471, "go register was": 0.0007069187243653962, "access time where": 0.0007069187243653962, "capacity": 0.0001572704578836739, "time in addition": 0.0005202487233732743, "transfers similar": 0.000672434525056636, "the core the": 0.0012961243829463615, "as the constraints": 0.0005702236393365326, "start and restart": 0.0007069187243653962, "continued increase": 0.000672434525056636, "request over": 0.0006135727277027077, "analysis methods": 0.00043147123976246704, "is done immediately": 0.0006480621914731808, "when the register": 0.0012961243829463615, "after a register": 0.0006480621914731808, "prefetching to these": 0.0007069187243653962, "a system": 0.000784548481125422, "internal register dependencies": 0.0007069187243653962, "and have": 0.0003590906907686026, "1 this": 0.00014436423922739185, "the minimum is": 0.00044808108451851775, "improve": 1.2568630307948075e-05, "core3 the": 0.000672434525056636, "and cannot": 0.0002811490075802537, "strobes": 0.002218532214551017, "almost entirely": 0.00043664770553437406, "bw so": 0.000672434525056636, "thus standardizing the": 0.0007069187243653962, "replaced by control": 0.0007069187243653962, "register with the": 0.002166487960429987, "are three": 0.00022649349803750287, "a system design": 0.0006480621914731808, "transition having an": 0.0007069187243653962, "prefetched which corresponds": 0.0007069187243653962, "no further schedulability": 0.0007069187243653962, "register indicates": 0.0006135727277027077, "providing the": 0.0002897000271752105, "then proceed to": 0.0004889531170775863, "longer execution": 0.0005202045671414484, "it is not": 0.0002481933251598943, "logic needed": 0.0006135727277027077, "using a simple": 0.00035960953157627415, "and 78 0": 0.0007069187243653962, "have a combination": 0.0011783702665424623, "camera performance": 0.000672434525056636, "been": -0.0013043177834778934, "content does": 0.0006135727277027077, "describes how the": 0.0009321998113319216, "we will use": 0.001161285577654234, "proceedings of the": 0.00012598886083355356, "that in some": 0.0004148160397587865, "be scheduled register": 0.0007069187243653962, "cation of core": 0.0007069187243653962, "core the interface": 0.0007069187243653962, "arcs in the": 0.0004767652234671566, "46 2 bw": 0.0007069187243653962, "energy j 44": 0.0007069187243653962, "priority of the": 0.0010063484004902334, "for the processing": 0.0005547272108491349, "information when the": 0.0005416219901074968, "13994805601521energy": 0.0006135206549939151, "has the attributes": 0.0019441865744195422, "fast as possible": 0.0005031742002451167, "is analogous to": 0.0003301382272650751, "to any bus": 0.0007069187243653962, "synopsys with": 0.000672434525056636, "le or": 0.0006135727277027077, "however it does": 0.0004205182715313984, "their register age": 0.0028276748974615847, "updated thus we": 0.0007069187243653962, "our register set": 0.0007069187243653962, "real time scheduling": 0.0027134587057751876, "s will be": 0.0004366847692560899, "solutions through": 0.0006135727277027077, "containing": 1.3558450266219793e-05, "increased size since": 0.0007069187243653962, "technology roadmap": 0.0006135727277027077, "systems scheduling": 0.0004611884233198302, "complex": 1.3286706230307285e-05, "core library": 0.000672434525056636, "models down": 0.000672434525056636, "several": -0.0005959899011335109, "was directly related": 0.0006480621914731808, "wrapper version": 0.002689738100226544, "overhead is": 0.0005814035982828612, "multiplexing pipelining": 0.000672434525056636, "processor prefetch": 0.0006135727277027077, "monotonic": 0.0036321970425739927, "though go is": 0.0007069187243653962, "request into a": 0.0007069187243653962, "this prefetching": 0.0006135727277027077, "bias where": 0.000672434525056636, "overhead in": 0.0002767235126454693, "thus one": 0.0003625476169992383, "cycle": 0.0016854021186328903, "may write to": 0.0005891851332712312, "penalty involving a": 0.0007069187243653962, "codec compressor": 0.000672434525056636, "lines with a": 0.0005302669797606055, "systems a new": 0.0005547272108491349, "greatest": 0.00019136902205927405, "a naive": 0.00034991731919541044, "a high priority": 0.0005031742002451167, "internals at": 0.000672434525056636, "as possible but": 0.0006136248092516172, "internals as": 0.000672434525056636, "constraint from": 0.0004611884233198302, "time systems": 0.0002937753880839251, "be modeled": 0.00026016065447130105, "design complexity": 0.0011093602564952738, "stat register is": 0.0007069187243653962, "monitored": 0.000553400055332075, "the scheduling above": 0.0007069187243653962, "addr and": 0.00115825600447389, "from having": 0.00038576873972901294, "the prefetching technique": 0.0014138374487307924, "heuristic are": 0.000579128002236945, "performance penalty in": 0.0005891851332712312, "of our update": 0.0007069187243653962, "all petri": 0.0006135727277027077, "reduced execution": 0.0004957258239155829, "a 1": 0.00013267669308526269, "summarizes size performance": 0.0007069187243653962, "registers from highest": 0.0014138374487307924, "and elaborate on": 0.0006136248092516172, "perform as well": 0.0004176199750299741, "power for": 0.0007902604785711107, "when prefetching was": 0.0012961243829463615, "be as simple": 0.0005416219901074968, "we can analyze": 0.0005202487233732743, "advanced": 0.00024230937670801926, "average power and": 0.0007069187243653962, "cores whose": 0.000672434525056636, "peripheral bus": 0.006051910725509724, "a b": 0.0005178303239679921, "a a": 0.0011746998851930076, "their programming": 0.0006135727277027077, "some common": 0.0004219690304817812, "interface between a": 0.0006136248092516172, "with the ag": 0.0006480621914731808, "schedule for prefetching": 0.0007069187243653962, "address and": 0.000646182734641032, "and have simple": 0.0007069187243653962, "rather rare situation": 0.0007069187243653962, "1 this simple": 0.0006480621914731808, "the 14th acm": 0.000456617617534367, "the interface": 0.0013229909946556328, "7 therefore": 0.0004611884233198302, "update depen": 0.000672434525056636, "type noti cation": 0.0007069187243653962, "to be prefetched": 0.002454499237006469, "in adjust more": 0.0007069187243653962, "on real": 0.0003109456498157907, "summarized in table": 0.0003539582358397183, "combined however a": 0.0007069187243653962, "combinations of registers": 0.0014138374487307924, "retarget a design": 0.0007069187243653962, "pvci speci es": 0.0007069187243653962, "per then from": 0.0007069187243653962, "provides regarding register": 0.0007069187243653962, "con guration registers": 0.0014138374487307924, "ics": 0.0006193331461506452, "ics association": 0.000672434525056636, "by mapping the": 0.0004767652234671566, "core": 0.020925407034156678, "a system although": 0.0007069187243653962, "in order to": 0.0011884577218343009, "and respectively": 0.00031221626087154234, "with a core": 0.0006480621914731808, "while processing": 0.0004957258239155829, "is a uart": 0.0007069187243653962, "order to implement": 0.0008733695385121798, "rd strobe": 0.000672434525056636, "in contrast a": 0.0004441117421466276, "1439 33978 7": 0.0007069187243653962, "write will be": 0.0006480621914731808, "prefetch the core": 0.0007069187243653962, "prefetching on": 0.002478629119577915, "six cycles": 0.00231651200894778, "may tr computer": 0.0007069187243653962, "s update": 0.0005357099651292578, "for a given": 0.00017692404529996082, "first we annotate": 0.0007069187243653962, "to go was": 0.0007069187243653962, "accommodate": 0.0007458964872566307, "core has": 0.0012271454554054154, "capacities continue their": 0.0007069187243653962, "synopsys analysis": 0.000672434525056636, "necessary to distinguish": 0.0005302669797606055, "only need to": 0.0003010306018736279, "work although": 0.0004957258239155829, "a write to": 0.0037913539307524776, "prefetched if": 0.000672434525056636, "rm time required": 0.0007069187243653962, "access was": 0.0004856981143768762, "problem is as": 0.0010225698315866282, "on a priority": 0.0005702236393365326, "wrapper we note": 0.0007069187243653962, "was half of": 0.0007069187243653962, "synthesis": 0.001486679228222317, "head": 0.00015416228513152698, "medium": 0.00018647412181415767, "approach increases": 0.0005546801282476369, "cases of register": 0.0007069187243653962, "to real time": 0.000456617617534367, "worst case scenario": 0.00042351755343008213, "wrappers both non": 0.0007069187243653962, "heap": 0.0015071545095449008, "but rather just": 0.0006136248092516172, "the address": 0.000854551866668331, "refreshing": 0.0009533685984327543, "fifo cannot": 0.000672434525056636, "analyzing whether a": 0.0007069187243653962, "wrp addr": 0.000672434525056636, "versions": 0.0002454269889302858, "therefore needed": 0.0005357099651292578, "prefetch unit using": 0.0007069187243653962, "performance 25 only": 0.0007069187243653962, "design automation": 0.00434688592657482, "respectively therefore": 0.00043664770553437406, "core s registers": 0.002120756173096188, "converter which": 0.000579128002236945, "that effectively eliminates": 0.0007069187243653962, "xed set of": 0.0006136248092516172, "among registers": 0.000672434525056636, "every idle cycle": 0.0007069187243653962, "performance and": 0.0006410303516727815, "constructed": 2.7292168728461543e-05, "w o pf": 0.0028276748974615847, "nj": 0.0013749408518437375, "no": -0.00989957413327491, "more power the": 0.0007069187243653962, "nd": 0.00017606377951986146, "ne": 0.00021365864956317607, "digital camera power": 0.0007069187243653962, "provide us": 0.0008112584439164029, "size power and": 0.0007069187243653962, "heuristics we": 0.0005070901677208704, "a 60 and": 0.0007069187243653962, "ns": 0.0017225764992792685, "as little as": 0.0009224551402349954, "provide further details": 0.0006480621914731808, "registers of": 0.0012797668737632225, "mechanism to eliminate": 0.0006480621914731808, "system design java": 0.0007069187243653962, "bw and prefetch": 0.0007069187243653962, "registers or": 0.00043664770553437406, "satisfies user": 0.000672434525056636, "it to": 0.00012700278583104897, "robert walker": 0.000672434525056636, "comes at a": 0.0005031742002451167, "do into": 0.000672434525056636, "to analyze all": 0.0005891851332712312, "control to": 0.00034991731919541044, "longer": 5.9137691148685646e-05, "the length of": 0.00037530199765357036, "these times": 0.0004265889579210741, "a hard real": 0.00044808108451851775, "s internals": 0.0033621726252831803, "max age register": 0.0007069187243653962, "we need": 0.0007446483476339318, "by adding real": 0.0007069187243653962, "be modeled in": 0.0004712664564041312, "input data": 0.00029171477350266344, "nanoseconds and": 0.0006135727277027077, "varying": 0.00010834929139516753, "computation": -0.0007274190260940514, "size overhead than": 0.0007069187243653962, "another method": 0.0003800461140912572, "caused both": 0.0005546801282476369, "bw the bw": 0.0007069187243653962, "table vi contains": 0.0012961243829463615, "size increase": 0.0009713962287537524, "c we": 0.00021367678389092712, "phase handshake": 0.0006135727277027077, "scheme deadline monotonic": 0.0007069187243653962, "age d": 0.000672434525056636, "version except": 0.0006135727277027077, "table i": 0.000973647914586716, "0 this indicates": 0.0007069187243653962, "involves translating": 0.0006135727277027077, "deadline of a": 0.0005302669797606055, "be much": 0.0004732800727848831, "thus complementary": 0.000672434525056636, "handle more": 0.0004219690304817812, "performance 13": 0.000579128002236945, "performance 11": 0.0006135727277027077, "do into the": 0.0007069187243653962, "performance 19": 0.0006135727277027077, "employed this overhead": 0.0007069187243653962, "register set passes": 0.0007069187243653962, "on bus peripherals": 0.0007069187243653962, "prefetch unit but": 0.0007069187243653962, "others if": 0.0004856981143768762, "cant performance": 0.000672434525056636, "for data": 0.00022203336636628421, "but size": 0.000672434525056636, "add the": 0.00024798743457219005, "the user of": 0.00042984929396413043, "quick": 0.0002552155371905481, "the vci the": 0.0007069187243653962, "using our real": 0.002120756173096188, "random transitions according": 0.0007069187243653962, "prefetching power mw": 0.0007069187243653962, "transitions figure": 0.000672434525056636, "cores representing the": 0.0007069187243653962, "to perform any": 0.0005031742002451167, "fifteen hundred gates": 0.0007069187243653962, "enable such interfacing": 0.0007069187243653962, "core figure 2": 0.0007069187243653962, "it requests": 0.0004767247579075345, "bridge with the": 0.0007069187243653962, "that data is": 0.0005547272108491349, "time in nanoseconds": 0.0007069187243653962, "analyze the register": 0.0006480621914731808, "rising clock": 0.000672434525056636, "accessed through": 0.0013441291605956521, "3 utilization": 0.000672434525056636, "a hard": 0.0003275391511154216, "to processor computation": 0.0007069187243653962, "b 40": 0.0006135727277027077, "portion of the": 0.0002461241331806374, "utilization bounds": 0.000579128002236945, "the same three": 0.0005416219901074968, "another e": 0.0004957258239155829, "thus our": 0.0002725019113627426, "and hence does": 0.0004889531170775863, "transfer vhdl models": 0.0007069187243653962, "designer hours": 0.000672434525056636, "consumption in fact": 0.0014138374487307924, "red a transition": 0.0007069187243653962, "is a 100": 0.0006136248092516172, "the inputs and": 0.00044808108451851775, "initiate the": 0.0004094330803335663, "the rst": 0.0012062716016806429, "any performance penalty": 0.0007069187243653962, "of a wrapper": 0.0014138374487307924, "the communication": 0.00021869921906646775, "be maintained in": 0.0004767652234671566, "caches a": 0.00040562922195820145, "ready line the": 0.0007069187243653962, "request will": 0.0004421563531523868, "can use": 0.0002954160298079207, "overcome the performance": 0.0006480621914731808, "tures the rst": 0.0007069187243653962, "simpler than": 0.0003036791625705869, "some requirement on": 0.0007069187243653962, "based systems an": 0.0007069187243653962, "memory": 0.0001415138795226492, "so in a": 0.0005031742002451167, "to write": 0.00023607856642819786, "provide further": 0.0005070901677208704, "performance overhead thus": 0.0007069187243653962, "outputs": 0.00013747850397194226, "unit will add": 0.0007069187243653962, "bus provider": 0.000672434525056636, "this simple interpretation": 0.0007069187243653962, "indicates the number": 0.0004069131714593598, "constraint de": 0.001344869050113272, "internal behavior and": 0.0007069187243653962, "dummy register": 0.000672434525056636, "a static": 0.0007677746248545121, "dominate so the": 0.0007069187243653962, "how the register": 0.0006480621914731808, "process set": 0.0017373840067108355, "with special age": 0.0007069187243653962, "the deadline for": 0.0006136248092516172, "the impacts": 0.0005546801282476369, "signal that": 0.000448043053531884, "for synthesis": 0.00041341247084872307, "time scheduling heuristics": 0.0007069187243653962, "likewise a processor": 0.0007069187243653962, "be mapped": 0.0003060364256889408, "internals the wrapper": 0.0007069187243653962, "performed": -2.8555735943411094e-05, "so the": 0.0004982266711973448, "respectively 5 25": 0.0007069187243653962, "read again requiring": 0.0007069187243653962, "a good": 0.00013054662824545023, "requirements": 8.22591837479182e-05, "registers with random": 0.0007069187243653962, "cation type and": 0.0007069187243653962, "prefetching heuristic will": 0.0007069187243653962, "and vahid bus": 0.0007069187243653962, "requests and as": 0.0006480621914731808, "prefetching increases energy": 0.0007069187243653962, "are read only": 0.0011094544216982698, "multiplexed": 0.0003498876224017929, "interrupts will require": 0.0007069187243653962, "allow for the": 0.00041210047264652596, "version except that": 0.0007069187243653962, "marketability": 0.0005546330536377543, "in all three": 0.0024121204218968653, "deadline monotonic priority": 0.005184497531785446, "these examples": 0.00029482358137190243, "the total": 0.00017234928809949296, "cores representing": 0.000672434525056636, "indicate that a": 0.0008596985879282609, "core s behavior": 0.0007069187243653962, "of time required": 0.00048264208165825804, "miss prediction for": 0.0007069187243653962, "to each": 0.00021029394499690374, "cation type": 0.001344869050113272, "again b": 0.0005546801282476369, "and stat this": 0.0014138374487307924, "mainly": 0.0001191979802267022, "2 a with": 0.0005547272108491349, "architectures and": 0.0006193857121959813, "we introduced prefetching": 0.0007069187243653962, "possible table": 0.0005357099651292578, "which must": 0.00026088569755084053, "wrapper the average": 0.0007069187243653962, "we now rede": 0.0007069187243653962, "registers have the": 0.0007069187243653962, "structures we will": 0.0006480621914731808, "2004 boston ma": 0.0004957679023320091, "a high": 0.00015214777925992175, "appropriate prefetch": 0.000672434525056636, "with various": 0.00030138222955117467, "arbitration data": 0.000672434525056636, "one cycle old": 0.0007069187243653962, "b and c": 0.00027447116355431086, "set is schedulable": 0.0006136248092516172, "quickly indicate": 0.000672434525056636, "only and updated": 0.0014138374487307924, "the next data": 0.0005416219901074968, "processor register age": 0.0007069187243653962, "line and a": 0.0005031742002451167, "quantitative approach real": 0.0007069187243653962, "d into the": 0.0005702236393365326, "wait while": 0.0006135727277027077, "six cycles respectively": 0.0007069187243653962, "until the": 0.0004534405002901553, "the above information": 0.0006480621914731808, "responsible for": 0.00046772981186545714, "prefetched which": 0.000672434525056636, "possibilities": 0.00014063906830365773, "to eliminate all": 0.0005031742002451167, "a copy": 0.0002545545324672152, "or priority queue": 0.0007069187243653962, "although the use": 0.0005302669797606055, "whether a set": 0.0005547272108491349, "registers when": 0.001521270503162611, "as early": 0.00037211255199798987, "transfer items": 0.000672434525056636, "a lack of": 0.00039516377890352374, "by replacing acm": 0.0007069187243653962, "digital converter which": 0.0007069187243653962, "i comparison": 0.000579128002236945, "1500 gates per": 0.0007069187243653962, "core to any": 0.0007069187243653962, "of cores": 0.00115825600447389, "examined three": 0.0004856981143768762, "core can immediately": 0.0007069187243653962, "are shown": 0.00013182049142391165, "time prefetching rtpf": 0.0014138374487307924, "registers whose": 0.000579128002236945, "to minimize this": 0.0010063484004902334, "architecture for": 0.000933277398241333, "hit means that": 0.0007069187243653962, "1 the update": 0.0006480621914731808, "for each of": 0.0006179519388087792, "bus may": 0.0012271454554054154, "to other": 0.0003161480367880452, "were measured for": 0.0005891851332712312, "priorities as assigned": 0.0007069187243653962, "ccd data codec": 0.0007069187243653962, "bridge places": 0.000672434525056636, "at the adjust": 0.0007069187243653962, "more advanced features": 0.0007069187243653962, "the addresses": 0.00038286025348131466, "larger core": 0.0006135727277027077, "this read": 0.0005202045671414484, "1000": 0.00015113400589602565, "features of": 0.000599884750107726, "of another": 0.00048369418576163704, "output prefetched data": 0.0007069187243653962, "that we propose": 0.0004767652234671566, "provided a taxonomy": 0.0007069187243653962, "6 b shows": 0.0005302669797606055, "have been": 9.481228994745695e-05, "down to gates": 0.0007069187243653962, "stat this core": 0.0014138374487307924, "its execution relative": 0.0007069187243653962, "the read data": 0.0006480621914731808, "given that data": 0.0007069187243653962, "replaced by": 0.00016238222653746783, "age constraint process": 0.0007069187243653962, "over 1500": 0.000672434525056636, "at unknown": 0.000672434525056636, "we know that": 0.00023083298403630027, "four and": 0.00043147123976246704, "writes can": 0.0005202045671414484, "4 experiments with": 0.0005702236393365326, "and analysis": 0.0010958433993007357, "known to": 0.00036625356342430496, "worst case": 0.00033088217648638725, "bw controller": 0.000672434525056636, "at a random": 0.0016641816325474047, "register may require": 0.0007069187243653962, "require": -0.00028723018742602265, "when reading a": 0.0007069187243653962, "bus between the": 0.0012272496185032344, "copied into": 0.00041341247084872307, "r": 0, "simple de nition": 0.0007069187243653962, "constraint for": 0.0003773203289902925, "of update arcs": 0.0014138374487307924, "and": 0, "consume more": 0.0005546801282476369, "approximately 5000 instructions": 0.0007069187243653962, "cores we": 0.002454290910810831, "data must rst": 0.0007069187243653962, "vci virtual socket": 0.0007069187243653962, "priority to each": 0.0012272496185032344, "if the status": 0.0006480621914731808, "into a wrapper": 0.0007069187243653962, "any": -0.004655316996290367, "a schedule that": 0.0009044862352583959, "wrappers introduce": 0.000672434525056636, "i summarizes": 0.0005546801282476369, "are small": 0.0002700589503639324, "3 pvci wrapper": 0.0007069187243653962, "additional 5": 0.000579128002236945, "provided 8 future": 0.0007069187243653962, "write is treated": 0.0007069187243653962, "multiple": -4.585487365955172e-05, "behavior we": 0.0006959573489386719, "bound for four": 0.0007069187243653962, "many propose separating": 0.0007069187243653962, "with n registers": 0.0007069187243653962, "we introduce prefetching": 0.0007069187243653962, "special age and": 0.0007069187243653962, "there is an": 0.00019553928845729361, "of increased": 0.00036031175459629944, "the time for": 0.00032311879210341395, "registers for the": 0.0005202487233732743, "1 hour simulation": 0.0007069187243653962, "write requests": 0.0013099431166031222, "include the": 0.00016800681306624658, "with no area": 0.0007069187243653962, "if a": 0.00030457691026209875, "7 conclusions": 0.00031614040175245803, "the two cores": 0.0007069187243653962, "as another": 0.00031614040175245803, "prefetch unit by": 0.0007069187243653962, "add any outgoing": 0.0007069187243653962, "constraints speci ed": 0.0007069187243653962, "made to eliminate": 0.0006480621914731808, "unit but in": 0.0007069187243653962, "schedule the prefetching": 0.0007069187243653962, "prefetching work a": 0.0007069187243653962, "they represent the": 0.0005112849157933141, "then applying": 0.0003800461140912572, "transition will": 0.0005357099651292578, "describe one": 0.0005202045671414484, "following prefetch heuristics": 0.0007069187243653962, "straightforward process scheduling": 0.0007069187243653962, "the minor cycle": 0.0035345936218269805, "output and status": 0.0007069187243653962, "schedulability test failed": 0.0007069187243653962, "of 66 7": 0.0006480621914731808, "the list is": 0.0004331990737834623, "dencies we concluded": 0.0007069187243653962, "architecture research interface": 0.0007069187243653962, "occur prior": 0.0006135727277027077, "systems inventra": 0.000672434525056636, "can accommodate": 0.0011954704354068615, "data register read": 0.0007069187243653962, "relatively the": 0.0006135727277027077, "a mapping of": 0.0004712664564041312, "models we": 0.0003048500495568675, "res stat": 0.000672434525056636, "is connected to": 0.0003355166722222849, "regarding": 0.00040844341016556794, "are updated at": 0.0005302669797606055, "n processes": 0.0008351690588742361, "however the wrapper": 0.0007069187243653962, "dependency model in": 0.0007069187243653962, "mapped": 0.00011997736869286303, "a process": 0.0030617646584600315, "instead we": 0.00022598776328513435, "structured although": 0.000672434525056636, "meet their": 0.00043664770553437406, "association year": 0.000672434525056636, "tion then the": 0.0006480621914731808, "at least four": 0.0004712664564041312, "iv we see": 0.0006480621914731808, "fails": 0.00010303390107058284, "the cyclic executive": 0.0012961243829463615, "read cycle of": 0.0014138374487307924, "so we": 0.00014578607172588127, "are limited to": 0.00039738933697529413, "which would have": 0.00048264208165825804, "of bytes in": 0.0006136248092516172, "from and to": 0.0005547272108491349, "core we": 0.003328080769485822, "mapping to": 0.0003539281935518351, "will have the": 0.0007052013090540605, "core3 example": 0.000672434525056636, "come": 0.00031224723604216247, "to their age": 0.0006480621914731808, "to interface": 0.0008531779158421482, "as a result": 0.00019504386845271097, "information is": 0.00034968994327325316, "this constraint": 0.0006027644591023493, "scheduling given an": 0.0007069187243653962, "and energy penalties": 0.0007069187243653962, "multiprogramming in": 0.000448043053531884, "vahid external": 0.000672434525056636, "just like": 0.00032907280142825543, "inventra library": 0.000672434525056636, "ccd s non": 0.0007069187243653962, "volatile update register": 0.0007069187243653962, "rst chart in": 0.0014138374487307924, "was idle": 0.000579128002236945, "the attributes of": 0.0013209538593941315, "will be such": 0.0006136248092516172, "a fast": 0.0002084715149346724, "c output signal": 0.0007069187243653962, "core based systems": 0.0012961243829463615, "translating this read": 0.0007069187243653962, "associated with keeping": 0.0007069187243653962, "and of pvci": 0.0007069187243653962, "registers are": 0.0014075992170201274, "re ect": 0.00039189597011744516, "to burns and": 0.0007069187243653962, "the addresses and": 0.0006136248092516172, "consumption in": 0.0024119156926130517, "the registers to": 0.0005891851332712312, "wires fifteen hundred": 0.0007069187243653962, "must provide some": 0.0006480621914731808, "the core2 situation": 0.0007069187243653962, "prefetched or a": 0.0007069187243653962, "would not need": 0.0005891851332712312, "is asserted when": 0.0007069187243653962, "relatively small when": 0.0006480621914731808, "the microprocessor": 0.0005357099651292578, "would not": 0.00037161752708774663, "register combinations prefetching": 0.0007069187243653962, "activity of the": 0.0009425329128082624, "15520 codec 1434": 0.0007069187243653962, "only access and": 0.0007069187243653962, "to satisfy given": 0.0006136248092516172, "cation with the": 0.0007069187243653962, "also evaluate the": 0.0005702236393365326, "standard was developed": 0.0007069187243653962, "converts": 0.0002638213409672075, "assignment and further": 0.0007069187243653962, "information 2": 0.0005202045671414484, "also assume": 0.00026235294969939875, "registers must be": 0.0006136248092516172, "wrapper as": 0.001344869050113272, "their priorities as": 0.0007069187243653962, "b are independent": 0.0005547272108491349, "clock cycles figure": 0.0007069187243653962, "vci is a": 0.0014138374487307924, "the developers": 0.00043664770553437406, "process computation": 0.000672434525056636, "of reduced": 0.00038286025348131466, "events": 0.00011423410523482566, "immediately recognized the": 0.0007069187243653962, "34556 8": 0.000672434525056636, "1 then": 0.00017362494540015054, "buffer that": 0.0004611884233198302, "implements": 0.0003134933183052441, "by deadline monotonic": 0.0012961243829463615, "the widely": 0.000448043053531884, "we set": 0.00040543988857586795, "minimize": 0.0001907273645574013, "vol 7 no": 0.010368995063570892, "data register is": 0.0006480621914731808, "data register in": 0.0007069187243653962, "information a": 0.00032907280142825543, "we see": 0.00015366520289376528, "model": -0.0036838759074356957, "prefetching which": 0.0005070901677208704, "in addition": 0.00037357767083883017, "synthesis generates one": 0.0007069187243653962, "capture one picture": 0.0007069187243653962, "to store": 0.0002177669324075779, "ns 9835551555454305power": 0.000672434525056636, "update dependencies": 0.0033621726252831803, "optimizing a cost": 0.0007069187243653962, "to fact that": 0.0006480621914731808, "ve and a": 0.0007069187243653962, "interesting to": 0.00041609934705545123, "vahid after examining": 0.0007069187243653962, "captured": 0.0003002829487360257, "heuristic": 0.0019133940985768191, "dynamic mechanism for": 0.0006480621914731808, "complete execution after": 0.0007069187243653962, "5 3 3": 0.0004712664564041312, "5 3 2": 0.0004176199750299741, "three inputs while": 0.0007069187243653962, "set to also": 0.0007069187243653962, "also sets the": 0.0005702236393365326, "except": -1.35584502662198e-05, "5 3 4": 0.0004612275701174977, "13 4": 0.0003773203289902925, "results as expected": 0.0005891851332712312, "decompression": 0.0003772883065572118, "samples": 0.0001773115155614709, "for adjust figure": 0.0007069187243653962, "process scheduling problem": 0.0014138374487307924, "3 the": 5.267630279947321e-05, "scheduled": 0.0015355635262349898, "was roughly 1500": 0.0007069187243653962, "system on": 0.0003109456498157907, "constraint this": 0.0008439380609635623, "must rst": 0.0004957258239155829, "cycles of": 0.00031885593250281763, "a time thus": 0.0005891851332712312, "eliminate a": 0.00043147123976246704, "schedules": 0.00040862584304669883, "was pipelined": 0.000672434525056636, "approach can be": 0.0010098985164588854, "without providing": 0.0005546801282476369, "time during": 0.00033716764635552274, "g if register": 0.0007069187243653962, "process deadline the": 0.0007069187243653962, "current design in": 0.0007069187243653962, "register containing the": 0.0007069187243653962, "further simpli es": 0.0007069187243653962, "core2 the minor": 0.0007069187243653962, "the system core3": 0.0007069187243653962, "the system core2": 0.0007069187243653962, "read the controller": 0.0007069187243653962, "age constraints for": 0.0007069187243653962, "bus for": 0.0032142597907755467, "is the length": 0.0006314451098027322, "model for": 0.00027677040363194007, "the particular prefetch": 0.0007069187243653962, "in tightly constrained": 0.0007069187243653962, "provided": -0.00019265820823438648, "core that can": 0.0007069187243653962, "priorities as long": 0.0007069187243653962, "wrp addr and": 0.0007069187243653962, "control for": 0.0005678220537207011, "provides": -0.00019265820823438648, "provider": 0.0003388509639689044, "model re nement": 0.0007069187243653962, "system updates": 0.001344869050113272, "priority of": 0.0012059578463065258, "whenever we": 0.0003773203289902925, "communicate": 0.00014915710160557494, "time pre fetching": 0.0007069187243653962, "was relatively small": 0.0006480621914731808, "the time leading": 0.0007069187243653962, "register dependencies without": 0.0007069187243653962, "one of the": 0.00020240837412044491, "simulation time for": 0.0005891851332712312, "by external": 0.0005070901677208704, "on": 0, "complexity due": 0.0005357099651292578, "of": 0, "also updated to": 0.0006480621914731808, "registers when needed": 0.0007069187243653962, "we constructed": 0.000369621086878962, "is updated b": 0.0007069187243653962, "s must be": 0.00044808108451851775, "or": -0.019632660959805284, "hour simulation time": 0.0007069187243653962, "entities consisted": 0.000672434525056636, "communication": 0.00020304262205001028, "would decrease": 0.0004421563531523868, "data25625710241028512514 total for": 0.0007069187243653962, "the data": 0.002938001820715526, "determine": -0.00014393120827889172, "have fewer": 0.000448043053531884, "that have been": 0.0002628695349954301, "failed the": 0.0004421563531523868, "request is": 0.0006169147477894329, "write this": 0.00039849014513562047, "strictly": 0.0001897700712085566, "pvci using a": 0.0007069187243653962, "is key to": 0.0005031742002451167, "ci is the": 0.0012961243829463615, "register we calculate": 0.0007069187243653962, "of 25": 0.00033384012697862663, "required for these": 0.0006480621914731808, "cases a": 0.0005939143973641436, "three for": 0.0005070901677208704, "describe how": 0.0002383444321546645, "for each core": 0.0032403109573659037, "update by an": 0.0014138374487307924, "applying": -1.968042512001216e-06, "at random times": 0.0006136248092516172, "that it is": 0.0001526643881006225, "illustrates the": 0.0006129907878907552, "increase in design": 0.0007069187243653962, "vlsi april 26": 0.0005547272108491349, "on when a": 0.0007069187243653962, "per read": 0.000672434525056636, "two data": 0.00035189980425503185, "that prefetching a": 0.0007069187243653962, "of several": 0.0001892593701745448, "device prefetching": 0.000672434525056636, "multiple of the": 0.00038289275159297597, "spends": 0.00027165731343304196, "hardware software codesign": 0.0004441117421466276, "4k gates this": 0.0007069187243653962, "behavior having only": 0.0007069187243653962, "means that all": 0.0004266251678317711, "and is responsible": 0.0005202487233732743, "hard ware": 0.0004686044148164043, "bus wrappers does": 0.0007069187243653962, "registers the following": 0.0007069187243653962, "5": -0.011043371789890472, "event occurs therefore": 0.0007069187243653962, "after analyzing": 0.0005357099651292578, "not informed": 0.0006135727277027077, "separate": 4.797706942629725e-05, "includes": 1.3063429444589309e-05, "protocol to ensure": 0.0006136248092516172, "included": 5.717091889404262e-05, "of registers with": 0.0010832439802149936, "in the next": 0.00015555992817537986, "is replaced by": 0.0002851901940180412, "given by": 9.539069498800688e-05, "pi and within": 0.0007069187243653962, "cally": 0.0003174608663899284, "ments": 0.000194272160607441, "performs fewer": 0.0005546801282476369, "design that is": 0.0006136248092516172, "time bws": 0.000672434525056636, "000 cycles": 0.0005202045671414484, "lack": 0.00012076113844518977, "a standard": 0.00017092826796697954, "are given": 0.0001098080214053888, "for core1 and": 0.0007069187243653962, "associated condition": 0.000672434525056636, "respectively the latter": 0.0005547272108491349, "bus interface is": 0.0007069187243653962, "given an update": 0.0007069187243653962, "program": 5.167475997200407e-06, "implementation synthesis": 0.000672434525056636, "mips mi": 0.000672434525056636, "not needed": 0.0003025233540829436, "analysis techniques already": 0.0007069187243653962, "result in a": 0.00026640548269173337, "far": 5.904458301861259e-06, "and res": 0.0010141803354417407, "cyclic executive with": 0.0007069187243653962, "every six cycles": 0.0014138374487307924, "set fails the": 0.0007069187243653962, "worst": 0.00014971530314044683, "prediction for instruction": 0.0006480621914731808, "mhz ultra sparc": 0.0006480621914731808, "addition the increase": 0.0007069187243653962, "2002 22 lysecky": 0.0007069187243653962, "bus master": 0.002454290910810831, "of each such": 0.0004957679023320091, "results for the": 0.0004955944987356496, "attributes of": 0.0009484212052573741, "the register access": 0.0014138374487307924, "in our design": 0.0005202487233732743, "based ag noti": 0.002120756173096188, "core while": 0.0012271454554054154, "is made aware": 0.0007069187243653962, "having only 1000": 0.0007069187243653962, "registers in cores": 0.0007069187243653962, "2 pvci": 0.000672434525056636, "ack line": 0.000672434525056636, "can directly": 0.00038576873972901294, "as synopsys": 0.0006135727277027077, "rate": 0.0008063827219871988, "design": -0.00147404357612869, "to the bias": 0.0005547272108491349, "will generate": 0.0003539281935518351, "process register": 0.000672434525056636, "nor an access": 0.0007069187243653962, "core without": 0.0020173035751699085, "a register le": 0.0007069187243653962, "see a very": 0.0006480621914731808, "44 9": 0.0005546801282476369, "deadline for a": 0.0006480621914731808, "occur at": 0.0002775916545918995, "directly related": 0.000369621086878962, "time and": 0.000121559676770118, "speed features": 0.000672434525056636, "a status": 0.0017686254126095472, "a transition without": 0.0007069187243653962, "captured data to": 0.0007069187243653962, "can add": 0.00036719892453007067, "and with": 0.00016544108824319363, "provide bus wrapper": 0.0007069187243653962, "interfaces it took": 0.0007069187243653962, "2 b illustrates": 0.0006136248092516172, "our problem": 0.00030969285609799065, "core1 con guration": 0.0007069187243653962, "and codec was": 0.0014138374487307924, "the task of": 0.0005653942328242792, "ensuring that this": 0.0006480621914731808, "our real time": 0.005702236393365326, "register would not": 0.0007069187243653962, "possible therefore": 0.0006135727277027077, "a read only": 0.0009915358046640181, "than four": 0.0004019859487688419, "we read the": 0.0011404472786730653, "a processor": 0.0007150332964639936, "of time": 0.0011739459449571481, "1904": 0.0005546330536377543, "must rst be": 0.0006480621914731808, "external event that": 0.0006480621914731808, "several minor cycles": 0.0007069187243653962, "cycle which consists": 0.0007069187243653962, "b 5": 0.0008188661606671326, "strobing the ready": 0.0007069187243653962, "about 47 000": 0.0007069187243653962, "is updated whenever": 0.0005702236393365326, "updates inducements": 0.000672434525056636, "the idea being": 0.0006136248092516172, "overhead than the": 0.0006136248092516172, "cores 1": 0.000672434525056636, "serve as": 0.0002383444321546645, "and some external": 0.0006480621914731808, "register interdependencies using": 0.0007069187243653962, "process that": 0.000266125803422946, "more complex problems": 0.0005891851332712312, "have captured the": 0.0007069187243653962, "register age constraints": 0.0035345936218269805, "more efficient prefetch": 0.0007069187243653962, "to the core": 0.0039116249366206906, "equation": 6.679901497093043e-05, "model provides": 0.00040562922195820145, "response time less": 0.0005891851332712312, "b a": 0.0005464144078788436, "april 26 28": 0.0005547272108491349, "with the general": 0.0004712664564041312, "during internal": 0.000672434525056636, "for reads": 0.000579128002236945, "is unknown": 0.00029588408411024145, "updated to re": 0.0006480621914731808, "fig 3 pvci": 0.0007069187243653962, "interface versions using": 0.0007069187243653962, "a read this": 0.0007069187243653962, "would be bias": 0.0007069187243653962, "arcs and without": 0.0007069187243653962, "update at a": 0.002120756173096188, "can see a": 0.0010404974467465486, "register prefetch": 0.000672434525056636, "simplicity": 4.904363370217398e-05, "embedded architectures": 0.0011093602564952738, "register that is": 0.0011094544216982698, "from the ccd": 0.0006480621914731808, "was only": 0.0010439360234080078, "from the internal": 0.0005702236393365326, "to a process": 0.0013100543077682696, "pression decompression": 0.0006135727277027077, "scheduling method that": 0.0006480621914731808, "616 47 072": 0.0007069187243653962, "camera as shown": 0.0007069187243653962, "and from": 0.00018345836825107281, "fifo cannot be": 0.0007069187243653962, "register has been": 0.0012961243829463615, "go is a": 0.0007069187243653962, "2002 table i": 0.0007069187243653962, "occurs over": 0.0006135727277027077, "been interested mainly": 0.0007069187243653962, "this re": 0.0009223768466396604, "be used to": 0.000236886015736221, "attempt at developing": 0.0007069187243653962, "data pertaining to": 0.0014138374487307924, "in accord": 0.0004856981143768762, "dependencies provide": 0.000672434525056636, "core without a": 0.002120756173096188, "performance and power": 0.001060533959521211, "we only": 0.00031456761250098957, "marketability we": 0.000672434525056636, "wrappers prefetching thus": 0.0007069187243653962, "regarding maximum": 0.000672434525056636, "core3 fig": 0.000672434525056636, "our register": 0.00115825600447389, "to fact": 0.0004856981143768762, "further by rate": 0.0007069187243653962, "the heuristics for": 0.0007069187243653962, "chip bus the": 0.0007069187243653962, "from prefetching adding": 0.0007069187243653962, "increases in size": 0.0006136248092516172, "in ns": 0.0011093602564952738, "in nj": 0.0012271454554054154, "a register has": 0.0006480621914731808, "might": -4.2161104045313027e-05, "consider the core": 0.0006480621914731808, "bw architecture": 0.000672434525056636, "in design complexity": 0.0007069187243653962, "largest": 6.13291521099177e-05, "to keep": 0.0007143555098523875, "randomly externally": 0.000672434525056636, "to a processor": 0.00039516377890352374, "overall improvement in": 0.0005891851332712312, "transition without incoming": 0.0007069187243653962, "time when bus": 0.0007069187243653962, "updated randomly from": 0.0007069187243653962, "small performance improvement": 0.0007069187243653962, "ocb if a": 0.0007069187243653962, "see the impacts": 0.0007069187243653962, "present a": 0.00012741483676097405, "i e busy": 0.0007069187243653962, "of this": 3.3485181952682876e-05, "sense that": 0.00036296812462632605, "is written in": 0.00036410156086490175, "of s will": 0.0005302669797606055, "goal is": 0.00032531386579542513, "paradigm fast": 0.000672434525056636, "of periodic processes": 0.0005891851332712312, "772 3088": 0.000672434525056636, "handle sporadic processes": 0.0007069187243653962, "a result of": 0.00024571043142934326, "go is updated": 0.0007069187243653962, "time prefetching will": 0.0007069187243653962, "where different": 0.0004421563531523868, "consisted of a": 0.0005031742002451167, "techniques for embedded": 0.0011094544216982698, "that the data": 0.0013602749854797122, "need three": 0.0005202045671414484, "perhaps via a": 0.0007069187243653962, "minas dasygenis": 0.000672434525056636, "automation": 0.002887920449984701, "size caused": 0.0012271454554054154, "require different amounts": 0.0006480621914731808, "how the system": 0.0004660999056659608, "design for embedded": 0.0007069187243653962, "ns overhead associated": 0.0007069187243653962, "process deadline": 0.000672434525056636, "register containing": 0.000672434525056636, "even though the": 0.00027115973554035555, "more often to": 0.0006136248092516172, "any further analysis": 0.0007069187243653962, "taxonomy of register": 0.0007069187243653962, "since the": 7.706982405791124e-05, "gates per": 0.0006135727277027077, "heuristic we can": 0.0014138374487307924, "setting the": 0.00048250864067225714, "we demonstrated that": 0.0017675553998136933, "core with its": 0.0007069187243653962, "passes": 0.00015014147436801285, "assert the ack": 0.0007069187243653962, "utilization": 0.0022888291337581986, "queue structured register": 0.0007069187243653962, "we repeat": 0.0003560047002145784, "created for": 0.00033384012697862663, "where the corresponding": 0.0005547272108491349, "xed set": 0.000579128002236945, "exist 5 3": 0.0007069187243653962, "set have a": 0.0006480621914731808, "4 4 prefetching": 0.0007069187243653962, "set with n": 0.0005702236393365326, "cores with prefetching": 0.0007069187243653962, "instruction": 0.00016046389915655508, "without prefetching because": 0.0007069187243653962, "eliminated one": 0.000672434525056636, "examples to analyze": 0.0007069187243653962, "a simple version": 0.0005416219901074968, "test the": 0.00022251902863920875, "up to this": 0.000456617617534367, "registers or trigger": 0.0007069187243653962, "register set that": 0.0007069187243653962, "prefetching to prefetch": 0.0007069187243653962, "register set fails": 0.0007069187243653962, "read an": 0.0005202045671414484, "as possible therefore": 0.0007069187243653962, "identical for caches": 0.0007069187243653962, "read as": 0.0004094330803335663, "the camera": 0.0010382458268305178, "be designed the": 0.0007069187243653962, "these two": 0.000217800841689261, "peripheral as": 0.000672434525056636, "added": 0.00014221036967085153, "2 denotes": 0.0004767247579075345, "old a constraint": 0.0007069187243653962, "task is to": 0.00036108134562629415, "a bw satisfying": 0.0007069187243653962, "core developer builds": 0.0007069187243653962, "register write": 0.0011093602564952738, "with equal": 0.0003322222680501153, "measured": 0.00012941419443438995, "unit will be": 0.0006136248092516172, "by translating this": 0.0007069187243653962, "the mapping": 0.00022958433098695043, "cores using synopsys": 0.0007069187243653962, "stat this": 0.001344869050113272, "structured the": 0.001664040384742911, "registers that are": 0.0017675553998136933, "bus peripherals": 0.000672434525056636, "heuristic in": 0.0004265889579210741, "need not": 0.0001795453453843013, "include volatile": 0.000672434525056636, "requiring 215 204": 0.0007069187243653962, "registers note that": 0.0007069187243653962, "heuristic is": 0.0003539281935518351, "design for consumer": 0.0007069187243653962, "penalty": 0.0012967553694665655, "core2 calculates the": 0.0007069187243653962, "cation scheme": 0.000672434525056636, "of a codec": 0.0007069187243653962, "up the core": 0.0007069187243653962, "reuse of": 0.00035813170133900074, "hit": 0.000654640369721644, "core internals this": 0.0007069187243653962, "another direction": 0.000448043053531884, "the fifo core": 0.0007069187243653962, "s architecture": 0.0004767247579075345, "until the internals": 0.0007069187243653962, "have acm transactions": 0.0006480621914731808, "simpli ed": 0.0010714199302585155, "penalty while": 0.000579128002236945, "to capture one": 0.0007069187243653962, "next rising": 0.000672434525056636, "ideally a future": 0.0007069187243653962, "activity": 0.0003331201224714462, "on larger core": 0.0007069187243653962, "status information 2": 0.0007069187243653962, "simpli es": 0.000579128002236945, "highest priority when": 0.0007069187243653962, "bart": 0.0003538981563632115, "our cores table": 0.0007069187243653962, "on this example": 0.0005031742002451167, "arc": 0.0003900215249497391, "are": 0, "performance 9": 0.0005357099651292578, "performance 7": 0.0005546801282476369, "register write will": 0.0007069187243653962, "synthesizable vhdl": 0.0006135727277027077, "related register and": 0.0007069187243653962, "that these cores": 0.0014138374487307924, "onto the": 0.0004264650524488397, "expected the size": 0.0006480621914731808, "to the time": 0.000333325831247084, "various": -3.8272839132053884e-05, "2 mapping": 0.0005546801282476369, "consecutive": 0.00011765207172366041, "then set the": 0.0005302669797606055, "core internal register": 0.0007069187243653962, "both two and": 0.0005891851332712312, "prefetching resulted in": 0.0012961243829463615, "have the highest": 0.00048264208165825804, "an output": 0.0002767235126454693, "initially": 0.0001299815605872727, "prefetching we increase": 0.0007069187243653962, "digital camera was": 0.0014138374487307924, "while providing": 0.00039849014513562047, "is known to": 0.0005653942328242792, "behavior so": 0.000579128002236945, "measured using synopsys": 0.0007069187243653962, "performance w": 0.0012271454554054154, "imposed register access": 0.0007069187243653962, "c": -0.0034626788122006434, "need not incur": 0.0007069187243653962, "of performance": 0.0004959748691443801, "previously": 3.441102504524861e-05, "prefetching did": 0.0006135727277027077, "completion of": 0.00027333085391105803, "were to": 0.0003036791625705869, "smaller access": 0.000672434525056636, "to all": 0.00028267764270909276, "arbitrarily": 0.00010443349161594313, "necessarily at": 0.000579128002236945, "interface to": 0.0002907017991414306, "indicates completion": 0.0012271454554054154, "we immediately recognized": 0.0007069187243653962, "need a mechanism": 0.0005891851332712312, "072 table": 0.000672434525056636, "interference of a": 0.0007069187243653962, "in core2 and": 0.0007069187243653962, "affect both the": 0.0006136248092516172, "petri net models": 0.0005416219901074968, "types would": 0.0005357099651292578, "due": -0.0011666384325452871, "pf": 0.003581013074069513, "register can be": 0.0006136248092516172, "on overall": 0.0004265889579210741, "pi": 0.0003975698019939924, "we cannot": 0.00019355519332375036, "year international technology": 0.0007069187243653962, "to evaluate different": 0.0005891851332712312, "busy or": 0.0005070901677208704, "in size power": 0.0007069187243653962, "a transition however": 0.0007069187243653962, "tokens that": 0.0005202045671414484, "in energy": 0.0016377323213342652, "could allow": 0.0004767247579075345, "was 25": 0.000579128002236945, "for an integrated": 0.0006136248092516172, "these events occur": 0.0006136248092516172, "s marketability": 0.000672434525056636, "13994805601521energy w o": 0.0007069187243653962, "behavior": -5.756947637876765e-05, "its deadline di": 0.0007069187243653962, "advantages of being": 0.0006136248092516172, "the pvci is": 0.0014138374487307924, "execution the deadline": 0.0007069187243653962, "write request will": 0.0007069187243653962, "t prefetching for": 0.0007069187243653962, "and s0 go0": 0.0007069187243653962, "after the": 0.00031597089184478525, "n registers and": 0.0006480621914731808, "were relatively the": 0.0007069187243653962, "widely": 0.00010164671062652472, "the gcd calculator": 0.0007069187243653962, "can keep ack": 0.0007069187243653962, "can write to": 0.0005891851332712312, "mips": 0.0005104310743810962, "constraints of 10": 0.0007069187243653962, "lower": -5.470764148903378e-05, "that a and": 0.0004176199750299741, "transferred rst from": 0.0014138374487307924, "the above": 0.00013541825644175346, "analysis": -0.002284712283064676, "no longer": 0.00016600622085487463, "edge": 5.634729091179487e-05, "scheduling heuristics": 0.0004767247579075345, "compiler performance": 0.0005546801282476369, "peripherals serial": 0.000672434525056636, "scale integration": 0.0003800461140912572, "that a single": 0.0003567382459166664, "intervals and a": 0.0006480621914731808, "t our requirements": 0.0007069187243653962, "register heap": 0.002689738100226544, "its deadline": 0.0012059578463065258, "addresses such as": 0.0007069187243653962, "with respective": 0.0004686044148164043, "technique in order": 0.0005702236393365326, "wrapper must hold": 0.0007069187243653962, "intervals": 0.00026447332904125435, "some method of": 0.0005547272108491349, "and those": 0.0002254846354282396, "a new direction": 0.0012961243829463615, "the prefetching for": 0.0007069187243653962, "pvci wrapper same": 0.0007069187243653962, "variety of": 0.00015366520289376528, "this size increase": 0.0006480621914731808, "over 1500 cycles": 0.0007069187243653962, "for example a": 0.00023370254623044845, "internal bus between": 0.0006480621914731808, "queue used": 0.000672434525056636, "represents the period": 0.0007069187243653962, "with interrupts": 0.0006135727277027077, "wrapper ccd 1661": 0.0007069187243653962, "custom hw": 0.0012271454554054154, "write occurs it": 0.0007069187243653962, "have register": 0.000672434525056636, "with interrupts will": 0.0007069187243653962, "time it requested": 0.0006480621914731808, "naive prefetching": 0.000672434525056636, "is important to": 0.0006501259116259786, "wrappers we": 0.0006135727277027077, "with incoming": 0.0022187205129905476, "write to": 0.003672241396764893, "for i": 0.0002201143517893456, "bus we": 0.0005202045671414484, "for a": 8.267591734846695e-05, "the captured data": 0.0007069187243653962, "the status indicates": 0.0007069187243653962, "technique for converting": 0.0005891851332712312, "core by making": 0.0007069187243653962, "catthoor dimitrios soudris": 0.0007069187243653962, "in the bus": 0.0011094544216982698, "in these": 0.00013332256826461246, "period that corresponds": 0.0007069187243653962, "written with the": 0.0010404974467465486, "reduce energy": 0.0005070901677208704, "combined however": 0.000672434525056636, "singly structured we": 0.002120756173096188, "w pf gates": 0.0007069187243653962, "in our real": 0.0006136248092516172, "bottleneck ieee transactions": 0.0007069187243653962, "however because the": 0.00044031795313137723, "current design": 0.0004856981143768762, "for 2": 0.00022251902863920875, "stated earlier": 0.00040562922195820145, "26692638617211506performance w o": 0.0007069187243653962, "possible but it": 0.0007069187243653962, "2002 20": 0.000672434525056636, "3 heuristics": 0.000579128002236945, "2002 22": 0.000672434525056636, "note that our": 0.0003461113185557864, "lowest are": 0.000672434525056636, "2002 28": 0.000672434525056636, "attractive due": 0.0005357099651292578, "will always": 0.0004801594220456902, "mance size": 0.000672434525056636, "vhdl respectively": 0.000672434525056636, "however the increase": 0.0006136248092516172, "prefetching it did": 0.0007069187243653962, "operation has completed": 0.0007069187243653962, "a core1": 0.000672434525056636, "penalty when": 0.0005357099651292578, "controller may write": 0.0007069187243653962, "because": -0.002491170993678651, "behavior and internal": 0.0007069187243653962, "heuristics based": 0.0004611884233198302, "a buffer": 0.0003388797240235614, "embedded systems scheduling": 0.0006480621914731808, "will re if": 0.0007069187243653962, "core3 has ve": 0.0007069187243653962, "and further": 0.0005834295470053269, "we demonstrated the": 0.0005547272108491349, "does not appear": 0.0003280752661114674, "fast": 8.580849554151909e-05, "almost entirely eliminated": 0.0007069187243653962, "heuristics 5 3": 0.0007069187243653962, "via reads": 0.000672434525056636, "time 30": 0.0006135727277027077, "cycles register access": 0.0007069187243653962, "constraint to two": 0.0007069187243653962, "process execution occurring": 0.0007069187243653962, "for refreshing the": 0.0007069187243653962, "adds size": 0.000672434525056636, "design compiler with": 0.0007069187243653962, "repeatedly": 0.0001357073075798355, "read only registers": 0.0012961243829463615, "2 general register": 0.0007069187243653962, "and processor dominate": 0.0007069187243653962, "b are": 0.0003953097728720273, "the deadline is": 0.0006136248092516172, "a xed set": 0.0006136248092516172, "address lines with": 0.0007069187243653962, "for capturing the": 0.0005302669797606055, "then asserting wrp": 0.0014138374487307924, "in the buffer": 0.00044031795313137723, "growth": 0.0003675507758029841, "this increase we": 0.0007069187243653962, "called": -0.000340456404756917, "set of periodic": 0.0005891851332712312, "the prefetched status": 0.002120756173096188, "data over the": 0.0005202487233732743, "associated": -0.00021479700469398378, "is dependent": 0.00028485062222277695, "mips processor executed": 0.0007069187243653962, "incoming arc from": 0.0006480621914731808, "few thousand": 0.0004767247579075345, "to such": 0.00025055958700040306, "scheduling method": 0.00043664770553437406, "constraints must be": 0.0005031742002451167, "chip ics association": 0.0007069187243653962, "w pf": 0.002689738100226544, "is as follows": 0.0004428166399404516, "data and then": 0.0005031742002451167, "status information when": 0.0007069187243653962, "12 summarizes": 0.002689738100226544, "to describe such": 0.0005702236393365326, "overhead as": 0.00039849014513562047, "register age": 0.010086517875849542, "into consideration": 0.00031614040175245803, "processor execution": 0.0005202045671414484, "all write": 0.0005546801282476369, "the design": 0.00028778787164973456, "assigned arbitrary relative": 0.0007069187243653962, "provide several prefetching": 0.0007069187243653962, "it is never": 0.0005202487233732743, "iii impact": 0.0006135727277027077, "to our real": 0.0006480621914731808, "10k to 20k": 0.0007069187243653962, "will be designed": 0.0006480621914731808, "later using this": 0.0007069187243653962, "by the fact": 0.00029590919947261395, "using this": 0.0004912872700733089, "than the pvci": 0.0007069187243653962, "growth in": 0.0006998346383908209, "is accessed": 0.0006644445361002307, "problem by": 0.00023441356730604163, "previously demonstrated": 0.0006135727277027077, "time interval": 0.0002927392125988619, "respective utilizations of": 0.0007069187243653962, "been updated will": 0.0007069187243653962, "inputs while providing": 0.0007069187243653962, "a performance": 0.0004909668365436172, "and consumed by": 0.0006136248092516172, "adjustment": 0.0002538552539266851, "sporadic writes": 0.000672434525056636, "issues": 5.9644892953897755e-05, "these data structures": 0.0005302669797606055, "register b will": 0.0007069187243653962, "4k gates it": 0.0007069187243653962, "register d0 since": 0.0007069187243653962, "standardizing without": 0.000672434525056636, "may be updated": 0.0005031742002451167, "not appear in": 0.00034864973162358434, "applying heuristics": 0.0006135727277027077, "updated will": 0.000672434525056636, "of 66": 0.0005357099651292578, "and cannot be": 0.00036108134562629415, "behavior can": 0.0003560047002145784, "required to satisfy": 0.0004712664564041312, "commonly occurring combinations": 0.0007069187243653962, "entities for": 0.0005202045671414484, "and n is": 0.0003567382459166664, "performance however the": 0.0005416219901074968, "of being able": 0.0004660999056659608, "common example": 0.0009713962287537524, "both non pvci": 0.0007069187243653962, "vsi standard for": 0.0007069187243653962, "to other cores": 0.0007069187243653962, "a set of": 0.0006387374723582946, "typical core": 0.000672434525056636, "to prefetch the": 0.0017675553998136933, "them thus a": 0.0006480621914731808, "to digital converter": 0.0005891851332712312, "have further provided": 0.0007069187243653962, "schedule for this": 0.0006480621914731808, "the bus to": 0.0005702236393365326, "s non pvci": 0.0007069187243653962, "core internals while": 0.0007069187243653962, "in less": 0.00032165699786493746, "scheduling a": 0.0003406257470198641, "of some": 0.00013033551626469924, "see next": 0.00041341247084872307, "less logic": 0.000672434525056636, "by data storage": 0.0007069187243653962, "core no": 0.000672434525056636, "as in all": 0.0005202487233732743, "chaining the": 0.0006135727277027077, "time required for": 0.00035960953157627415, "desired": 0.0001210448179704001, "separation": 0.0001620944211833207, "left hand": 0.00023223740265395572, "java driven codesign": 0.0012961243829463615, "internals it": 0.000672434525056636, "be updated from": 0.0005891851332712312, "is often infeasible": 0.0006480621914731808, "this overhead is": 0.0009915358046640181, "wrp read": 0.000672434525056636, "have captured": 0.0006135727277027077, "process is the": 0.0004441117421466276, "periods of time": 0.000456617617534367, "rede": 0.0005546330536377543, "apply": -2.2767036119382114e-05, "core contains two": 0.0007069187243653962, "than or equal": 0.0002552588638244825, "use": -0.007162026148139026, "finally for core3": 0.0007069187243653962, "usa": 7.784990624668604e-05, "eliminate as many": 0.0007069187243653962, "cation in which": 0.0028276748974615847, "the adjust core": 0.0028276748974615847, "register s both": 0.0007069187243653962, "to the integrated": 0.0005891851332712312, "few": -1.7776296208856448e-05, "adjust register": 0.001344869050113272, "above namely adjust": 0.0007069187243653962, "next section": 0.00025982861262694297, "but is": 0.00019319039267836992, "but it": 0.00013527980508943048, "right hand side": 0.00023516997194374193, "ne the task": 0.0007069187243653962, "architecture introduction": 0.000672434525056636, "bus corresponds": 0.000672434525056636, "features induced update": 0.0007069187243653962, "but in": 0.0003709396031014149, "time for": 0.001399669567436848, "of the number": 0.0002090544742711841, "execution of": 0.00031934156446486575, "constraints on": 0.00021916867986014713, "constraints of": 0.0005500230201077833, "power results size": 0.0007069187243653962, "generates one": 0.00045436388801848047, "re nement for": 0.0007069187243653962, "example system": 0.0004856981143768762, "to perform its": 0.0005891851332712312, "serial": 0.0002101589377998388, "energy consumption 6": 0.0007069187243653962, "registers go": 0.000672434525056636, "two separate": 0.0003260316167012158, "in embedded": 0.00039513023928555534, "guration registers": 0.001344869050113272, "2000 gates more": 0.0007069187243653962, "retargeting of a": 0.0014138374487307924, "this separation": 0.00040562922195820145, "cores but rather": 0.0007069187243653962, "read line": 0.000672434525056636, "to such a": 0.0004020200703161443, "dependency based prefetching": 0.0007069187243653962, "architecture and heuristic": 0.0007069187243653962, "into go0 and": 0.0007069187243653962, "multiple of": 0.0002668991594194878, "as described in": 0.00022237574842575952, "register of a": 0.0006480621914731808, "other words the": 0.00026538137763052475, "pf ns": 0.0012271454554054154, "execution time": 0.0008061146927738249, "furthermore we": 0.00023331934956033324, "wrappers introduce both": 0.0007069187243653962, "pf nj": 0.001344869050113272, "performance 13 4": 0.0007069187243653962, "status": 0.004286484111991306, "the inducing register": 0.0007069187243653962, "and gcd2 are": 0.0007069187243653962, "by introducing update": 0.0007069187243653962, "register or any": 0.0007069187243653962, "master places": 0.000672434525056636, "cores primarily": 0.000672434525056636, "expect a greater": 0.0014138374487307924, "to both the": 0.00039738933697529413, "proposed standard": 0.000672434525056636, "task from start": 0.0007069187243653962, "dependent on the": 0.00055934731579106, "test all": 0.00045436388801848047, "given a": 0.00018780457665312975, "nd a": 0.00033716764635552274, "executed approximately": 0.0006135727277027077, "time ci the": 0.0007069187243653962, "deadline we": 0.0005202045671414484, "a technique called": 0.0004660999056659608, "data that": 0.00024486761776233495, "effort using": 0.0006135727277027077, "contention": 0.00021102246813375553, "per image": 0.0005070901677208704, "all n registers": 0.0007069187243653962, "process execution a": 0.0006480621914731808, "system bus with": 0.0007069187243653962, "7 fig": 0.0004856981143768762, "of course result": 0.0006480621914731808, "the next action": 0.0005702236393365326, "the core will": 0.0007069187243653962, "line to": 0.0007162634026780015, "time analysis response": 0.0007069187243653962, "tool would synthesize": 0.0007069187243653962, "therefore by": 0.0003025233540829436, "prefetching algorithm using": 0.0007069187243653962, "equal the": 0.0003275391511154216, "burst mode": 0.000579128002236945, "codec core we": 0.0007069187243653962, "implemented which we": 0.0007069187243653962, "we further introduce": 0.0006136248092516172, "same size": 0.00028206041760248205, "schedulability": 0.002937342088645196, "is responsible": 0.0005534470252909386, "any performance": 0.001521270503162611, "mapping the": 0.0006050467081658872, "vci": 0.004681443765640746, "o access would": 0.0007069187243653962, "equal to gcd2": 0.0007069187243653962, "performs": 4.717956566854314e-05, "ned register": 0.000672434525056636, "8 summarizes performance": 0.0007069187243653962, "can schedule": 0.000448043053531884, "100 increase in": 0.0006480621914731808, "for prefetching the": 0.0006480621914731808, "the reader": 0.00018279621895788447, "techniques to solve": 0.0005891851332712312, "the data will": 0.0005202487233732743, "also if go": 0.0007069187243653962, "a queue data": 0.0007069187243653962, "since prefetched data": 0.0006480621914731808, "croprocessor": 0.0006135206549939151, "8 performance in": 0.0007069187243653962, "digital and": 0.0005202045671414484, "either the bus": 0.0007069187243653962, "structured next": 0.000672434525056636, "line and": 0.0005369310890785613, "equation acm transactions": 0.0007069187243653962, "from prefetching": 0.0005546801282476369, "if go": 0.0006135727277027077, "feasible": 0.00010095765652837449, "registers data": 0.000579128002236945, "the peripherals": 0.000672434525056636, "must hold all": 0.0007069187243653962, "a greater": 0.0006193857121959813, "this re nement": 0.0012961243829463615, "of refreshing": 0.000672434525056636, "until done we": 0.0006480621914731808, "bw also interfaces": 0.0007069187243653962, "core i e": 0.0006480621914731808, "cycles only one": 0.0007069187243653962, "a future tool": 0.0007069187243653962, "to go": 0.00028870920415700397, "has a utilization": 0.0006480621914731808, "particular prefetch heuristics": 0.0007069187243653962, "information for the": 0.00039516377890352374, "read again": 0.000579128002236945, "ease however": 0.000672434525056636, "thus can": 0.0003560047002145784, "valid address": 0.0006135727277027077, "registers its": 0.0005546801282476369, "represents the current": 0.0005891851332712312, "this translation involves": 0.0007069187243653962, "a far": 0.0004611884233198302, "3088": 0.0005546330536377543, "a transition": 0.0016350114681764557, "1 overview one": 0.0007069187243653962, "performance 31 fig": 0.0007069187243653962, "to the bus": 0.0050317420024511665, "the on": 0.0023670726728819316, "in signi cantly": 0.0007069187243653962, "throughout the": 0.00018752000073149252, "register data": 0.0025354508386043516, "initially had": 0.000672434525056636, "having an": 0.0003648422661712388, "and updated randomly": 0.0014138374487307924, "represents the maximum": 0.0005112849157933141, "size performance and": 0.0006480621914731808, "data from": 0.0006661000990988527, "energy penalties are": 0.0007069187243653962, "the results is": 0.00048264208165825804, "storage capability": 0.0006135727277027077, "process must": 0.0016225168878328058, "domain we": 0.00037211255199798987, "croprocessor bios": 0.000672434525056636, "tools figure 8": 0.0007069187243653962, "expense of": 0.0005104743973376723, "synchronous wait": 0.000672434525056636, "consumption due to": 0.0005112849157933141, "rst from the": 0.0014138374487307924, "using vci will": 0.0007069187243653962, "the register is": 0.0011094544216982698, "may be currently": 0.0007069187243653962, "prefetch unit that": 0.0007069187243653962, "ef cient prefetching": 0.0007069187243653962, "the system reads": 0.0006136248092516172, "priority assignment prior": 0.0007069187243653962, "is replaced": 0.0002254846354282396, "energy prefetching bw": 0.0007069187243653962, "was manually": 0.0005357099651292578, "many cases": 0.000243043817921717, "internal bus corresponds": 0.0007069187243653962, "a read access": 0.0006136248092516172, "in the set": 0.00026139440107679447, "after which the": 0.0004441117421466276, "a greater percentage": 0.0012961243829463615, "we cannot accurately": 0.0007069187243653962, "embedded systems a": 0.0005547272108491349, "we concluded": 0.0004957258239155829, "a suite of": 0.0004366847692560899, "looked": 0.000252514406764986, "the basic": 0.00010871955911238026, "test all registers": 0.0007069187243653962, "of the drawbacks": 0.0005547272108491349, "that represent": 0.0003002554097056554, "its prefetch heuristic": 0.0007069187243653962, "performance power and": 0.0014138374487307924, "logic but more": 0.0007069187243653962, "the core or": 0.0014138374487307924, "both core1 and": 0.0007069187243653962, "assume that all": 0.0002845604971982619, "cache": 0.00014201840572203748, "register c an": 0.0007069187243653962, "d no": 0.0005357099651292578, "computation time ci": 0.0007069187243653962, "description of": 0.00012700278583104897, "213579 a": 0.000672434525056636, "constraint for gcd1": 0.0007069187243653962, "reading status and": 0.0007069187243653962, "a random transition": 0.0014138374487307924, "to also if": 0.0007069187243653962, "to rst read": 0.0007069187243653962, "words": 4.0534612247918035e-05, "to be repeatedly": 0.0006136248092516172, "approximately 5": 0.0004686044148164043, "use the deadline": 0.0007069187243653962, "approximately 1": 0.0003648422661712388, "for semiconductors the": 0.0007069187243653962, "cores adds size": 0.0007069187243653962, "time approach can": 0.0007069187243653962, "can design a": 0.0005547272108491349, "c a": 0.0001844593440206225, "we see that": 0.00021640312120580353, "amounts to": 0.00026459819893112657, "view": 9.110527731230435e-06, "a vsi standard": 0.0007069187243653962, "age constraints": 0.004707041675396452, "prefetching we implemented": 0.0007069187243653962, "a period": 0.0003025233540829436, "mechanism we will": 0.0006136248092516172, "on being able": 0.0005891851332712312, "bytes in the": 0.0005702236393365326, "further provided a": 0.0007069187243653962, "compress decompress core": 0.0007069187243653962, "access type": 0.0011093602564952738, "between registers affect": 0.0007069187243653962, "access time to": 0.0005031742002451167, "into the corresponding": 0.0004767652234671566, "a bus bridge": 0.0007069187243653962, "process we": 0.0005337983188389756, "closer": 0.0001357073075798355, "by mapping": 0.0003539281935518351, "notice that": 0.00015967078223243287, "on several": 0.00028870920415700397, "the bw to": 0.0007069187243653962, "wrapper and not": 0.0007069187243653962, "processes in": 0.0002829810257171451, "dependency based": 0.000579128002236945, "the wdata lines": 0.0007069187243653962, "ii impact": 0.000672434525056636, "in addition to": 0.0003593347850294647, "to retarget": 0.0018407181831081232, "core 2 task": 0.0007069187243653962, "commands": 0.0002424229997641079, "model the second": 0.0005547272108491349, "sporadic we must": 0.0007069187243653962, "ii 2": 0.00045436388801848047, "utilizations": 0.00040939833255453437, "only 12 performing": 0.0007069187243653962, "es two": 0.000672434525056636, "rd strobe thus": 0.0007069187243653962, "cycles respectively we": 0.0007069187243653962, "camera was directly": 0.0007069187243653962, "prefetched the left": 0.0007069187243653962, "to assign": 0.0002566176394946181, "on system level": 0.0005891851332712312, "table": -0.0006199227043952222, "versions using": 0.0006135727277027077, "begin with since": 0.0007069187243653962, "next based": 0.0006135727277027077, "cient": 0.0003400586666726494, "continuously read": 0.001344869050113272, "this register": 0.0015606137014243454, "sources that cannot": 0.0007069187243653962, "updated we": 0.0005202045671414484, "one appropriate for": 0.0007069187243653962, "small improvement": 0.0004686044148164043, "as desired": 0.00034797867446933594, "architecture introduction to": 0.0007069187243653962, "ister": 0.0005201604184045274, "the length": 0.00028591736897083995, "and structure type": 0.0007069187243653962, "not appear": 0.000247355193419503, "including a a": 0.0007069187243653962, "protocol the": 0.00028870920415700397, "heavily used": 0.0004957258239155829, "3 pvci": 0.001344869050113272, "d focusing": 0.000672434525056636, "that writes will": 0.0014138374487307924, "will": -0.01981517522295121, "the process": 0.00040980425541523524, "without a bw": 0.0014138374487307924, "prefetching however": 0.00115825600447389, "picture frame the": 0.0014138374487307924, "protocol may be": 0.0005112849157933141, "attribute a": 0.0004265889579210741, "although there": 0.00028870920415700397, "dual": 0.0001486679228222317, "random transition the": 0.0007069187243653962, "acceptable since": 0.000672434525056636, "the prefetching algorithm": 0.0005702236393365326, "amounts of time": 0.0005112849157933141, "met for core3": 0.0007069187243653962, "that are read": 0.0005702236393365326, "camera system": 0.0022187205129905476, "of 128": 0.0004611884233198302, "bw w pf": 0.0028276748974615847, "as the synopsys": 0.0007069187243653962, "hand side of": 0.0002580406565955138, "transition given random": 0.0007069187243653962, "cache like": 0.0006135727277027077, "a period pi": 0.0007069187243653962, "case register set": 0.0007069187243653962, "size increase was": 0.0007069187243653962, "scheduled with": 0.000953449515815069, "5 25 25": 0.0007069187243653962, "utilization for": 0.00041758452943711804, "mechanism we": 0.00039513023928555534, "lowest would": 0.001344869050113272, "decompression we": 0.0006135727277027077, "time constraints on": 0.0005891851332712312, "encryption and": 0.00043147123976246704, "rate read only": 0.0014138374487307924, "reasonable given": 0.0005546801282476369, "processor was": 0.0004856981143768762, "wellings 1997 is": 0.0014138374487307924, "pass the": 0.0003202454296148879, "it is important": 0.0006237812961824517, "rapid": 0.00017857372097684866, "implemented the update": 0.0007069187243653962, "between these": 0.00020932053274281512, "and transitions": 0.0003746774589525639, "only registers that": 0.0014138374487307924, "nor": 8.459896413122018e-05, "strobe control": 0.000672434525056636, "identical": 8.017641397576079e-05, "corresponds to the": 0.0007496838478701324, "january 2002 28": 0.0007069187243653962, "of about": 0.0002668991594194878, "bus wrapper architecture": 0.0007069187243653962, "of each core": 0.0007069187243653962, "4 4 1": 0.00042351755343008213, "know": 7.380345465480486e-06, "4 4 2": 0.00039516377890352374, "a chip ics": 0.0007069187243653962, "models down to": 0.0007069187243653962, "of the core": 0.006197947905073036, "less than": 8.855320022821236e-05, "the sense that": 0.00044540070610128637, "also introduce a": 0.0005302669797606055, "have occurred": 0.0003746774589525639, "bus protocol may": 0.0007069187243653962, "further increased": 0.0005202045671414484, "7 no": 0.00887488205196219, "bus wrapper non": 0.0007069187243653962, "synthesize a bw": 0.0007069187243653962, "116": 0.0002684427603973355, "is far": 0.0002877290851352937, "time corresponds to": 0.0005702236393365326, "lose data": 0.000579128002236945, "periph erals": 0.000672434525056636, "to six": 0.00041341247084872307, "compiler with": 0.00043147123976246704, "lead": 5.711147188682219e-05, "schedule might still": 0.0007069187243653962, "no prefetch": 0.0006135727277027077, "the improvement": 0.00026016065447130105, "and res stat": 0.0007069187243653962, "whether the buffer": 0.0007069187243653962, "bus as shown": 0.0006480621914731808, "represent this behavior": 0.0007069187243653962, "4 pvci": 0.000672434525056636, "registers are updated": 0.0014138374487307924, "a computation time": 0.0006136248092516172, "preprocessor and codec": 0.002120756173096188, "we still need": 0.00042984929396413043, "heuristic we will": 0.0014138374487307924, "several cores size": 0.0007069187243653962, "cs the result": 0.0006480621914731808, "process takes to": 0.0007069187243653962, "dependency": 0.0033540918055266077, "master in our": 0.0007069187243653962, "and synthesizes to": 0.0007069187243653962, "heuristics within each": 0.0007069187243653962, "res a": 0.0012271454554054154, "cost bus": 0.000672434525056636, "will indicate that": 0.0005547272108491349, "with system level": 0.0007069187243653962, "used to categorize": 0.0006480621914731808, "by making": 0.0004897352355246699, "prefetch at a": 0.0007069187243653962, "work although prefetching": 0.0006480621914731808, "of a vsi": 0.0007069187243653962, "independent periodic": 0.000672434525056636, "antonios thanailakis": 0.000672434525056636, "equation 1": 0.0002377729270111597, "with our": 0.0006331211361449774, "places an address": 0.0007069187243653962, "a straightforward data": 0.0007069187243653962, "internal entities was": 0.0007069187243653962, "between the integrated": 0.0007069187243653962, "could see": 0.0004957258239155829, "wrapper sets": 0.000672434525056636, "prefetch register setting": 0.0007069187243653962, "request from the": 0.0004712664564041312, "requests and": 0.00031885593250281763, "increase we": 0.0005357099651292578, "has the": 0.0004183753785658407, "the s register": 0.0014138374487307924, "new direction": 0.0011093602564952738, "a read may": 0.0014138374487307924, "d such a": 0.0005891851332712312, "them from the": 0.0004069131714593598, "age constraint for": 0.0007069187243653962, "bus occurs the": 0.0007069187243653962, "register is also": 0.0006136248092516172, "demonstrate": 5.9102930170140176e-05, "nity because the": 0.0007069187243653962, "to convert": 0.0002897000271752105, "however this separation": 0.0007069187243653962, "not be required": 0.0005112849157933141, "wrapper in": 0.001344869050113272, "wrapper is": 0.000579128002236945, "inducing register typically": 0.0007069187243653962, "approach the cyclic": 0.0007069187243653962, "o bw gates": 0.0007069187243653962, "will be copied": 0.0005891851332712312, "semiconductors the case": 0.0007069187243653962, "136 220 and": 0.0007069187243653962, "adjust core as": 0.0007069187243653962, "a write occurs": 0.0007069187243653962, "design in": 0.0003245493048622387, "similar in": 0.0002811490075802537, "design a": 0.0005232328621467634, "other": -0.0038389747874085422, "a write and": 0.0005547272108491349, "and a register": 0.0005416219901074968, "showing a": 0.0004019859487688419, "as soon": 0.0002270018690472333, "update depen dencies": 0.0007069187243653962, "register for": 0.00043664770553437406, "then set": 0.0003746774589525639, "based upon": 0.0005622980151605074, "our problem power": 0.0007069187243653962, "frame the prefetching": 0.0007069187243653962, "is a register": 0.0005202487233732743, "was accessed a": 0.0007069187243653962, "of execution time": 0.00040946783401155063, "method of": 0.00016572330109807697, "with the largest": 0.00035816210043087236, "integrate into a": 0.0007069187243653962, "illustrates the read": 0.0007069187243653962, "3 petri net": 0.0006480621914731808, "intentionally": 0.00033545972294413465, "in gates": 0.00115825600447389, "for reading data": 0.0006480621914731808, "fast prototyping a": 0.0007069187243653962, "time performing": 0.000579128002236945, "through several experiments": 0.0007069187243653962, "internal behavior by": 0.0007069187243653962}