-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_we0 : OUT STD_LOGIC;
    C_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce1 : OUT STD_LOGIC;
    C_we1 : OUT STD_LOGIC;
    C_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln90_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal idx_1_reg_1666 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal idx_1_reg_1666_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_fu_879_p67 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_reg_1717 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_fu_1015_p67 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_reg_1722 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_fu_1192_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1727 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln99_fu_1230_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln99_reg_1732 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln99_fu_1250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_reg_1737 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_1_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_1_reg_1742 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_3_fu_1344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_3_reg_1747 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_4_fu_1350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_4_reg_1753 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1389_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_1758 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln99_1_fu_1427_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln99_1_reg_1763 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln99_6_fu_1447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_6_reg_1768 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_4_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_4_reg_1773 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_9_fu_1541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_9_reg_1778 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_10_fu_1547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_10_reg_1784 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_fu_867_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln99_2_fu_1561_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln99_4_fu_1614_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idx_fu_308 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal idx_2_fu_847_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_idx_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal C_we1_local : STD_LOGIC;
    signal select_ln99_3_fu_1598_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_ce1_local : STD_LOGIC;
    signal C_we0_local : STD_LOGIC;
    signal select_ln99_7_fu_1651_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_ce0_local : STD_LOGIC;
    signal tmp_s_fu_857_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_2_fu_879_p65 : STD_LOGIC_VECTOR (23 downto 0);
    signal b_fu_853_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p65 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1_fu_1159_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln90_fu_1156_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_1159_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln99_fu_825_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_3_fu_1210_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln4_fu_1200_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln99_1_fu_1226_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_5_fu_1236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1218_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln99_fu_1244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1264_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_1278_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln99_2_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1256_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln99_1_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_1_fu_1312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln99_fu_1298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln99_2_fu_1326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln99_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln99_3_fu_1338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln99_1_fu_1318_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1356_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_fu_1356_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln99_1_fu_829_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_13_fu_1407_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln99_1_fu_1397_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln99_3_fu_1423_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_15_fu_1433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1415_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln99_5_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1461_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_18_fu_1475_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln99_5_fu_1489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1453_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_3_fu_1469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln99_6_fu_1503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_7_fu_1509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln99_4_fu_1495_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln99_7_fu_1523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln99_2_fu_1529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln99_8_fu_1535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln99_5_fu_1515_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln99_fu_1556_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal and_ln99_2_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln99_4_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln99_4_fu_1575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_5_fu_1581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln99_1_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln99_2_fu_1586_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln99_fu_1553_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_fu_1606_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal and_ln99_8_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln99_5_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln99_9_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_11_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln99_3_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln99_6_fu_1639_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_2_fu_879_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p19 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p21 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p23 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p25 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p27 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p29 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p31 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p35 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p37 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p39 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p41 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p43 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p45 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p47 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p49 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p51 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p53 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p55 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p57 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p59 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p61 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_879_p63 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p19 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p21 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p23 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p25 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p27 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p29 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p31 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p35 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p37 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p39 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p41 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p43 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p45 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p47 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p49 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p51 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p53 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p55 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p57 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p59 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p61 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1015_p63 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_fu_1159_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_1159_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_1159_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_1159_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_1356_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_1356_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_1356_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_1356_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_24s_24s_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component top_kernel_sparsemux_65_5_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (4 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (4 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (4 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (4 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (4 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (4 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (4 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (4 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (4 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (4 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (4 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (4 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (4 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (4 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (4 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (4 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (4 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (4 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (4 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (4 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (4 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (4 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (4 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (4 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (4 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (4 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (4 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (4 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (4 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (4 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (4 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (4 downto 0);
        din31_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        din16 : IN STD_LOGIC_VECTOR (23 downto 0);
        din17 : IN STD_LOGIC_VECTOR (23 downto 0);
        din18 : IN STD_LOGIC_VECTOR (23 downto 0);
        din19 : IN STD_LOGIC_VECTOR (23 downto 0);
        din20 : IN STD_LOGIC_VECTOR (23 downto 0);
        din21 : IN STD_LOGIC_VECTOR (23 downto 0);
        din22 : IN STD_LOGIC_VECTOR (23 downto 0);
        din23 : IN STD_LOGIC_VECTOR (23 downto 0);
        din24 : IN STD_LOGIC_VECTOR (23 downto 0);
        din25 : IN STD_LOGIC_VECTOR (23 downto 0);
        din26 : IN STD_LOGIC_VECTOR (23 downto 0);
        din27 : IN STD_LOGIC_VECTOR (23 downto 0);
        din28 : IN STD_LOGIC_VECTOR (23 downto 0);
        din29 : IN STD_LOGIC_VECTOR (23 downto 0);
        din30 : IN STD_LOGIC_VECTOR (23 downto 0);
        din31 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_sparsemux_9_2_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24s_24s_48_1_1_U256 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_2_reg_1717,
        din1 => tmp_1_fu_1159_p11,
        dout => mul_ln99_fu_825_p2);

    mul_24s_24s_48_1_1_U257 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_11_reg_1722,
        din1 => tmp_10_fu_1356_p11,
        dout => mul_ln99_1_fu_829_p2);

    sparsemux_65_5_24_1_1_U258 : component top_kernel_sparsemux_65_5_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 24,
        CASE1 => "00001",
        din1_WIDTH => 24,
        CASE2 => "00010",
        din2_WIDTH => 24,
        CASE3 => "00011",
        din3_WIDTH => 24,
        CASE4 => "00100",
        din4_WIDTH => 24,
        CASE5 => "00101",
        din5_WIDTH => 24,
        CASE6 => "00110",
        din6_WIDTH => 24,
        CASE7 => "00111",
        din7_WIDTH => 24,
        CASE8 => "01000",
        din8_WIDTH => 24,
        CASE9 => "01001",
        din9_WIDTH => 24,
        CASE10 => "01010",
        din10_WIDTH => 24,
        CASE11 => "01011",
        din11_WIDTH => 24,
        CASE12 => "01100",
        din12_WIDTH => 24,
        CASE13 => "01101",
        din13_WIDTH => 24,
        CASE14 => "01110",
        din14_WIDTH => 24,
        CASE15 => "01111",
        din15_WIDTH => 24,
        CASE16 => "10000",
        din16_WIDTH => 24,
        CASE17 => "10001",
        din17_WIDTH => 24,
        CASE18 => "10010",
        din18_WIDTH => 24,
        CASE19 => "10011",
        din19_WIDTH => 24,
        CASE20 => "10100",
        din20_WIDTH => 24,
        CASE21 => "10101",
        din21_WIDTH => 24,
        CASE22 => "10110",
        din22_WIDTH => 24,
        CASE23 => "10111",
        din23_WIDTH => 24,
        CASE24 => "11000",
        din24_WIDTH => 24,
        CASE25 => "11001",
        din25_WIDTH => 24,
        CASE26 => "11010",
        din26_WIDTH => 24,
        CASE27 => "11011",
        din27_WIDTH => 24,
        CASE28 => "11100",
        din28_WIDTH => 24,
        CASE29 => "11101",
        din29_WIDTH => 24,
        CASE30 => "11110",
        din30_WIDTH => 24,
        CASE31 => "11111",
        din31_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 5,
        dout_WIDTH => 24)
    port map (
        din0 => scale_reload,
        din1 => scale_2_reload,
        din2 => scale_4_reload,
        din3 => scale_6_reload,
        din4 => scale_8_reload,
        din5 => scale_10_reload,
        din6 => scale_12_reload,
        din7 => scale_14_reload,
        din8 => scale_16_reload,
        din9 => scale_18_reload,
        din10 => scale_20_reload,
        din11 => scale_22_reload,
        din12 => scale_24_reload,
        din13 => scale_26_reload,
        din14 => scale_28_reload,
        din15 => scale_30_reload,
        din16 => scale_32_reload,
        din17 => scale_34_reload,
        din18 => scale_36_reload,
        din19 => scale_38_reload,
        din20 => scale_40_reload,
        din21 => scale_42_reload,
        din22 => scale_44_reload,
        din23 => scale_46_reload,
        din24 => scale_48_reload,
        din25 => scale_50_reload,
        din26 => scale_52_reload,
        din27 => scale_54_reload,
        din28 => scale_56_reload,
        din29 => scale_58_reload,
        din30 => scale_60_reload,
        din31 => scale_62_reload,
        def => tmp_2_fu_879_p65,
        sel => b_fu_853_p1,
        dout => tmp_2_fu_879_p67);

    sparsemux_65_5_24_1_1_U259 : component top_kernel_sparsemux_65_5_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 24,
        CASE1 => "00001",
        din1_WIDTH => 24,
        CASE2 => "00010",
        din2_WIDTH => 24,
        CASE3 => "00011",
        din3_WIDTH => 24,
        CASE4 => "00100",
        din4_WIDTH => 24,
        CASE5 => "00101",
        din5_WIDTH => 24,
        CASE6 => "00110",
        din6_WIDTH => 24,
        CASE7 => "00111",
        din7_WIDTH => 24,
        CASE8 => "01000",
        din8_WIDTH => 24,
        CASE9 => "01001",
        din9_WIDTH => 24,
        CASE10 => "01010",
        din10_WIDTH => 24,
        CASE11 => "01011",
        din11_WIDTH => 24,
        CASE12 => "01100",
        din12_WIDTH => 24,
        CASE13 => "01101",
        din13_WIDTH => 24,
        CASE14 => "01110",
        din14_WIDTH => 24,
        CASE15 => "01111",
        din15_WIDTH => 24,
        CASE16 => "10000",
        din16_WIDTH => 24,
        CASE17 => "10001",
        din17_WIDTH => 24,
        CASE18 => "10010",
        din18_WIDTH => 24,
        CASE19 => "10011",
        din19_WIDTH => 24,
        CASE20 => "10100",
        din20_WIDTH => 24,
        CASE21 => "10101",
        din21_WIDTH => 24,
        CASE22 => "10110",
        din22_WIDTH => 24,
        CASE23 => "10111",
        din23_WIDTH => 24,
        CASE24 => "11000",
        din24_WIDTH => 24,
        CASE25 => "11001",
        din25_WIDTH => 24,
        CASE26 => "11010",
        din26_WIDTH => 24,
        CASE27 => "11011",
        din27_WIDTH => 24,
        CASE28 => "11100",
        din28_WIDTH => 24,
        CASE29 => "11101",
        din29_WIDTH => 24,
        CASE30 => "11110",
        din30_WIDTH => 24,
        CASE31 => "11111",
        din31_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 5,
        dout_WIDTH => 24)
    port map (
        din0 => scale_1_reload,
        din1 => scale_3_reload,
        din2 => scale_5_reload,
        din3 => scale_7_reload,
        din4 => scale_9_reload,
        din5 => scale_11_reload,
        din6 => scale_13_reload,
        din7 => scale_15_reload,
        din8 => scale_17_reload,
        din9 => scale_19_reload,
        din10 => scale_21_reload,
        din11 => scale_23_reload,
        din12 => scale_25_reload,
        din13 => scale_27_reload,
        din14 => scale_29_reload,
        din15 => scale_31_reload,
        din16 => scale_33_reload,
        din17 => scale_35_reload,
        din18 => scale_37_reload,
        din19 => scale_39_reload,
        din20 => scale_41_reload,
        din21 => scale_43_reload,
        din22 => scale_45_reload,
        din23 => scale_47_reload,
        din24 => scale_49_reload,
        din25 => scale_51_reload,
        din26 => scale_53_reload,
        din27 => scale_55_reload,
        din28 => scale_57_reload,
        din29 => scale_59_reload,
        din30 => scale_61_reload,
        din31 => scale_63_reload,
        def => tmp_11_fu_1015_p65,
        sel => b_fu_853_p1,
        dout => tmp_11_fu_1015_p67);

    sparsemux_9_2_24_1_1_U260 : component top_kernel_sparsemux_9_2_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 24,
        CASE1 => "01",
        din1_WIDTH => 24,
        CASE2 => "10",
        din2_WIDTH => 24,
        CASE3 => "11",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0,
        din2 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0,
        din3 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0,
        def => tmp_1_fu_1159_p9,
        sel => trunc_ln90_fu_1156_p1,
        dout => tmp_1_fu_1159_p11);

    sparsemux_9_2_24_1_1_U261 : component top_kernel_sparsemux_9_2_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 24,
        CASE1 => "01",
        din1_WIDTH => 24,
        CASE2 => "10",
        din2_WIDTH => 24,
        CASE3 => "11",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0,
        din2 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0,
        din3 => top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0,
        def => tmp_10_fu_1356_p9,
        sel => trunc_ln90_fu_1156_p1,
        dout => tmp_10_fu_1356_p11);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln90_fu_841_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_308 <= idx_2_fu_847_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_308 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln99_1_reg_1763 <= add_ln99_1_fu_1427_p2;
                add_ln99_reg_1732 <= add_ln99_fu_1230_p2;
                and_ln99_10_reg_1784 <= and_ln99_10_fu_1547_p2;
                and_ln99_3_reg_1747 <= and_ln99_3_fu_1344_p2;
                and_ln99_4_reg_1753 <= and_ln99_4_fu_1350_p2;
                and_ln99_6_reg_1768 <= and_ln99_6_fu_1447_p2;
                and_ln99_9_reg_1778 <= and_ln99_9_fu_1541_p2;
                and_ln99_reg_1737 <= and_ln99_fu_1250_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln99_1_reg_1742 <= icmp_ln99_1_fu_1286_p2;
                icmp_ln99_4_reg_1773 <= icmp_ln99_4_fu_1483_p2;
                idx_1_reg_1666 <= ap_sig_allocacmp_idx_1;
                idx_1_reg_1666_pp0_iter1_reg <= idx_1_reg_1666;
                tmp_11_reg_1722 <= tmp_11_fu_1015_p67;
                tmp_12_reg_1758 <= mul_ln99_1_fu_829_p2(47 downto 47);
                tmp_2_reg_1717 <= tmp_2_fu_879_p67;
                tmp_reg_1727 <= mul_ln99_fu_825_p2(47 downto 47);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    C_address0 <= zext_ln99_4_fu_1614_p1(14 - 1 downto 0);
    C_address1 <= zext_ln99_2_fu_1561_p1(14 - 1 downto 0);
    C_ce0 <= C_ce0_local;

    C_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_ce0_local <= ap_const_logic_1;
        else 
            C_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_ce1 <= C_ce1_local;

    C_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_ce1_local <= ap_const_logic_1;
        else 
            C_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_d0 <= select_ln99_7_fu_1651_p3;
    C_d1 <= select_ln99_3_fu_1598_p3;
    C_we0 <= C_we0_local;

    C_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_we0_local <= ap_const_logic_1;
        else 
            C_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_we1 <= C_we1_local;

    C_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_we1_local <= ap_const_logic_1;
        else 
            C_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln99_1_fu_1427_p2 <= std_logic_vector(unsigned(trunc_ln99_1_fu_1397_p4) + unsigned(zext_ln99_3_fu_1423_p1));
    add_ln99_fu_1230_p2 <= std_logic_vector(unsigned(trunc_ln4_fu_1200_p4) + unsigned(zext_ln99_1_fu_1226_p1));
    and_ln99_10_fu_1547_p2 <= (tmp_15_fu_1433_p3 and select_ln99_5_fu_1515_p3);
    and_ln99_11_fu_1634_p2 <= (xor_ln99_9_fu_1628_p2 and tmp_12_reg_1758);
    and_ln99_1_fu_1312_p2 <= (xor_ln99_1_fu_1306_p2 and icmp_ln99_fu_1272_p2);
    and_ln99_2_fu_1566_p2 <= (icmp_ln99_1_reg_1742 and and_ln99_reg_1737);
    and_ln99_3_fu_1344_p2 <= (xor_ln99_3_fu_1338_p2 and or_ln99_fu_1332_p2);
    and_ln99_4_fu_1350_p2 <= (tmp_5_fu_1236_p3 and select_ln99_1_fu_1318_p3);
    and_ln99_5_fu_1581_p2 <= (xor_ln99_4_fu_1575_p2 and tmp_reg_1727);
    and_ln99_6_fu_1447_p2 <= (xor_ln99_5_fu_1441_p2 and tmp_14_fu_1415_p3);
    and_ln99_7_fu_1509_p2 <= (xor_ln99_6_fu_1503_p2 and icmp_ln99_3_fu_1469_p2);
    and_ln99_8_fu_1619_p2 <= (icmp_ln99_4_reg_1773 and and_ln99_6_reg_1768);
    and_ln99_9_fu_1541_p2 <= (xor_ln99_8_fu_1535_p2 and or_ln99_2_fu_1529_p2);
    and_ln99_fu_1250_p2 <= (xor_ln99_fu_1244_p2 and tmp_4_fu_1218_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln90_fu_841_p2)
    begin
        if (((icmp_ln90_fu_841_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_idx_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_308, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_idx_1 <= ap_const_lv14_0;
        else 
            ap_sig_allocacmp_idx_1 <= idx_fu_308;
        end if; 
    end process;

    b_fu_853_p1 <= ap_sig_allocacmp_idx_1(5 - 1 downto 0);
    icmp_ln90_fu_841_p2 <= "1" when (ap_sig_allocacmp_idx_1 = ap_const_lv14_2000) else "0";
    icmp_ln99_1_fu_1286_p2 <= "1" when (tmp_8_fu_1278_p3 = ap_const_lv8_FF) else "0";
    icmp_ln99_2_fu_1292_p2 <= "1" when (tmp_8_fu_1278_p3 = ap_const_lv8_0) else "0";
    icmp_ln99_3_fu_1469_p2 <= "1" when (tmp_17_fu_1461_p3 = ap_const_lv7_7F) else "0";
    icmp_ln99_4_fu_1483_p2 <= "1" when (tmp_18_fu_1475_p3 = ap_const_lv8_FF) else "0";
    icmp_ln99_5_fu_1489_p2 <= "1" when (tmp_18_fu_1475_p3 = ap_const_lv8_0) else "0";
    icmp_ln99_fu_1272_p2 <= "1" when (tmp_7_fu_1264_p3 = ap_const_lv7_7F) else "0";
    idx_2_fu_847_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_idx_1) + unsigned(ap_const_lv14_1));
    or_ln99_1_fu_1593_p2 <= (and_ln99_5_fu_1581_p2 or and_ln99_3_reg_1747);
    or_ln99_2_fu_1529_p2 <= (xor_ln99_7_fu_1523_p2 or tmp_15_fu_1433_p3);
    or_ln99_3_fu_1646_p2 <= (and_ln99_9_reg_1778 or and_ln99_11_fu_1634_p2);
    or_ln99_4_fu_1570_p2 <= (and_ln99_4_reg_1753 or and_ln99_2_fu_1566_p2);
    or_ln99_5_fu_1623_p2 <= (and_ln99_8_fu_1619_p2 or and_ln99_10_reg_1784);
    or_ln99_fu_1332_p2 <= (xor_ln99_2_fu_1326_p2 or tmp_5_fu_1236_p3);
    select_ln99_1_fu_1318_p3 <= 
        and_ln99_1_fu_1312_p2 when (and_ln99_fu_1250_p2(0) = '1') else 
        icmp_ln99_1_fu_1286_p2;
    select_ln99_2_fu_1586_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln99_3_reg_1747(0) = '1') else 
        ap_const_lv24_800000;
    select_ln99_3_fu_1598_p3 <= 
        select_ln99_2_fu_1586_p3 when (or_ln99_1_fu_1593_p2(0) = '1') else 
        add_ln99_reg_1732;
    select_ln99_4_fu_1495_p3 <= 
        icmp_ln99_4_fu_1483_p2 when (and_ln99_6_fu_1447_p2(0) = '1') else 
        icmp_ln99_5_fu_1489_p2;
    select_ln99_5_fu_1515_p3 <= 
        and_ln99_7_fu_1509_p2 when (and_ln99_6_fu_1447_p2(0) = '1') else 
        icmp_ln99_4_fu_1483_p2;
    select_ln99_6_fu_1639_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln99_9_reg_1778(0) = '1') else 
        ap_const_lv24_800000;
    select_ln99_7_fu_1651_p3 <= 
        select_ln99_6_fu_1639_p3 when (or_ln99_3_fu_1646_p2(0) = '1') else 
        add_ln99_1_reg_1763;
    select_ln99_fu_1298_p3 <= 
        icmp_ln99_1_fu_1286_p2 when (and_ln99_fu_1250_p2(0) = '1') else 
        icmp_ln99_2_fu_1292_p2;
    shl_ln99_fu_1556_p2 <= std_logic_vector(shift_left(unsigned(idx_1_reg_1666_pp0_iter1_reg),to_integer(unsigned('0' & ap_const_lv14_1(14-1 downto 0)))));
    tmp_10_fu_1356_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_11_fu_1015_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_12_fu_1389_p3 <= mul_ln99_1_fu_829_p2(47 downto 47);
    tmp_13_fu_1407_p3 <= mul_ln99_1_fu_829_p2(15 downto 15);
    tmp_14_fu_1415_p3 <= mul_ln99_1_fu_829_p2(39 downto 39);
    tmp_15_fu_1433_p3 <= add_ln99_1_fu_1427_p2(23 downto 23);
    tmp_16_fu_1453_p3 <= mul_ln99_1_fu_829_p2(40 downto 40);
    tmp_17_fu_1461_p3 <= mul_ln99_1_fu_829_p2(47 downto 41);
    tmp_18_fu_1475_p3 <= mul_ln99_1_fu_829_p2(47 downto 40);
    tmp_1_fu_1159_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_2_fu_879_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_3_fu_1210_p3 <= mul_ln99_fu_825_p2(15 downto 15);
    tmp_4_fu_1218_p3 <= mul_ln99_fu_825_p2(39 downto 39);
    tmp_5_fu_1236_p3 <= add_ln99_fu_1230_p2(23 downto 23);
    tmp_6_fu_1256_p3 <= mul_ln99_fu_825_p2(40 downto 40);
    tmp_7_fu_1264_p3 <= mul_ln99_fu_825_p2(47 downto 41);
    tmp_8_fu_1278_p3 <= mul_ln99_fu_825_p2(47 downto 40);
    tmp_9_fu_1606_p3 <= (trunc_ln99_fu_1553_p1 & ap_const_lv1_1);
    tmp_fu_1192_p3 <= mul_ln99_fu_825_p2(47 downto 47);
    tmp_s_fu_857_p4 <= ap_sig_allocacmp_idx_1(12 downto 2);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 <= zext_ln99_fu_867_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 <= zext_ln99_fu_867_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 <= zext_ln99_fu_867_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 <= zext_ln99_fu_867_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 <= zext_ln99_fu_867_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 <= zext_ln99_fu_867_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 <= zext_ln99_fu_867_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 <= zext_ln99_fu_867_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln4_fu_1200_p4 <= mul_ln99_fu_825_p2(39 downto 16);
    trunc_ln90_fu_1156_p1 <= idx_1_reg_1666(2 - 1 downto 0);
    trunc_ln99_1_fu_1397_p4 <= mul_ln99_1_fu_829_p2(39 downto 16);
    trunc_ln99_fu_1553_p1 <= idx_1_reg_1666_pp0_iter1_reg(13 - 1 downto 0);
    xor_ln99_1_fu_1306_p2 <= (tmp_6_fu_1256_p3 xor ap_const_lv1_1);
    xor_ln99_2_fu_1326_p2 <= (select_ln99_fu_1298_p3 xor ap_const_lv1_1);
    xor_ln99_3_fu_1338_p2 <= (tmp_fu_1192_p3 xor ap_const_lv1_1);
    xor_ln99_4_fu_1575_p2 <= (or_ln99_4_fu_1570_p2 xor ap_const_lv1_1);
    xor_ln99_5_fu_1441_p2 <= (tmp_15_fu_1433_p3 xor ap_const_lv1_1);
    xor_ln99_6_fu_1503_p2 <= (tmp_16_fu_1453_p3 xor ap_const_lv1_1);
    xor_ln99_7_fu_1523_p2 <= (select_ln99_4_fu_1495_p3 xor ap_const_lv1_1);
    xor_ln99_8_fu_1535_p2 <= (tmp_12_fu_1389_p3 xor ap_const_lv1_1);
    xor_ln99_9_fu_1628_p2 <= (or_ln99_5_fu_1623_p2 xor ap_const_lv1_1);
    xor_ln99_fu_1244_p2 <= (tmp_5_fu_1236_p3 xor ap_const_lv1_1);
    zext_ln99_1_fu_1226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1210_p3),24));
    zext_ln99_2_fu_1561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln99_fu_1556_p2),64));
    zext_ln99_3_fu_1423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_1407_p3),24));
    zext_ln99_4_fu_1614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_1606_p3),64));
    zext_ln99_fu_867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_857_p4),64));
end behav;
