{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710369418620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710369418621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 16:36:58 2024 " "Processing started: Wed Mar 13 16:36:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710369418621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710369418621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFD -c FFD " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFD -c FFD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710369418621 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710369418989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FFD.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710369419037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710369419037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivFreq " "Found entity 1: DivFreq" {  } { { "DivFreq.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/DivFreq.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710369419042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710369419042 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FDD_FPGA.v(40) " "Verilog HDL Module Instantiation warning at FDD_FPGA.v(40): ignored dangling comma in List of Port Connections" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1710369419047 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FDD_FPGA.v(58) " "Verilog HDL Module Instantiation warning at FDD_FPGA.v(58): ignored dangling comma in List of Port Connections" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1710369419048 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FDD_FPGA.v(76) " "Verilog HDL Module Instantiation warning at FDD_FPGA.v(76): ignored dangling comma in List of Port Connections" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1710369419048 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FDD_FPGA.v(94) " "Verilog HDL Module Instantiation warning at FDD_FPGA.v(94): ignored dangling comma in List of Port Connections" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1710369419048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdd_fpga.v 2 2 " "Found 2 design units, including 2 entities, in source file fdd_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDD_FPGA " "Found entity 1: FDD_FPGA" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710369419050 ""} { "Info" "ISGN_ENTITY_NAME" "2 FDD_FPGA_tv " "Found entity 2: FDD_FPGA_tv" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710369419050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710369419050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x.v 1 1 " "Found 1 design units, including 1 entities, in source file x.v" { { "Info" "ISGN_ENTITY_NAME" "1 x " "Found entity 1: x" {  } { { "x.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/x.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710369419055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710369419055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD_ctr " "Found entity 1: FFD_ctr" {  } { { "FFD_ctr.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FFD_ctr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710369419061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710369419061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD_ctrl " "Found entity 1: FFD_ctrl" {  } { { "FFD_ctrl.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FFD_ctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710369419069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710369419069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q0_o FDD_FPGA.v(150) " "Verilog HDL Implicit Net warning at FDD_FPGA.v(150): created implicit net for \"q0_o\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369419069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q1_o FDD_FPGA.v(151) " "Verilog HDL Implicit Net warning at FDD_FPGA.v(151): created implicit net for \"q1_o\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369419069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q2_o FDD_FPGA.v(152) " "Verilog HDL Implicit Net warning at FDD_FPGA.v(152): created implicit net for \"q2_o\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369419069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q3_o FDD_FPGA.v(153) " "Verilog HDL Implicit Net warning at FDD_FPGA.v(153): created implicit net for \"q3_o\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369419069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andoutft_w FFD_ctrl.v(26) " "Verilog HDL Implicit Net warning at FFD_ctrl.v(26): created implicit net for \"andoutft_w\"" {  } { { "FFD_ctrl.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FFD_ctrl.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369419069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FDD_FPGA " "Elaborating entity \"FDD_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710369419103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivFreq DivFreq:DF " "Elaborating entity \"DivFreq\" for hierarchy \"DivFreq:DF\"" {  } { { "FDD_FPGA.v" "DF" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710369419108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD_ctr FFD_ctr:FFD_ctr3 " "Elaborating entity \"FFD_ctr\" for hierarchy \"FFD_ctr:FFD_ctr3\"" {  } { { "FDD_FPGA.v" "FFD_ctr3" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710369419113 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "orout_w1 FFD_ctr.v(18) " "Verilog HDL or VHDL warning at FFD_ctr.v(18): object \"orout_w1\" assigned a value but never read" {  } { { "FFD_ctr.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FFD_ctr.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710369419115 "|FDD_FPGA|FFD_ctr:FFD_ctr3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q_o FFD_ctr.v(9) " "Output port \"q_o\" at FFD_ctr.v(9) has no driver" {  } { { "FFD_ctr.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FFD_ctr.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710369419116 "|FDD_FPGA|FFD_ctr:FFD_ctr3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD FFD:FFD3 " "Elaborating entity \"FFD\" for hierarchy \"FFD:FFD3\"" {  } { { "FDD_FPGA.v" "FFD3" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710369419118 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q0_o GND " "Pin \"q0_o\" is stuck at GND" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710369422099 "|FDD_FPGA|q0_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_o GND " "Pin \"q1_o\" is stuck at GND" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710369422099 "|FDD_FPGA|q1_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "q2_o GND " "Pin \"q2_o\" is stuck at GND" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710369422099 "|FDD_FPGA|q2_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "q3_o GND " "Pin \"q3_o\" is stuck at GND" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710369422099 "|FDD_FPGA|q3_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710369422099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710369422279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369422279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_i " "No output dependent on input pin \"clk_i\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369422408 "|FDD_FPGA|clk_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_i " "No output dependent on input pin \"rst_i\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369422408 "|FDD_FPGA|rst_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serialin_i " "No output dependent on input pin \"serialin_i\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369422408 "|FDD_FPGA|serialin_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "move_load_i " "No output dependent on input pin \"move_load_i\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369422408 "|FDD_FPGA|move_load_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_i\[0\] " "No output dependent on input pin \"d_i\[0\]\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369422408 "|FDD_FPGA|d_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_i\[1\] " "No output dependent on input pin \"d_i\[1\]\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369422408 "|FDD_FPGA|d_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_i\[2\] " "No output dependent on input pin \"d_i\[2\]\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369422408 "|FDD_FPGA|d_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_i\[3\] " "No output dependent on input pin \"d_i\[3\]\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710369422408 "|FDD_FPGA|d_i[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1710369422408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710369422409 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710369422409 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710369422409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710369422451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 16:37:02 2024 " "Processing ended: Wed Mar 13 16:37:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710369422451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710369422451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710369422451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710369422451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710369423793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710369423794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 16:37:03 2024 " "Processing started: Wed Mar 13 16:37:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710369423794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710369423794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FFD -c FFD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FFD -c FFD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710369423794 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710369423953 ""}
{ "Info" "0" "" "Project  = FFD" {  } {  } 0 0 "Project  = FFD" 0 0 "Fitter" 0 0 1710369423955 ""}
{ "Info" "0" "" "Revision = FFD" {  } {  } 0 0 "Revision = FFD" 0 0 "Fitter" 0 0 1710369423955 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1710369424013 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FFD EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"FFD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710369424021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710369424068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710369424068 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710369424184 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710369424196 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710369424412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710369424412 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710369424412 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710369424412 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710369424413 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710369424413 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710369424413 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710369424413 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710369424413 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710369424413 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_E1 IOPAD_X0_Y16_N7 " "Can't place multiple pins assigned to pin location Pin_E1 (IOPAD_X0_Y16_N7)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "d_i\[0\] Pin_E1 IOPAD_X0_Y16_N7 " "Pin d_i\[0\] is assigned to pin location Pin_E1 (IOPAD_X0_Y16_N7)" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { d_i[0] } } } { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1710369424414 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "d_i\[1\] Pin_E1 IOPAD_X0_Y16_N7 " "Pin d_i\[1\] is assigned to pin location Pin_E1 (IOPAD_X0_Y16_N7)" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { d_i[1] } } } { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1710369424414 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "d_i\[2\] Pin_E1 IOPAD_X0_Y16_N7 " "Pin d_i\[2\] is assigned to pin location Pin_E1 (IOPAD_X0_Y16_N7)" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { d_i[2] } } } { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1710369424414 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "d_i\[3\] Pin_E1 IOPAD_X0_Y16_N7 " "Pin d_i\[3\] is assigned to pin location Pin_E1 (IOPAD_X0_Y16_N7)" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { d_i[3] } } } { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/FDD_FPGA.v" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_l/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1710369424414 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1710369424414 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710369424415 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1710369424427 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1710369424427 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710369424570 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 13 16:37:04 2024 " "Processing ended: Wed Mar 13 16:37:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710369424570 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710369424570 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710369424570 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710369424570 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 29 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 29 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710369425214 ""}
