
*** Running vivado
    with args -log main_design_noip_lvds_stream_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_design_noip_lvds_stream_0_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Aug  1 13:36:53 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_design_noip_lvds_stream_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.531 ; gain = 72.316 ; free physical = 1320 ; free virtual = 12052
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/interface_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: main_design_noip_lvds_stream_0_0
Command: synth_design -top main_design_noip_lvds_stream_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Device 21-9227] Part: xc7z020clg400-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 187893
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2142.559 ; gain = 413.715 ; free physical = 193 ; free virtual = 9828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_design_noip_lvds_stream_0_0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_noip_lvds_stream_0_0/synth/main_design_noip_lvds_stream_0_0.vhd:81]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter SENSOR_BIT_LENGTH bound to: 8 - type: integer 
	Parameter IM_WIDTH bound to: 1280 - type: integer 
	Parameter IM_HEIGHT bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'noip_lvds_stream' declared at '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream.vhd:5' bound to instance 'U0' of component 'noip_lvds_stream' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_noip_lvds_stream_0_0/synth/main_design_noip_lvds_stream_0_0.vhd:142]
INFO: [Synth 8-638] synthesizing module 'noip_lvds_stream' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream.vhd:55]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'noip_lvds_stream_slave_stream_v1_0_S00_AXIS' declared at '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd:5' bound to instance 'noip_lvds_stream_slave_stream_v1_0_S00_AXIS_inst' of component 'noip_lvds_stream_slave_stream_v1_0_S00_AXIS' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream.vhd:211]
INFO: [Synth 8-638] synthesizing module 'noip_lvds_stream_slave_stream_v1_0_S00_AXIS' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd:38]
INFO: [Synth 8-226] default block is never used [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'noip_lvds_stream_slave_stream_v1_0_S00_AXIS' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd:38]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'noip_lvds_stream_master_stream_v1_0_M00_AXIS' declared at '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd:5' bound to instance 'noip_lvds_stream_master_stream_v1_0_M00_AXIS_inst' of component 'noip_lvds_stream_master_stream_v1_0_M00_AXIS' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream.vhd:226]
INFO: [Synth 8-638] synthesizing module 'noip_lvds_stream_master_stream_v1_0_M00_AXIS' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'noip_lvds_stream_master_stream_v1_0_M00_AXIS' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'noip_lvds_stream' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'main_design_noip_lvds_stream_0_0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_noip_lvds_stream_0_0/synth/main_design_noip_lvds_stream_0_0.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element write_pointer_reg was removed.  [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[0].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[1].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[2].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[3].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element image_start_reg was removed.  [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream.vhd:258]
WARNING: [Synth 8-6014] Unused sequential element image_end_reg was removed.  [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element nb_kernel_reg was removed.  [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream.vhd:251]
WARNING: [Synth 8-6014] Unused sequential element im_column_reg was removed.  [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element im_line_reg was removed.  [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element pixel_polarity_reg was removed.  [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream.vhd:252]
WARNING: [Synth 8-3848] Net trigger0 in module/entity noip_lvds_stream does not have driver. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream.vhd:26]
WARNING: [Synth 8-7129] Port image_start in module noip_lvds_stream_master_stream_v1_0_M00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port image_end in module noip_lvds_stream_master_stream_v1_0_M00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_TREADY in module noip_lvds_stream_master_stream_v1_0_M00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[31] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[30] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[29] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[28] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[27] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[26] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[25] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[24] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[19] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[18] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[17] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[16] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[15] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[14] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[13] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[12] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[11] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[10] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[9] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[8] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[7] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[6] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[5] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[4] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[3] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[2] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[1] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[0] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module noip_lvds_stream_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port trigger0 in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[39] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[38] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[37] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[36] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[35] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[34] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[33] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[32] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[31] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[30] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[29] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[28] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[27] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[26] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[25] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[24] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[23] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[22] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[21] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[20] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[19] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[18] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[17] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[16] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[15] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[14] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[13] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[12] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[11] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[10] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[9] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[8] in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port monitor0 in module noip_lvds_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port monitor1 in module noip_lvds_stream is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.527 ; gain = 496.684 ; free physical = 160 ; free virtual = 9623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2237.402 ; gain = 508.559 ; free physical = 142 ; free virtual = 9606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2237.402 ; gain = 508.559 ; free physical = 142 ; free virtual = 9606
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.402 ; gain = 0.000 ; free physical = 142 ; free virtual = 9606
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.152 ; gain = 0.000 ; free physical = 180 ; free virtual = 9595
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2385.152 ; gain = 0.000 ; free physical = 168 ; free virtual = 9584
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2385.152 ; gain = 656.309 ; free physical = 242 ; free virtual = 9603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 242 ; free virtual = 9603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 242 ; free virtual = 9603
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'DState_reg' in module 'noip_lvds_stream'
WARNING: [Synth 8-327] inferring latch for variable 'axis_tvalid_reg' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'stream_data_out_reg' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/7439/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd:62]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                aligning |                        000000001 |                             0000
                    idle |                        000000010 |                             0001
              wait_black |                        000000100 |                             0010
               rec_black |                        000001000 |                             0011
               end_black |                        000010000 |                             0100
                  rec_id |                        000100000 |                             0101
                 rec_img |                        001000000 |                             0110
                 wait_ls |                        010000000 |                             0111
                after_fe |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DState_reg' using encoding 'one-hot' in module 'noip_lvds_stream'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 239 ; free virtual = 9602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design main_design_noip_lvds_stream_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design main_design_noip_lvds_stream_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design main_design_noip_lvds_stream_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design main_design_noip_lvds_stream_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port trigger0 in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[39] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[38] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[37] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[36] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[35] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[34] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[33] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[32] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[31] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[30] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[29] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[28] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[27] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[26] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[25] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[24] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[23] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[22] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[21] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[20] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[19] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[18] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[17] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[16] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvds_deserialized[15] in module main_design_noip_lvds_stream_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 214 ; free virtual = 9588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 127 ; free virtual = 9576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 127 ; free virtual = 9576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 145 ; free virtual = 9574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 498 ; free virtual = 9918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 498 ; free virtual = 9918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 498 ; free virtual = 9918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 505 ; free virtual = 9925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 505 ; free virtual = 9925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 506 ; free virtual = 9925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     9|
|3     |LUT3 |     2|
|4     |LUT4 |     7|
|5     |LUT5 |     5|
|6     |LUT6 |    16|
|7     |FDCE |    12|
|8     |FDPE |     1|
|9     |FDRE |     3|
|10    |LD   |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2393.156 ; gain = 664.312 ; free physical = 506 ; free virtual = 9925
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 75 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2393.156 ; gain = 516.562 ; free physical = 505 ; free virtual = 9924
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2393.164 ; gain = 664.312 ; free physical = 505 ; free virtual = 9924
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.164 ; gain = 0.000 ; free physical = 831 ; free virtual = 10251
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2449.184 ; gain = 0.000 ; free physical = 877 ; free virtual = 10300
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instance 

Synth Design complete | Checksum: 4652c535
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 2449.184 ; gain = 1076.809 ; free physical = 877 ; free virtual = 10300
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1923.812; main = 1530.841; forked = 459.464
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3489.996; main = 2449.188; forked = 1096.836
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.195 ; gain = 0.000 ; free physical = 877 ; free virtual = 10301
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_noip_lvds_stream_0_0_synth_1/main_design_noip_lvds_stream_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP main_design_noip_lvds_stream_0_0, cache-ID = cd9e3a446766cef1
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.195 ; gain = 0.000 ; free physical = 844 ; free virtual = 10277
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_noip_lvds_stream_0_0_synth_1/main_design_noip_lvds_stream_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_design_noip_lvds_stream_0_0_utilization_synth.rpt -pb main_design_noip_lvds_stream_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 13:37:39 2024...
