-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pooling2d_large_cl_nopad_pad_me is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_V_V_empty_n : IN STD_LOGIC;
    data_V_V_read : OUT STD_LOGIC;
    res_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_V_V_full_n : IN STD_LOGIC;
    res_V_V_write : OUT STD_LOGIC );
end;


architecture behav of pooling2d_large_cl_nopad_pad_me is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (29 downto 0) := "000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (29 downto 0) := "000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (29 downto 0) := "000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (29 downto 0) := "000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (29 downto 0) := "000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (29 downto 0) := "000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (29 downto 0) := "000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (29 downto 0) := "000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (29 downto 0) := "000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (29 downto 0) := "001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (29 downto 0) := "010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_1F : STD_LOGIC_VECTOR (7 downto 0) := "00011111";
    constant ap_const_lv32_3FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111111111";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv10_1F : STD_LOGIC_VECTOR (9 downto 0) := "0000011111";
    constant ap_const_lv9_1F : STD_LOGIC_VECTOR (8 downto 0) := "000011111";
    constant ap_const_lv1024_lc_2 : STD_LOGIC_VECTOR (1023 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv128_lc_3 : STD_LOGIC_VECTOR (127 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal layer_in_V_24 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal sX_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal data_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln484_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal res_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal icmp_ln512_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_ih_fu_223_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_ih_reg_990 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal tmp_V_reg_995 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_97_reg_1000 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_98_reg_1005 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_99_reg_1010 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_100_reg_1015 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_101_reg_1020 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_102_reg_1025 : STD_LOGIC_VECTOR (31 downto 0);
    signal sX_12_load_reg_1030 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln498_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln498_reg_1035 : STD_LOGIC_VECTOR (0 downto 0);
    signal sY_12_load_reg_1040 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln498_4_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln498_4_reg_1045 : STD_LOGIC_VECTOR (0 downto 0);
    signal pY_12_load_reg_1050 : STD_LOGIC_VECTOR (31 downto 0);
    signal pX_12_load_reg_1056 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln498_4_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_4_reg_1062 : STD_LOGIC_VECTOR (0 downto 0);
    signal i1_fu_299_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i1_reg_1069 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal layer_in_V_24_load_1_reg_1074 : STD_LOGIC_VECTOR (1023 downto 0);
    signal icmp_ln500_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln203_45_fu_373_p3 : STD_LOGIC_VECTOR (1023 downto 0);
    signal select_ln203_45_reg_1080 : STD_LOGIC_VECTOR (1023 downto 0);
    signal select_ln203_46_fu_381_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_46_reg_1085 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_46_fu_389_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_46_reg_1090 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln203_fu_395_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln203_reg_1095 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_25_fu_401_p4 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_25_reg_1100 : STD_LOGIC_VECTOR (1023 downto 0);
    signal select_ln203_51_fu_477_p3 : STD_LOGIC_VECTOR (1023 downto 0);
    signal select_ln203_51_reg_1105 : STD_LOGIC_VECTOR (1023 downto 0);
    signal select_ln203_52_fu_485_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_52_reg_1110 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_52_fu_493_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_52_reg_1115 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_27_fu_499_p4 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_27_reg_1120 : STD_LOGIC_VECTOR (1023 downto 0);
    signal icmp_ln522_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln522_reg_1125 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln537_fu_530_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln537_reg_1129 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln532_fu_570_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln532_reg_1137 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln526_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal select_ln203_48_fu_644_p3 : STD_LOGIC_VECTOR (1023 downto 0);
    signal select_ln203_48_reg_1147 : STD_LOGIC_VECTOR (1023 downto 0);
    signal select_ln203_49_fu_650_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_49_reg_1152 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_49_fu_658_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_49_reg_1157 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_54_fu_720_p3 : STD_LOGIC_VECTOR (1023 downto 0);
    signal select_ln203_54_reg_1167 : STD_LOGIC_VECTOR (1023 downto 0);
    signal select_ln203_55_fu_726_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_55_reg_1172 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_55_fu_734_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_55_reg_1177 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_fu_586_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal lshr_ln203_reg_1192 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_667_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal lshr_ln203_32_reg_1197 : STD_LOGIC_VECTOR (1023 downto 0);
    signal pool_res_V_fu_770_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_res_V_reg_1202 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_fu_743_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal lshr_ln203_30_reg_1208 : STD_LOGIC_VECTOR (1023 downto 0);
    signal trunc_ln203_14_fu_788_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln203_14_reg_1213 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_751_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal lshr_ln203_34_reg_1218 : STD_LOGIC_VECTOR (1023 downto 0);
    signal pool_V_fu_828_p5 : STD_LOGIC_VECTOR (127 downto 0);
    signal pool_V_reg_1223 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal select_ln1494_9_fu_911_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln1494_9_reg_1232 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_state19 : BOOLEAN;
    signal select_ln1494_10_fu_918_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1494_10_reg_1237 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1494_10_fu_926_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1494_10_reg_1242 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_fu_932_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_1247 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_fu_941_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal lshr_ln1494_reg_1257 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal trunc_ln1494_fu_960_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1494_reg_1262 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal pool_res_V_5_fu_969_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_start : STD_LOGIC;
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_done : STD_LOGIC;
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_idle : STD_LOGIC;
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_ready : STD_LOGIC;
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_return : STD_LOGIC_VECTOR (1023 downto 0);
    signal i_ih_0_reg_127 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal i1_0_reg_138 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_V_93_reg_149 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_0_reg_160 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal add_ln530_fu_554_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln535_fu_514_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln498_5_fu_259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln498_6_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_3_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_fu_275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_133_fu_305_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_309_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_134_fu_317_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_fu_329_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln203_61_fu_333_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln203_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_fu_347_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_45_fu_359_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_24_fu_337_p4 : STD_LOGIC_VECTOR (1023 downto 0);
    signal xor_ln203_17_fu_353_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_fu_365_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_11_fu_411_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_136_fu_421_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln203_68_fu_433_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln203_69_fu_437_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln203_14_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_50_fu_451_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_51_fu_463_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_26_fu_441_p4 : STD_LOGIC_VECTOR (1023 downto 0);
    signal xor_ln203_19_fu_457_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_50_fu_469_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln537_fu_525_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln532_fu_565_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_586_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_10_fu_591_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_135_fu_598_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln203_64_fu_610_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln203_65_fu_614_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln203_13_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_47_fu_618_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_48_fu_630_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln203_18_fu_624_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_47_fu_636_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_667_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal empty_137_fu_672_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast1_fu_676_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln203_72_fu_686_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln203_73_fu_690_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln203_15_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_53_fu_694_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_54_fu_706_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln203_20_fu_700_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_53_fu_712_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_743_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_fu_751_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal zext_ln203_63_fu_756_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal lshr_ln203_29_fu_759_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln203_fu_765_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal zext_ln203_71_fu_774_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal lshr_ln203_33_fu_777_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln203_14_fu_783_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal zext_ln203_67_fu_792_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal lshr_ln203_31_fu_795_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln203_13_fu_801_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal zext_ln203_75_fu_810_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal lshr_ln203_35_fu_813_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal and_ln203_15_fu_819_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal trunc_ln203_15_fu_824_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln203_13_fu_806_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_139_fu_844_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_848_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_140_fu_856_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1494_fu_868_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1494_13_fu_872_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1494_5_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1494_fu_885_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1494_9_fu_897_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_876_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln1494_fu_891_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1494_fu_903_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_941_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln1494_15_fu_946_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal lshr_ln1494_5_fu_949_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln1494_fu_955_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal icmp_ln1494_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_condition_224 : BOOLEAN;
    signal ap_condition_395 : BOOLEAN;
    signal ap_condition_235 : BOOLEAN;
    signal ap_condition_388 : BOOLEAN;

    component cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        output_V_read : IN STD_LOGIC_VECTOR (1023 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (1023 downto 0) );
    end component;


    component myproject_axi_lshr_1024ns_11ns_1024_6_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        OP : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (1023 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1023 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1023 downto 0) );
    end component;


    component myproject_axi_lshr_128ns_8ns_128_6_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        OP : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (127 downto 0);
        din1 : IN STD_LOGIC_VECTOR (127 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;



begin
    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182 : component cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_start,
        ap_done => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_done,
        ap_idle => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_idle,
        ap_ready => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_ready,
        data_0_V_read => tmp_V_reg_995,
        data_1_V_read => tmp_V_97_reg_1000,
        data_2_V_read => tmp_V_98_reg_1005,
        data_3_V_read => tmp_V_99_reg_1010,
        data_4_V_read => tmp_V_100_reg_1015,
        data_5_V_read => tmp_V_101_reg_1020,
        data_6_V_read => tmp_V_102_reg_1025,
        data_7_V_read => data_V_V_dout,
        output_V_read => layer_in_V_24,
        ap_return => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_return);

    myproject_axi_lshr_1024ns_11ns_1024_6_1_U193 : component myproject_axi_lshr_1024ns_11ns_1024_6_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        OP => 1,
        din0_WIDTH => 1024,
        din1_WIDTH => 11,
        dout_WIDTH => 1024)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln203_45_reg_1080,
        din1 => grp_fu_586_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_586_p2);

    myproject_axi_lshr_1024ns_11ns_1024_6_1_U194 : component myproject_axi_lshr_1024ns_11ns_1024_6_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        OP => 1,
        din0_WIDTH => 1024,
        din1_WIDTH => 11,
        dout_WIDTH => 1024)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln203_51_reg_1105,
        din1 => grp_fu_667_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_667_p2);

    myproject_axi_lshr_1024ns_11ns_1024_6_1_U195 : component myproject_axi_lshr_1024ns_11ns_1024_6_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        OP => 1,
        din0_WIDTH => 1024,
        din1_WIDTH => 11,
        dout_WIDTH => 1024)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln203_48_reg_1147,
        din1 => grp_fu_743_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_743_p2);

    myproject_axi_lshr_1024ns_11ns_1024_6_1_U196 : component myproject_axi_lshr_1024ns_11ns_1024_6_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        OP => 1,
        din0_WIDTH => 1024,
        din1_WIDTH => 11,
        dout_WIDTH => 1024)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln203_54_reg_1167,
        din1 => grp_fu_751_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_751_p2);

    myproject_axi_lshr_128ns_8ns_128_6_1_U197 : component myproject_axi_lshr_128ns_8ns_128_6_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        OP => 1,
        din0_WIDTH => 128,
        din1_WIDTH => 8,
        dout_WIDTH => 128)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln1494_9_reg_1232,
        din1 => grp_fu_941_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_941_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln484_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i1_0_reg_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_1 = and_ln498_4_fu_287_p2))) then 
                i1_0_reg_138 <= ap_const_lv4_0;
            elsif ((not(((res_V_V_full_n = ap_const_logic_0) and (icmp_ln512_fu_838_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln512_fu_838_p2 = ap_const_lv1_1))) then 
                i1_0_reg_138 <= i1_reg_1069;
            end if; 
        end if;
    end process;

    i_0_reg_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                i_0_reg_160 <= i_reg_1247;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                i_0_reg_160 <= ap_const_lv3_1;
            end if; 
        end if;
    end process;

    i_ih_0_reg_127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                i_ih_0_reg_127 <= i_ih_reg_990;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_ih_0_reg_127 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    pX_12_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                if ((ap_const_boolean_1 = ap_condition_395)) then 
                    pX_12 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_224)) then 
                    pX_12 <= add_ln535_fu_514_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_12_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                if ((ap_const_boolean_1 = ap_condition_388)) then 
                    pY_12 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_235)) then 
                    pY_12 <= add_ln530_fu_554_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_12_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                sX_12 <= select_ln537_reg_1129;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (((ap_const_lv1_0 = and_ln498_4_reg_1062) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1)) or ((icmp_ln522_fu_509_p2 = ap_const_lv1_1) and (icmp_ln500_fu_293_p2 = ap_const_lv1_1))))) then 
                sX_12 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    storemerge_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (((ap_const_lv1_0 = and_ln498_4_reg_1062) and (icmp_ln526_fu_549_p2 = ap_const_lv1_1) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1)) or ((icmp_ln526_fu_549_p2 = ap_const_lv1_1) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1) and (icmp_ln500_fu_293_p2 = ap_const_lv1_1))))) then 
                storemerge_reg_171 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                storemerge_reg_171 <= select_ln532_reg_1137;
            end if; 
        end if;
    end process;

    tmp_V_93_reg_149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                tmp_V_93_reg_149 <= pool_res_V_5_fu_969_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                tmp_V_93_reg_149 <= pool_res_V_reg_1202;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                and_ln498_4_reg_1062 <= and_ln498_4_fu_287_p2;
                icmp_ln498_4_reg_1045 <= icmp_ln498_4_fu_249_p2;
                icmp_ln498_reg_1035 <= icmp_ln498_fu_239_p2;
                layer_in_V_24 <= call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_return;
                pX_12_load_reg_1056 <= pX_12;
                pY_12_load_reg_1050 <= pY_12;
                sX_12_load_reg_1030 <= sX_12;
                sY_12_load_reg_1040 <= sY_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln498_4_reg_1062))) then
                i1_reg_1069 <= i1_fu_299_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                i_ih_reg_990 <= i_ih_fu_223_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (icmp_ln512_fu_838_p2 = ap_const_lv1_1))) and (icmp_ln512_fu_838_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                i_reg_1247 <= i_fu_932_p2;
                select_ln1494_10_reg_1237 <= select_ln1494_10_fu_918_p3;
                select_ln1494_9_reg_1232 <= select_ln1494_9_fu_911_p3;
                    sub_ln1494_10_reg_1242(7 downto 1) <= sub_ln1494_10_fu_926_p2(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and ((ap_const_lv1_0 = and_ln498_4_reg_1062) or (icmp_ln500_fu_293_p2 = ap_const_lv1_1)))) then
                icmp_ln522_reg_1125 <= icmp_ln522_fu_509_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln500_fu_293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln498_4_reg_1062))) then
                layer_in_V_24_load_1_reg_1074 <= layer_in_V_24;
                select_ln203_45_reg_1080 <= select_ln203_45_fu_373_p3;
                select_ln203_46_reg_1085 <= select_ln203_46_fu_381_p3;
                select_ln203_51_reg_1105 <= select_ln203_51_fu_477_p3;
                select_ln203_52_reg_1110 <= select_ln203_52_fu_485_p3;
                    sub_ln203_46_reg_1090(10 downto 1) <= sub_ln203_46_fu_389_p2(10 downto 1);
                    sub_ln203_52_reg_1115(10 downto 1) <= sub_ln203_52_fu_493_p2(10 downto 1);
                tmp_25_reg_1100 <= tmp_25_fu_401_p4;
                tmp_27_reg_1120 <= tmp_27_fu_499_p4;
                xor_ln203_reg_1095 <= xor_ln203_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                lshr_ln1494_reg_1257 <= grp_fu_941_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                lshr_ln203_30_reg_1208 <= grp_fu_743_p2;
                lshr_ln203_34_reg_1218 <= grp_fu_751_p2;
                pool_res_V_reg_1202 <= pool_res_V_fu_770_p1;
                trunc_ln203_14_reg_1213 <= trunc_ln203_14_fu_788_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                lshr_ln203_32_reg_1197 <= grp_fu_667_p2;
                lshr_ln203_reg_1192 <= grp_fu_586_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                pool_V_reg_1223 <= pool_V_fu_828_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln522_reg_1125 = ap_const_lv1_1))) then
                sY_12 <= storemerge_reg_171;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                select_ln203_48_reg_1147 <= select_ln203_48_fu_644_p3;
                select_ln203_49_reg_1152 <= select_ln203_49_fu_650_p3;
                select_ln203_54_reg_1167 <= select_ln203_54_fu_720_p3;
                select_ln203_55_reg_1172 <= select_ln203_55_fu_726_p3;
                    sub_ln203_49_reg_1157(10 downto 1) <= sub_ln203_49_fu_658_p2(10 downto 1);
                    sub_ln203_55_reg_1177(10 downto 1) <= sub_ln203_55_fu_734_p2(10 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (((icmp_ln526_fu_549_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln498_4_reg_1062) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1)) or ((icmp_ln526_fu_549_p2 = ap_const_lv1_0) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1) and (icmp_ln500_fu_293_p2 = ap_const_lv1_1))))) then
                select_ln532_reg_1137 <= select_ln532_fu_570_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (((icmp_ln522_fu_509_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln498_4_reg_1062)) or ((icmp_ln522_fu_509_p2 = ap_const_lv1_0) and (icmp_ln500_fu_293_p2 = ap_const_lv1_1))))) then
                select_ln537_reg_1129 <= select_ln537_fu_530_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_V_100_reg_1015 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                tmp_V_101_reg_1020 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                tmp_V_102_reg_1025 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_V_97_reg_1000 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_V_98_reg_1005 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tmp_V_99_reg_1010 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_V_reg_995 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                trunc_ln1494_reg_1262 <= trunc_ln1494_fu_960_p1;
            end if;
        end if;
    end process;
    sub_ln203_46_reg_1090(0) <= '0';
    sub_ln203_52_reg_1115(0) <= '0';
    sub_ln203_49_reg_1157(0) <= '0';
    sub_ln203_55_reg_1177(0) <= '0';
    sub_ln1494_10_reg_1242(0) <= '0';

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, data_V_V_empty_n, res_V_V_full_n, ap_CS_fsm_state2, icmp_ln484_fu_217_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state19, icmp_ln512_fu_838_p2, and_ln498_4_reg_1062, ap_CS_fsm_state10, icmp_ln500_fu_293_p2, icmp_ln522_fu_509_p2, icmp_ln526_fu_549_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln484_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (((ap_const_lv1_0 = and_ln498_4_reg_1062) and (icmp_ln526_fu_549_p2 = ap_const_lv1_1) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1)) or ((icmp_ln526_fu_549_p2 = ap_const_lv1_1) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1) and (icmp_ln500_fu_293_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (((icmp_ln526_fu_549_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln498_4_reg_1062) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1)) or ((icmp_ln526_fu_549_p2 = ap_const_lv1_0) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1) and (icmp_ln500_fu_293_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (((icmp_ln522_fu_509_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln498_4_reg_1062)) or ((icmp_ln522_fu_509_p2 = ap_const_lv1_0) and (icmp_ln500_fu_293_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if ((not(((res_V_V_full_n = ap_const_logic_0) and (icmp_ln512_fu_838_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln512_fu_838_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif ((not(((res_V_V_full_n = ap_const_logic_0) and (icmp_ln512_fu_838_p2 = ap_const_lv1_1))) and (icmp_ln512_fu_838_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln530_fu_554_p2 <= std_logic_vector(unsigned(pY_12_load_reg_1050) + unsigned(ap_const_lv32_1));
    add_ln532_fu_565_p2 <= std_logic_vector(unsigned(sY_12_load_reg_1040) + unsigned(ap_const_lv32_1));
    add_ln535_fu_514_p2 <= std_logic_vector(unsigned(pX_12_load_reg_1056) + unsigned(ap_const_lv32_1));
    add_ln537_fu_525_p2 <= std_logic_vector(unsigned(sX_12_load_reg_1030) + unsigned(ap_const_lv32_1));
    and_ln1494_fu_955_p2 <= (lshr_ln1494_reg_1257 and lshr_ln1494_5_fu_949_p2);
    and_ln203_13_fu_801_p2 <= (lshr_ln203_31_fu_795_p2 and lshr_ln203_30_reg_1208);
    and_ln203_14_fu_783_p2 <= (lshr_ln203_33_fu_777_p2 and lshr_ln203_32_reg_1197);
    and_ln203_15_fu_819_p2 <= (lshr_ln203_35_fu_813_p2 and lshr_ln203_34_reg_1218);
    and_ln203_fu_765_p2 <= (lshr_ln203_reg_1192 and lshr_ln203_29_fu_759_p2);
    and_ln498_3_fu_281_p2 <= (icmp_ln498_6_fu_269_p2 and icmp_ln498_5_fu_259_p2);
    and_ln498_4_fu_287_p2 <= (and_ln498_fu_275_p2 and and_ln498_3_fu_281_p2);
    and_ln498_fu_275_p2 <= (icmp_ln498_fu_239_p2 and icmp_ln498_4_fu_249_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state19_assign_proc : process(res_V_V_full_n, icmp_ln512_fu_838_p2)
    begin
                ap_block_state19 <= ((res_V_V_full_n = ap_const_logic_0) and (icmp_ln512_fu_838_p2 = ap_const_lv1_1));
    end process;


    ap_block_state2_assign_proc : process(data_V_V_empty_n, icmp_ln484_fu_217_p2)
    begin
                ap_block_state2 <= ((icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_condition_224_assign_proc : process(and_ln498_4_reg_1062, icmp_ln500_fu_293_p2, icmp_ln522_fu_509_p2)
    begin
                ap_condition_224 <= (((icmp_ln522_fu_509_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln498_4_reg_1062)) or ((icmp_ln522_fu_509_p2 = ap_const_lv1_0) and (icmp_ln500_fu_293_p2 = ap_const_lv1_1)));
    end process;


    ap_condition_235_assign_proc : process(and_ln498_4_reg_1062, icmp_ln500_fu_293_p2, icmp_ln522_fu_509_p2, icmp_ln526_fu_549_p2)
    begin
                ap_condition_235 <= (((icmp_ln526_fu_549_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln498_4_reg_1062) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1)) or ((icmp_ln526_fu_549_p2 = ap_const_lv1_0) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1) and (icmp_ln500_fu_293_p2 = ap_const_lv1_1)));
    end process;


    ap_condition_388_assign_proc : process(and_ln498_4_reg_1062, icmp_ln500_fu_293_p2, icmp_ln522_fu_509_p2, icmp_ln526_fu_549_p2)
    begin
                ap_condition_388 <= (((ap_const_lv1_0 = and_ln498_4_reg_1062) and (icmp_ln526_fu_549_p2 = ap_const_lv1_1) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1)) or ((icmp_ln526_fu_549_p2 = ap_const_lv1_1) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1) and (icmp_ln500_fu_293_p2 = ap_const_lv1_1)));
    end process;


    ap_condition_395_assign_proc : process(and_ln498_4_reg_1062, icmp_ln500_fu_293_p2, icmp_ln522_fu_509_p2)
    begin
                ap_condition_395 <= (((ap_const_lv1_0 = and_ln498_4_reg_1062) and (icmp_ln522_fu_509_p2 = ap_const_lv1_1)) or ((icmp_ln522_fu_509_p2 = ap_const_lv1_1) and (icmp_ln500_fu_293_p2 = ap_const_lv1_1)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, data_V_V_empty_n, ap_CS_fsm_state2, icmp_ln484_fu_217_p2)
    begin
        if ((not(((icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln484_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_start_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state9)
    begin
        if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_start <= ap_const_logic_1;
        else 
            call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config44_s_fu_182_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    data_V_V_blk_n_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state2, icmp_ln484_fu_217_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            data_V_V_blk_n <= data_V_V_empty_n;
        else 
            data_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_V_read_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state2, icmp_ln484_fu_217_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            data_V_V_read <= ap_const_logic_1;
        else 
            data_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    empty_133_fu_305_p1 <= i1_0_reg_138(3 - 1 downto 0);
    empty_134_fu_317_p2 <= (tmp_s_fu_309_p3 or ap_const_lv8_1F);
    empty_135_fu_598_p2 <= (tmp_10_fu_591_p3 or ap_const_lv9_1F);
    empty_136_fu_421_p2 <= (tmp_11_fu_411_p4 or ap_const_lv10_1F);
        empty_137_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_591_p3),10));

    empty_139_fu_844_p1 <= i_0_reg_160(2 - 1 downto 0);
    empty_140_fu_856_p2 <= (tmp_12_fu_848_p3 or ap_const_lv7_1F);
    grp_fu_586_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln203_46_reg_1085),1024));
    grp_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln203_52_reg_1110),1024));
    grp_fu_743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln203_49_reg_1152),1024));
    grp_fu_751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln203_55_reg_1172),1024));
    grp_fu_941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1494_10_reg_1237),128));
    i1_fu_299_p2 <= std_logic_vector(unsigned(i1_0_reg_138) + unsigned(ap_const_lv4_1));
    i_fu_932_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(i_0_reg_160));
    i_ih_fu_223_p2 <= std_logic_vector(unsigned(i_ih_0_reg_127) + unsigned(ap_const_lv4_1));
    icmp_ln1494_5_fu_862_p2 <= "1" when (unsigned(tmp_12_fu_848_p3) > unsigned(empty_140_fu_856_p2)) else "0";
    icmp_ln1494_fu_964_p2 <= "1" when (signed(trunc_ln1494_reg_1262) > signed(tmp_V_93_reg_149)) else "0";
    icmp_ln203_13_fu_604_p2 <= "1" when (unsigned(tmp_10_fu_591_p3) > unsigned(empty_135_fu_598_p2)) else "0";
    icmp_ln203_14_fu_427_p2 <= "1" when (unsigned(tmp_11_fu_411_p4) > unsigned(empty_136_fu_421_p2)) else "0";
    icmp_ln203_15_fu_680_p2 <= "1" when (unsigned(tmp_10_fu_591_p3) > unsigned(empty_135_fu_598_p2)) else "0";
    icmp_ln203_fu_323_p2 <= "1" when (unsigned(tmp_s_fu_309_p3) > unsigned(empty_134_fu_317_p2)) else "0";
    icmp_ln484_fu_217_p2 <= "1" when (i_ih_0_reg_127 = ap_const_lv4_9) else "0";
    icmp_ln498_4_fu_249_p2 <= "1" when (sY_12 = ap_const_lv32_1) else "0";
    icmp_ln498_5_fu_259_p2 <= "1" when (signed(pY_12) > signed(ap_const_lv32_0)) else "0";
    icmp_ln498_6_fu_269_p2 <= "1" when (signed(pX_12) > signed(ap_const_lv32_0)) else "0";
    icmp_ln498_fu_239_p2 <= "1" when (sX_12 = ap_const_lv32_1) else "0";
    icmp_ln500_fu_293_p2 <= "1" when (i1_0_reg_138 = ap_const_lv4_8) else "0";
    icmp_ln512_fu_838_p2 <= "1" when (i_0_reg_160 = ap_const_lv3_4) else "0";
    icmp_ln522_fu_509_p2 <= "1" when (pX_12_load_reg_1056 = ap_const_lv32_2) else "0";
    icmp_ln526_fu_549_p2 <= "1" when (pY_12_load_reg_1050 = ap_const_lv32_2) else "0";

    internal_ap_ready_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state2, icmp_ln484_fu_217_p2)
    begin
        if ((not(((icmp_ln484_fu_217_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln484_fu_217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln1494_5_fu_949_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv128_lc_3),to_integer(unsigned('0' & zext_ln1494_15_fu_946_p1(31-1 downto 0)))));
    lshr_ln203_29_fu_759_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv1024_lc_2),to_integer(unsigned('0' & zext_ln203_63_fu_756_p1(31-1 downto 0)))));
    lshr_ln203_31_fu_795_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv1024_lc_2),to_integer(unsigned('0' & zext_ln203_67_fu_792_p1(31-1 downto 0)))));
    lshr_ln203_33_fu_777_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv1024_lc_2),to_integer(unsigned('0' & zext_ln203_71_fu_774_p1(31-1 downto 0)))));
    lshr_ln203_35_fu_813_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv1024_lc_2),to_integer(unsigned('0' & zext_ln203_75_fu_810_p1(31-1 downto 0)))));
        p_cast1_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_135_fu_598_p2),10));

    pool_V_fu_828_p5 <= (((trunc_ln203_15_fu_824_p1 & trunc_ln203_14_reg_1213) & trunc_ln203_13_fu_806_p1) & pool_res_V_reg_1202);
    pool_res_V_5_fu_969_p3 <= 
        trunc_ln1494_reg_1262 when (icmp_ln1494_fu_964_p2(0) = '1') else 
        tmp_V_93_reg_149;
    pool_res_V_fu_770_p1 <= and_ln203_fu_765_p2(32 - 1 downto 0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    res_V_V_blk_n_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state19, icmp_ln512_fu_838_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln512_fu_838_p2 = ap_const_lv1_1))) then 
            res_V_V_blk_n <= res_V_V_full_n;
        else 
            res_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_V_din <= tmp_V_93_reg_149;

    res_V_V_write_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state19, icmp_ln512_fu_838_p2)
    begin
        if ((not(((res_V_V_full_n = ap_const_logic_0) and (icmp_ln512_fu_838_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln512_fu_838_p2 = ap_const_lv1_1))) then 
            res_V_V_write <= ap_const_logic_1;
        else 
            res_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1494_10_fu_918_p3 <= 
        xor_ln1494_fu_891_p2 when (icmp_ln1494_5_fu_862_p2(0) = '1') else 
        zext_ln1494_fu_868_p1;
    select_ln1494_9_fu_911_p3 <= 
        tmp_28_fu_876_p4 when (icmp_ln1494_5_fu_862_p2(0) = '1') else 
        pool_V_reg_1223;
    select_ln1494_fu_903_p3 <= 
        sub_ln1494_fu_885_p2 when (icmp_ln1494_5_fu_862_p2(0) = '1') else 
        sub_ln1494_9_fu_897_p2;
    select_ln203_45_fu_373_p3 <= 
        tmp_24_fu_337_p4 when (icmp_ln203_fu_323_p2(0) = '1') else 
        layer_in_V_24;
    select_ln203_46_fu_381_p3 <= 
        xor_ln203_17_fu_353_p2 when (icmp_ln203_fu_323_p2(0) = '1') else 
        zext_ln203_fu_329_p1;
    select_ln203_47_fu_636_p3 <= 
        sub_ln203_47_fu_618_p2 when (icmp_ln203_13_fu_604_p2(0) = '1') else 
        sub_ln203_48_fu_630_p2;
    select_ln203_48_fu_644_p3 <= 
        tmp_25_reg_1100 when (icmp_ln203_13_fu_604_p2(0) = '1') else 
        layer_in_V_24_load_1_reg_1074;
    select_ln203_49_fu_650_p3 <= 
        xor_ln203_18_fu_624_p2 when (icmp_ln203_13_fu_604_p2(0) = '1') else 
        zext_ln203_64_fu_610_p1;
    select_ln203_50_fu_469_p3 <= 
        sub_ln203_50_fu_451_p2 when (icmp_ln203_14_fu_427_p2(0) = '1') else 
        sub_ln203_51_fu_463_p2;
    select_ln203_51_fu_477_p3 <= 
        tmp_26_fu_441_p4 when (icmp_ln203_14_fu_427_p2(0) = '1') else 
        layer_in_V_24;
    select_ln203_52_fu_485_p3 <= 
        xor_ln203_19_fu_457_p2 when (icmp_ln203_14_fu_427_p2(0) = '1') else 
        zext_ln203_68_fu_433_p1;
    select_ln203_53_fu_712_p3 <= 
        sub_ln203_53_fu_694_p2 when (icmp_ln203_15_fu_680_p2(0) = '1') else 
        sub_ln203_54_fu_706_p2;
    select_ln203_54_fu_720_p3 <= 
        tmp_27_reg_1120 when (icmp_ln203_15_fu_680_p2(0) = '1') else 
        layer_in_V_24_load_1_reg_1074;
    select_ln203_55_fu_726_p3 <= 
        xor_ln203_20_fu_700_p2 when (icmp_ln203_15_fu_680_p2(0) = '1') else 
        zext_ln203_72_fu_686_p1;
    select_ln203_fu_365_p3 <= 
        sub_ln203_fu_347_p2 when (icmp_ln203_fu_323_p2(0) = '1') else 
        sub_ln203_45_fu_359_p2;
    select_ln532_fu_570_p3 <= 
        ap_const_lv32_0 when (icmp_ln498_4_reg_1045(0) = '1') else 
        add_ln532_fu_565_p2;
    select_ln537_fu_530_p3 <= 
        ap_const_lv32_0 when (icmp_ln498_reg_1035(0) = '1') else 
        add_ln537_fu_525_p2;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1494_10_fu_926_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(select_ln1494_fu_903_p3));
    sub_ln1494_9_fu_897_p2 <= std_logic_vector(unsigned(zext_ln1494_13_fu_872_p1) - unsigned(zext_ln1494_fu_868_p1));
    sub_ln1494_fu_885_p2 <= std_logic_vector(unsigned(zext_ln1494_fu_868_p1) - unsigned(zext_ln1494_13_fu_872_p1));
    sub_ln203_45_fu_359_p2 <= std_logic_vector(unsigned(zext_ln203_61_fu_333_p1) - unsigned(zext_ln203_fu_329_p1));
    sub_ln203_46_fu_389_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(select_ln203_fu_365_p3));
    sub_ln203_47_fu_618_p2 <= std_logic_vector(unsigned(zext_ln203_64_fu_610_p1) - unsigned(zext_ln203_65_fu_614_p1));
    sub_ln203_48_fu_630_p2 <= std_logic_vector(unsigned(zext_ln203_65_fu_614_p1) - unsigned(zext_ln203_64_fu_610_p1));
    sub_ln203_49_fu_658_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(select_ln203_47_fu_636_p3));
    sub_ln203_50_fu_451_p2 <= std_logic_vector(unsigned(zext_ln203_68_fu_433_p1) - unsigned(zext_ln203_69_fu_437_p1));
    sub_ln203_51_fu_463_p2 <= std_logic_vector(unsigned(zext_ln203_69_fu_437_p1) - unsigned(zext_ln203_68_fu_433_p1));
    sub_ln203_52_fu_493_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(select_ln203_50_fu_469_p3));
    sub_ln203_53_fu_694_p2 <= std_logic_vector(unsigned(zext_ln203_72_fu_686_p1) - unsigned(zext_ln203_73_fu_690_p1));
    sub_ln203_54_fu_706_p2 <= std_logic_vector(unsigned(zext_ln203_73_fu_690_p1) - unsigned(zext_ln203_72_fu_686_p1));
    sub_ln203_55_fu_734_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(select_ln203_53_fu_712_p3));
    sub_ln203_fu_347_p2 <= std_logic_vector(unsigned(zext_ln203_fu_329_p1) - unsigned(zext_ln203_61_fu_333_p1));
    tmp_10_fu_591_p3 <= (xor_ln203_reg_1095 & ap_const_lv5_0);
    tmp_11_fu_411_p4 <= ((ap_const_lv1_1 & i1_0_reg_138) & ap_const_lv5_0);
    tmp_12_fu_848_p3 <= (empty_139_fu_844_p1 & ap_const_lv5_0);
    
    tmp_24_fu_337_p4_proc : process(layer_in_V_24)
    variable vlo_cpy : STD_LOGIC_VECTOR(1024+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(1024+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    variable tmp_24_fu_337_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(10 - 1 downto 0) := ap_const_lv32_3FF(10 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(10 - 1 downto 0) := ap_const_lv32_0(10 - 1 downto 0);
        v0_cpy := layer_in_V_24;
        if (vlo_cpy(10 - 1 downto 0) > vhi_cpy(10 - 1 downto 0)) then
            vhi_cpy(10-1 downto 0) := std_logic_vector(1024-1-unsigned(ap_const_lv32_0(10-1 downto 0)));
            vlo_cpy(10-1 downto 0) := std_logic_vector(1024-1-unsigned(ap_const_lv32_3FF(10-1 downto 0)));
            for tmp_24_fu_337_p4_i in 0 to 1024-1 loop
                v0_cpy(tmp_24_fu_337_p4_i) := layer_in_V_24(1024-1-tmp_24_fu_337_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(10-1 downto 0)))));

        section := (others=>'0');
        section(10-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(10-1 downto 0)) - unsigned(vlo_cpy(10-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(1024-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_24_fu_337_p4 <= resvalue(1024-1 downto 0);
    end process;

    
    tmp_25_fu_401_p4_proc : process(layer_in_V_24)
    variable vlo_cpy : STD_LOGIC_VECTOR(1024+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(1024+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    variable tmp_25_fu_401_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(10 - 1 downto 0) := ap_const_lv32_3FF(10 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(10 - 1 downto 0) := ap_const_lv32_0(10 - 1 downto 0);
        v0_cpy := layer_in_V_24;
        if (vlo_cpy(10 - 1 downto 0) > vhi_cpy(10 - 1 downto 0)) then
            vhi_cpy(10-1 downto 0) := std_logic_vector(1024-1-unsigned(ap_const_lv32_0(10-1 downto 0)));
            vlo_cpy(10-1 downto 0) := std_logic_vector(1024-1-unsigned(ap_const_lv32_3FF(10-1 downto 0)));
            for tmp_25_fu_401_p4_i in 0 to 1024-1 loop
                v0_cpy(tmp_25_fu_401_p4_i) := layer_in_V_24(1024-1-tmp_25_fu_401_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(10-1 downto 0)))));

        section := (others=>'0');
        section(10-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(10-1 downto 0)) - unsigned(vlo_cpy(10-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(1024-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_25_fu_401_p4 <= resvalue(1024-1 downto 0);
    end process;

    
    tmp_26_fu_441_p4_proc : process(layer_in_V_24)
    variable vlo_cpy : STD_LOGIC_VECTOR(1024+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(1024+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    variable tmp_26_fu_441_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(10 - 1 downto 0) := ap_const_lv32_3FF(10 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(10 - 1 downto 0) := ap_const_lv32_0(10 - 1 downto 0);
        v0_cpy := layer_in_V_24;
        if (vlo_cpy(10 - 1 downto 0) > vhi_cpy(10 - 1 downto 0)) then
            vhi_cpy(10-1 downto 0) := std_logic_vector(1024-1-unsigned(ap_const_lv32_0(10-1 downto 0)));
            vlo_cpy(10-1 downto 0) := std_logic_vector(1024-1-unsigned(ap_const_lv32_3FF(10-1 downto 0)));
            for tmp_26_fu_441_p4_i in 0 to 1024-1 loop
                v0_cpy(tmp_26_fu_441_p4_i) := layer_in_V_24(1024-1-tmp_26_fu_441_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(10-1 downto 0)))));

        section := (others=>'0');
        section(10-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(10-1 downto 0)) - unsigned(vlo_cpy(10-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(1024-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_26_fu_441_p4 <= resvalue(1024-1 downto 0);
    end process;

    
    tmp_27_fu_499_p4_proc : process(layer_in_V_24)
    variable vlo_cpy : STD_LOGIC_VECTOR(1024+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(1024+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    variable tmp_27_fu_499_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(1024 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(10 - 1 downto 0) := ap_const_lv32_3FF(10 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(10 - 1 downto 0) := ap_const_lv32_0(10 - 1 downto 0);
        v0_cpy := layer_in_V_24;
        if (vlo_cpy(10 - 1 downto 0) > vhi_cpy(10 - 1 downto 0)) then
            vhi_cpy(10-1 downto 0) := std_logic_vector(1024-1-unsigned(ap_const_lv32_0(10-1 downto 0)));
            vlo_cpy(10-1 downto 0) := std_logic_vector(1024-1-unsigned(ap_const_lv32_3FF(10-1 downto 0)));
            for tmp_27_fu_499_p4_i in 0 to 1024-1 loop
                v0_cpy(tmp_27_fu_499_p4_i) := layer_in_V_24(1024-1-tmp_27_fu_499_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(10-1 downto 0)))));

        section := (others=>'0');
        section(10-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(10-1 downto 0)) - unsigned(vlo_cpy(10-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(1024-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_27_fu_499_p4 <= resvalue(1024-1 downto 0);
    end process;

    
    tmp_28_fu_876_p4_proc : process(pool_V_reg_1223)
    variable vlo_cpy : STD_LOGIC_VECTOR(128+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(128+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(128 - 1 downto 0);
    variable tmp_28_fu_876_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(128 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(128 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(128 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(7 - 1 downto 0) := ap_const_lv32_7F(7 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(7 - 1 downto 0) := ap_const_lv32_0(7 - 1 downto 0);
        v0_cpy := pool_V_reg_1223;
        if (vlo_cpy(7 - 1 downto 0) > vhi_cpy(7 - 1 downto 0)) then
            vhi_cpy(7-1 downto 0) := std_logic_vector(128-1-unsigned(ap_const_lv32_0(7-1 downto 0)));
            vlo_cpy(7-1 downto 0) := std_logic_vector(128-1-unsigned(ap_const_lv32_7F(7-1 downto 0)));
            for tmp_28_fu_876_p4_i in 0 to 128-1 loop
                v0_cpy(tmp_28_fu_876_p4_i) := pool_V_reg_1223(128-1-tmp_28_fu_876_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(7-1 downto 0)))));

        section := (others=>'0');
        section(7-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(7-1 downto 0)) - unsigned(vlo_cpy(7-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(128-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_28_fu_876_p4 <= resvalue(128-1 downto 0);
    end process;

    tmp_s_fu_309_p3 <= (empty_133_fu_305_p1 & ap_const_lv5_0);
    trunc_ln1494_fu_960_p1 <= and_ln1494_fu_955_p2(32 - 1 downto 0);
    trunc_ln203_13_fu_806_p1 <= and_ln203_13_fu_801_p2(32 - 1 downto 0);
    trunc_ln203_14_fu_788_p1 <= and_ln203_14_fu_783_p2(32 - 1 downto 0);
    trunc_ln203_15_fu_824_p1 <= and_ln203_15_fu_819_p2(32 - 1 downto 0);
    xor_ln1494_fu_891_p2 <= (zext_ln1494_fu_868_p1 xor ap_const_lv8_7F);
    xor_ln203_17_fu_353_p2 <= (zext_ln203_fu_329_p1 xor ap_const_lv11_3FF);
    xor_ln203_18_fu_624_p2 <= (zext_ln203_64_fu_610_p1 xor ap_const_lv11_3FF);
    xor_ln203_19_fu_457_p2 <= (zext_ln203_68_fu_433_p1 xor ap_const_lv11_3FF);
    xor_ln203_20_fu_700_p2 <= (zext_ln203_72_fu_686_p1 xor ap_const_lv11_3FF);
    xor_ln203_fu_395_p2 <= (i1_0_reg_138 xor ap_const_lv4_8);
    zext_ln1494_13_fu_872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_140_fu_856_p2),8));
    zext_ln1494_15_fu_946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1494_10_reg_1242),128));
    zext_ln1494_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_848_p3),8));
    zext_ln203_61_fu_333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_134_fu_317_p2),11));
    zext_ln203_63_fu_756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln203_46_reg_1090),1024));
    zext_ln203_64_fu_610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_591_p3),11));
    zext_ln203_65_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_135_fu_598_p2),11));
    zext_ln203_67_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln203_49_reg_1157),1024));
    zext_ln203_68_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_411_p4),11));
    zext_ln203_69_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_136_fu_421_p2),11));
    zext_ln203_71_fu_774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln203_52_reg_1115),1024));
    zext_ln203_72_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_137_fu_672_p1),11));
    zext_ln203_73_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast1_fu_676_p1),11));
    zext_ln203_75_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln203_55_reg_1177),1024));
    zext_ln203_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_309_p3),11));
end behav;
