INFO: [VRFC 10-163] Analyzing VHDL file "/home/acg/Desktop/Xilinx Projects/2nd_Semester/homework_2/homework_2.srcs/sources_1/new/spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_master'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/acg/Desktop/Xilinx Projects/2nd_Semester/homework_2/homework_2.srcs/sim_1/new/tb_spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_spi_master'
