<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer1\conv_activation_1.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer1\conv_layer_1.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer1\middle_new_pe1.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer1\middle_new_pex24_1.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer1\mult_ip_1.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer1\new_pe_1.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer1\shift_register.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer1\sirv_gnrl_dffs.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer1\top_conv_layer_1.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer2\conv_activation_2.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer2\conv_layer_2.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer2\conv_sram_2.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer2\middle_new_pe_2.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer2\middle_new_pex12_2.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer2\mult_ip_2.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer2\new_pe_2.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer2\sirv_gnrl_dffs2.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\convlayer2\top_conv_layer_2.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\core\clkdiv.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\core\conv_sram.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\core\dma_module.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\core\sirv_sim_ram_all_parameter.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\core\top.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\core\weightloader.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\fullconnect\acc_sum.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\fullconnect\fc_front.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\fullconnect\fc_module.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\fullconnect\fc_sram.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\fullconnect\fc_top.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\fullconnect\mult_sum.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\fullconnect\pool_fc_buffer.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\pool1\new_pool.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\pool1\top_pool1.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\pool2\top_pool2.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\pre_data\IRCAM.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\pre_data\PingPongBuffer.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\pre_data\UART_RX.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\pre_data\clockDivider24.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\pre_data\input_pre_data_module.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\pre_data\input_pre_sram.v<br>
D:\document\GitHub\PE_module\asl_soc\source\rtl\nice\pre_data\top_input_pre_data_module.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 14 23:28:16 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>nice_core_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 2s, Elapsed time = 0h 0m 5s, Peak memory usage = 494.570MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 9s, Peak memory usage = 494.570MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 494.570MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 8s, Peak memory usage = 494.570MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 7s, Elapsed time = 0h 0m 14s, Peak memory usage = 494.570MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 7s, Peak memory usage = 494.570MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 1s, Peak memory usage = 494.570MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.424s, Peak memory usage = 494.570MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 7s, Elapsed time = 0h 0m 12s, Peak memory usage = 494.570MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.546s, Elapsed time = 0h 0m 0.784s, Peak memory usage = 494.570MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.787s, Peak memory usage = 494.570MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 1m 33s, Elapsed time = 0h 7m 9s, Peak memory usage = 496.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 6s, Peak memory usage = 496.645MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 3s, Elapsed time = 0h 0m 10s, Peak memory usage = 603.770MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 2m 6s, Elapsed time = 0h 8m 23s, Peak memory usage = 603.770MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>122</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>121</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>83</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>38</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>16495</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>2602</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>7820</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>6072</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>44423</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>2035</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>15076</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>27312</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>5384</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>5384</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT12X12</td>
<td>140</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU12X12</td>
<td>140</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>12</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>49819(44435 LUT, 5384 ALU) / 138240</td>
<td>37%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>16495 / 139140</td>
<td>12%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>6072 / 139140</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>10423 / 139140</td>
<td>8%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>12 / 340</td>
<td>4%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>i_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>i_clk_ibuf/I </td>
</tr>
<tr>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q </td>
</tr>
<tr>
<td>clockDivider_inst/clk10M_out_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clockDivider_inst/clk10M_out_s1/Q </td>
</tr>
<tr>
<td>weightloader_conv_instance/weights_load_finish_Z_1</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>weightloader_conv_instance/weights_load_finish_s0/Q </td>
</tr>
<tr>
<td>i_start_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>i_start_ibuf/O </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>i_clk</td>
<td>100.0(MHz)</td>
<td>309.2(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_3</td>
<td>100.0(MHz)</td>
<td>93.4(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clockDivider_inst/clk10M_out_2</td>
<td>100.0(MHz)</td>
<td>396.8(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>i_start_d</td>
<td>100.0(MHz)</td>
<td>135.2(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_convlayer2_inst/conv_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>weightloader_conv_instance/Filtr_2_0_88_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_3[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>weightloader_conv_instance/weights_load_finish_Z_1[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10530</td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>0.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_convlayer2_inst/conv_counter_0_s3/CLK</td>
</tr>
<tr>
<td>0.589</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>top_convlayer2_inst/conv_counter_0_s3/Q</td>
</tr>
<tr>
<td>0.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>weightloader_conv_instance/n4_s0/A[0]</td>
</tr>
<tr>
<td>4.425</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>3532</td>
<td>weightloader_conv_instance/n4_s0/DOUT[0]</td>
</tr>
<tr>
<td>4.618</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>weightloader_conv_instance/n73_s1450/I0</td>
</tr>
<tr>
<td>5.196</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>weightloader_conv_instance/n73_s1450/F</td>
</tr>
<tr>
<td>5.403</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n73_s1332/I1</td>
</tr>
<tr>
<td>5.970</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n73_s1332/F</td>
</tr>
<tr>
<td>6.176</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n467_s1335/I2</td>
</tr>
<tr>
<td>6.684</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n467_s1335/F</td>
</tr>
<tr>
<td>6.890</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n520_s1266/I0</td>
</tr>
<tr>
<td>7.469</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n520_s1266/F</td>
</tr>
<tr>
<td>7.675</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n648_s1261/I0</td>
</tr>
<tr>
<td>8.254</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n648_s1261/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n648_s1256/I1</td>
</tr>
<tr>
<td>9.028</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n648_s1256/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n648_s1252/I1</td>
</tr>
<tr>
<td>9.801</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n648_s1252/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n648_s1250/I1</td>
</tr>
<tr>
<td>10.575</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n648_s1250/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_88_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>weightloader_conv_instance/weights_load_finish_Z_1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>307</td>
<td>weightloader_conv_instance/weights_load_finish_s0/Q</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_88_s0/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>weightloader_conv_instance/Filtr_2_0_88_s0</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_88_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.144, 77.009%; route: 2.049, 19.374%; tC2Q: 0.382, 3.617%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_convlayer2_inst/conv_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>weightloader_conv_instance/Filtr_2_0_89_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_3[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>weightloader_conv_instance/weights_load_finish_Z_1[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10530</td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>0.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_convlayer2_inst/conv_counter_0_s3/CLK</td>
</tr>
<tr>
<td>0.589</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>top_convlayer2_inst/conv_counter_0_s3/Q</td>
</tr>
<tr>
<td>0.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>weightloader_conv_instance/n4_s0/A[0]</td>
</tr>
<tr>
<td>4.425</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>3532</td>
<td>weightloader_conv_instance/n4_s0/DOUT[0]</td>
</tr>
<tr>
<td>4.618</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>weightloader_conv_instance/n72_s1434/I0</td>
</tr>
<tr>
<td>5.196</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>weightloader_conv_instance/n72_s1434/F</td>
</tr>
<tr>
<td>5.403</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n72_s1324/I1</td>
</tr>
<tr>
<td>5.970</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n72_s1324/F</td>
</tr>
<tr>
<td>6.176</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n466_s1331/I2</td>
</tr>
<tr>
<td>6.684</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n466_s1331/F</td>
</tr>
<tr>
<td>6.890</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n519_s1272/I0</td>
</tr>
<tr>
<td>7.469</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n519_s1272/F</td>
</tr>
<tr>
<td>7.675</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n647_s1260/I0</td>
</tr>
<tr>
<td>8.254</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n647_s1260/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n647_s1256/I1</td>
</tr>
<tr>
<td>9.028</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n647_s1256/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n647_s1252/I1</td>
</tr>
<tr>
<td>9.801</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n647_s1252/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n647_s1250/I1</td>
</tr>
<tr>
<td>10.575</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n647_s1250/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_89_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>weightloader_conv_instance/weights_load_finish_Z_1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>307</td>
<td>weightloader_conv_instance/weights_load_finish_s0/Q</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_89_s0/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>weightloader_conv_instance/Filtr_2_0_89_s0</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_89_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.144, 77.009%; route: 2.049, 19.374%; tC2Q: 0.382, 3.617%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_convlayer2_inst/conv_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>weightloader_conv_instance/Filtr_2_0_90_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_3[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>weightloader_conv_instance/weights_load_finish_Z_1[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10530</td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>0.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_convlayer2_inst/conv_counter_0_s3/CLK</td>
</tr>
<tr>
<td>0.589</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>top_convlayer2_inst/conv_counter_0_s3/Q</td>
</tr>
<tr>
<td>0.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>weightloader_conv_instance/n4_s0/A[0]</td>
</tr>
<tr>
<td>4.425</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>3532</td>
<td>weightloader_conv_instance/n4_s0/DOUT[0]</td>
</tr>
<tr>
<td>4.618</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>weightloader_conv_instance/n71_s1432/I0</td>
</tr>
<tr>
<td>5.196</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>weightloader_conv_instance/n71_s1432/F</td>
</tr>
<tr>
<td>5.403</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n71_s1324/I1</td>
</tr>
<tr>
<td>5.970</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n71_s1324/F</td>
</tr>
<tr>
<td>6.176</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n465_s1331/I2</td>
</tr>
<tr>
<td>6.684</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n465_s1331/F</td>
</tr>
<tr>
<td>6.890</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n518_s1272/I0</td>
</tr>
<tr>
<td>7.469</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n518_s1272/F</td>
</tr>
<tr>
<td>7.675</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n646_s1260/I0</td>
</tr>
<tr>
<td>8.254</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n646_s1260/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n646_s1256/I1</td>
</tr>
<tr>
<td>9.028</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n646_s1256/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n646_s1252/I1</td>
</tr>
<tr>
<td>9.801</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n646_s1252/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n646_s1250/I1</td>
</tr>
<tr>
<td>10.575</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n646_s1250/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_90_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>weightloader_conv_instance/weights_load_finish_Z_1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>307</td>
<td>weightloader_conv_instance/weights_load_finish_s0/Q</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_90_s0/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>weightloader_conv_instance/Filtr_2_0_90_s0</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_90_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.144, 77.009%; route: 2.049, 19.374%; tC2Q: 0.382, 3.617%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_convlayer2_inst/conv_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>weightloader_conv_instance/Filtr_2_0_91_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_3[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>weightloader_conv_instance/weights_load_finish_Z_1[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10530</td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>0.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_convlayer2_inst/conv_counter_0_s3/CLK</td>
</tr>
<tr>
<td>0.589</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>top_convlayer2_inst/conv_counter_0_s3/Q</td>
</tr>
<tr>
<td>0.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>weightloader_conv_instance/n4_s0/A[0]</td>
</tr>
<tr>
<td>4.425</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>3532</td>
<td>weightloader_conv_instance/n4_s0/DOUT[0]</td>
</tr>
<tr>
<td>4.618</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>weightloader_conv_instance/n70_s1434/I0</td>
</tr>
<tr>
<td>5.196</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>weightloader_conv_instance/n70_s1434/F</td>
</tr>
<tr>
<td>5.403</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n70_s1324/I1</td>
</tr>
<tr>
<td>5.970</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n70_s1324/F</td>
</tr>
<tr>
<td>6.176</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n464_s1331/I2</td>
</tr>
<tr>
<td>6.684</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n464_s1331/F</td>
</tr>
<tr>
<td>6.890</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n517_s1272/I0</td>
</tr>
<tr>
<td>7.469</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n517_s1272/F</td>
</tr>
<tr>
<td>7.675</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n645_s1260/I0</td>
</tr>
<tr>
<td>8.254</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n645_s1260/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n645_s1256/I1</td>
</tr>
<tr>
<td>9.028</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n645_s1256/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n645_s1252/I1</td>
</tr>
<tr>
<td>9.801</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n645_s1252/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n645_s1250/I1</td>
</tr>
<tr>
<td>10.575</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n645_s1250/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_91_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>weightloader_conv_instance/weights_load_finish_Z_1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>307</td>
<td>weightloader_conv_instance/weights_load_finish_s0/Q</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_91_s0/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>weightloader_conv_instance/Filtr_2_0_91_s0</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_91_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.144, 77.009%; route: 2.049, 19.374%; tC2Q: 0.382, 3.617%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>top_convlayer2_inst/conv_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>weightloader_conv_instance/Filtr_2_0_92_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_3[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>weightloader_conv_instance/weights_load_finish_Z_1[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_3</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10530</td>
<td>top_input_inst/Input_pre_data_module_inst/divider24_inst/clk_out_s1/Q</td>
</tr>
<tr>
<td>0.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>top_convlayer2_inst/conv_counter_0_s3/CLK</td>
</tr>
<tr>
<td>0.589</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>top_convlayer2_inst/conv_counter_0_s3/Q</td>
</tr>
<tr>
<td>0.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>weightloader_conv_instance/n4_s0/A[0]</td>
</tr>
<tr>
<td>4.425</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>3532</td>
<td>weightloader_conv_instance/n4_s0/DOUT[0]</td>
</tr>
<tr>
<td>4.618</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>weightloader_conv_instance/n69_s1434/I0</td>
</tr>
<tr>
<td>5.196</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>weightloader_conv_instance/n69_s1434/F</td>
</tr>
<tr>
<td>5.403</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n69_s1324/I1</td>
</tr>
<tr>
<td>5.970</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n69_s1324/F</td>
</tr>
<tr>
<td>6.176</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n463_s1331/I2</td>
</tr>
<tr>
<td>6.684</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n463_s1331/F</td>
</tr>
<tr>
<td>6.890</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n516_s1272/I0</td>
</tr>
<tr>
<td>7.469</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>weightloader_conv_instance/n516_s1272/F</td>
</tr>
<tr>
<td>7.675</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n644_s1260/I0</td>
</tr>
<tr>
<td>8.254</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n644_s1260/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n644_s1256/I1</td>
</tr>
<tr>
<td>9.028</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n644_s1256/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n644_s1252/I1</td>
</tr>
<tr>
<td>9.801</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n644_s1252/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n644_s1250/I1</td>
</tr>
<tr>
<td>10.575</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/n644_s1250/F</td>
</tr>
<tr>
<td>10.781</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_92_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>weightloader_conv_instance/weights_load_finish_Z_1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>307</td>
<td>weightloader_conv_instance/weights_load_finish_s0/Q</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_92_s0/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>weightloader_conv_instance/Filtr_2_0_92_s0</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>weightloader_conv_instance/Filtr_2_0_92_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.144, 77.009%; route: 2.049, 19.374%; tC2Q: 0.382, 3.617%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
