<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_f_s_m_c___bank4___type_def" xml:lang="en-US">
<title>FSMC_Bank4_TypeDef Struct Reference</title>
<indexterm><primary>FSMC_Bank4_TypeDef</primary></indexterm>
<para>

<para>Flexible Static Memory Controller Bank4. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank4___type_def_1a2f02e7acfbd7e549ede84633215eb6a1">PCR4</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank4___type_def_1a8218d6e11dae5d4468c69303dec0b4fc">SR4</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank4___type_def_1a3f82cc749845fb0dd7dfa8121d96b663">PMEM4</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank4___type_def_1a955cad1aab7fb2d5b6e216cb29b5e7e2">PATT4</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank4___type_def_1ac53cd7a08093a4ae8f4de4bcff67a64f">PIO4</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Flexible Static Memory Controller Bank4. </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_f_s_m_c___bank4___type_def_1a955cad1aab7fb2d5b6e216cb29b5e7e2"/><section>
    <title>PATT4</title>
<indexterm><primary>PATT4</primary><secondary>FSMC_Bank4_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank4_TypeDef</primary><secondary>PATT4</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PATT4</computeroutput></para>
<para>PC Card Attribute memory space timing register 4, Address offset: 0xAC </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank4___type_def_1a2f02e7acfbd7e549ede84633215eb6a1"/><section>
    <title>PCR4</title>
<indexterm><primary>PCR4</primary><secondary>FSMC_Bank4_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank4_TypeDef</primary><secondary>PCR4</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PCR4</computeroutput></para>
<para>PC Card control register 4, Address offset: 0xA0 </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank4___type_def_1ac53cd7a08093a4ae8f4de4bcff67a64f"/><section>
    <title>PIO4</title>
<indexterm><primary>PIO4</primary><secondary>FSMC_Bank4_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank4_TypeDef</primary><secondary>PIO4</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PIO4</computeroutput></para>
<para>PC Card I/O space timing register 4, Address offset: 0xB0 </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank4___type_def_1a3f82cc749845fb0dd7dfa8121d96b663"/><section>
    <title>PMEM4</title>
<indexterm><primary>PMEM4</primary><secondary>FSMC_Bank4_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank4_TypeDef</primary><secondary>PMEM4</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PMEM4</computeroutput></para>
<para>PC Card Common memory space timing register 4, Address offset: 0xA8 </para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank4___type_def_1a8218d6e11dae5d4468c69303dec0b4fc"/><section>
    <title>SR4</title>
<indexterm><primary>SR4</primary><secondary>FSMC_Bank4_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank4_TypeDef</primary><secondary>SR4</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR4</computeroutput></para>
<para>PC Card FIFO status and interrupt register 4, Address offset: 0xA4 </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
