0.7
2020.2
May  7 2023
15:24:31
D:/FPGA/Memory5/Memory.gen/sources_1/ip/RAM_B/sim/RAM_B.v,1747663408,verilog,,D:/FPGA/Memory5/Memory.srcs/sources_1/new/top2.v,,RAM_B,,,,,,,,
D:/FPGA/Memory5/Memory.sim/sim_1/behav/xsim/glbl.v,1544155480,verilog,,,,glbl,,,,,,,,
D:/FPGA/Memory5/Memory.srcs/sim_1/new/top_test2.v,1747719570,verilog,,,,tb_top,,,,,,,,
D:/FPGA/Memory5/Memory.srcs/sources_1/new/top2.v,1747719708,verilog,,D:/FPGA/Memory5/Memory.srcs/sim_1/new/top_test2.v,,top2,,,,,,,,
