#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 11 19:06:55 2023
# Process ID: 9060
# Current directory: C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19144 C:\Users\faeqh\Documents\RISC-V\RISC_V_Single Cycle\RISC_V_Pipeline.xpr
# Log file: C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/vivado.log
# Journal file: C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/faeqh/Documents/Vivado projects/RISC_V_Pipeline' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 830.742 ; gain = 158.422
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.sim/sim_1/behav/xsim/fib_prog.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.sim/sim_1/behav/xsim/sum_n.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2458] undeclared symbol op_check_3, assumed default net type wire [C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/alu_decoder.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/clk_dvd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_dvd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/data_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/instr_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e800471ae4084bbd86c7ff5888f84002 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addr [C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port addr [C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.srcs/sources_1/new/top.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_dvd
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instr_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.instr_decoder
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.extension
Compiling module xil_defaultlib.data_file
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/faeqh/Documents/RISC-V/RISC_V_Single -notrace
couldn't read file "C:/Users/faeqh/Documents/RISC-V/RISC_V_Single": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 11 19:10:58 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 843.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/faeqh/Documents/RISC-V/RISC_V_Single Cycle/RISC_V_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 869.508 ; gain = 25.727
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 19:16:43 2023...
