// Seed: 1898615430
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input wire id_2,
    input supply0 id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6(1),
        .id_7(1'h0),
        .id_8(1),
        .id_9(1)
    ),
    id_10
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule : SymbolIdentifier
