\doxysection{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}
\hypertarget{stm32f4xx__hal__rcc_8h_source}{}\label{stm32f4xx__hal__rcc_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_rcc.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_rcc.h}}
\mbox{\hyperlink{stm32f4xx__hal__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00017}00017\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00018}00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00019}00019\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_HAL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00020}00020\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_HAL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00021}00021\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00022}00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00023}00023\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00024}00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00025}00025\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00026}00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00027}00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00029}00029\ \textcolor{comment}{/*\ Include\ RCC\ HAL\ Extended\ module\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00030}00030\ \textcolor{comment}{/*\ (include\ on\ top\ of\ file\ since\ RCC\ structures\ are\ defined\ in\ extended\ file)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00031}00031\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{stm32f4xx\_hal\_rcc\_ex.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00036}00036\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00040}00040\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00041}00041\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00045}00045\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00049}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{00049}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00050}00050\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00051}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{00051}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00053}00053\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00054}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{00054}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00057}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{00057}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00060}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{00060}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00062}00062\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00063}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{00063}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00065}00065\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00066}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{00066}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00068}00068\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00069}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{00069}}\ \ \ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}}\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00070}00070\ \}\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00075}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{00075}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00076}00076\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00077}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{00077}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00080}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{00080}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00083}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{00083}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00085}00085\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00086}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{00086}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00088}00088\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00089}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{00089}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00091}00091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00092}00092\ \}\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00093}00093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00098}00098\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00102}00102\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00106}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga5a790362c5d7c4263f0f75a7367dd6b9}{00106}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00107}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{00107}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00108}\mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{00108}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00109}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{00109}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00110}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{00110}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00114}00114\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00118}\mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{00118}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00119}\mbox{\hyperlink{group___r_c_c___h_s_e___config_gabc4f70a44776c557af20496b04d9a9db}{00119}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00120}\mbox{\hyperlink{group___r_c_c___h_s_e___config_ga5ca515db2d5c4d5bdb9ee3d154df2704}{00120}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_CR\_HSEBYP\ |\ RCC\_CR\_HSEON))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00128}\mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{00128}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00129}\mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{00129}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00130}\mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{00130}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_BDCR\_LSEBYP\ |\ RCC\_BDCR\_LSEON))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00134}00134\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00138}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{00138}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00139}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{00139}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00140}00140\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00141}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga03cf582e263fb7e31a7783d8adabd7a0}{00141}}\ \textcolor{preprocessor}{\#define\ RCC\_HSICALIBRATION\_DEFAULT\ \ \ \ \ \ \ 0x10U\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Default\ HSI\ calibration\ trimming\ value\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00145}00145\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00149}\mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{00149}}\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00150}\mbox{\hyperlink{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{00150}}\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00154}00154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00158}\mbox{\hyperlink{group___r_c_c___p_l_l___config_gae47a612f8e15c32917ee2181362d88f3}{00158}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00159}\mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{00159}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00160}\mbox{\hyperlink{group___r_c_c___p_l_l___config_gaf86dbee130304ba5760818f56d34ec91}{00160}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x02)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00164}00164\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00168}\mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga16248cbd581f020b8a8d1cf0d9f0864d}{00168}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00169}\mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga91b2c03c1f205addc5f52a1e740f801a}{00169}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00170}\mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}{00170}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00171}\mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gaab7662734bfff248c5dad97ea5f6736e}{00171}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00179}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{00179}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00180}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{00180}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00184}00184\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00188}\mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{00188}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00189}\mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{00189}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_HCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00190}\mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{00190}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00191}\mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{00191}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_PCLK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00201}\mbox{\hyperlink{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}{00201}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00202}\mbox{\hyperlink{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}{00202}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00203}\mbox{\hyperlink{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}{00203}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_PLL}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00204}\mbox{\hyperlink{group___r_c_c___system___clock___source_ga1fa5dbd16ee193b62cfc42418a62f48d}{00204}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_PLLRCLK\ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_CFGR\_SW\_0\ |\ RCC\_CFGR\_SW\_1))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00208}00208\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00214}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}{00214}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSI\ \ \ \ \ RCC\_CFGR\_SWS\_HSI\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00215}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}{00215}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSE\ \ \ \ \ RCC\_CFGR\_SWS\_HSE\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00216}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}{00216}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK\ \ RCC\_CFGR\_SWS\_PLL\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00217}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_gafb2aec046cc6759c3b290a3eeebe7d75}{00217}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_PLLRCLK\ ((uint32\_t)(RCC\_CFGR\_SWS\_0\ |\ RCC\_CFGR\_SWS\_1))\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00221}00221\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00225}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga226f5bf675015ea677868132b6b83494}{00225}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00226}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gac37c0610458a92e3cb32ec81014625c3}{00226}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00227}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga6fd3652d6853563cdf388a4386b9d22f}{00227}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00228}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga7def31373854ba9c72bb76b1d13e3aad}{00228}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00229}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga895462b261e03eade3d0139cc1327a51}{00229}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00230}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga73814b5a7ee000687ec8334637ca5b14}{00230}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV64}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00231}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga43eddf4d4160df30548a714dce102ad8}{00231}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV128}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00232}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga94956d6e9c3a78230bf660b838f987e2}{00232}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV256}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00233}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gabe18a9d55c0858bbfe3db657fb64c76d}{00233}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV512}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00241}\mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}{00241}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00242}\mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}{00242}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00243}\mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}{00243}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00244}\mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}{00244}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00245}\mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}{00245}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV16}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00249}00249\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00253}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gacce0b2f54d103340d8c3a218e86e295d}{00253}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_NO\_CLK\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00254}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}{00254}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00255}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab47a1afb8b5eef9f20f4772961d0a5f4}{00255}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000200U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00256}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga2e3715826835647795863c32f9aebad7}{00256}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIVX\ \ \ \ \ \ \ \ 0x00000300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00257}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac1ee63256acb5637e994abf629edaf3b}{00257}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV2\ \ \ \ \ \ \ \ 0x00020300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00258}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga242119dd2fc5e6ec6d7c2aa239dbcb9f}{00258}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV3\ \ \ \ \ \ \ \ 0x00030300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00259}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga0f45ba0fe6a8f125137d3cee8b49f7cc}{00259}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV4\ \ \ \ \ \ \ \ 0x00040300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00260}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga229473454f04d994e1ed1751d6b19e48}{00260}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV5\ \ \ \ \ \ \ \ 0x00050300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00261}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae541538e57fdf779b8f16202416c799a}{00261}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV6\ \ \ \ \ \ \ \ 0x00060300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00262}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga352febcf0ae6b14407f0e6aae66ffe11}{00262}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV7\ \ \ \ \ \ \ \ 0x00070300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00263}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaf4f0209bbf068b427617f380e8e42490}{00263}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV8\ \ \ \ \ \ \ \ 0x00080300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00264}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gafabded7bf1f0108152a9c2301fdbe251}{00264}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV9\ \ \ \ \ \ \ \ 0x00090300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00265}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab53e5fbbd7510563393fde77cfdde411}{00265}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV10\ \ \ \ \ \ \ 0x000A0300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00266}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae0ca4ffa1a26f99e377c56183ea68ec1}{00266}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV11\ \ \ \ \ \ \ 0x000B0300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00267}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga06837111cb6294d55f681347514a233d}{00267}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV12\ \ \ \ \ \ \ 0x000C0300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00268}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga2c447a815f2e116f88b604eeaa7aab0b}{00268}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV13\ \ \ \ \ \ \ 0x000D0300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00269}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dceac607cd03d87002cdb78b3234941}{00269}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV14\ \ \ \ \ \ \ 0x000E0300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00270}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga9594f8553a259c18fb354e903c01b041}{00270}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV15\ \ \ \ \ \ \ 0x000F0300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00271}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga48e1ffd844b9e9192c5d7dbeed20765f}{00271}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV16\ \ \ \ \ \ \ 0x00100300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00272}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga62707003a86f4c4747ae89af2e561e0c}{00272}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV17\ \ \ \ \ \ \ 0x00110300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00273}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga264428cbc7bc54bfcd794a4027ac1f5e}{00273}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV18\ \ \ \ \ \ \ 0x00120300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00274}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaf2d8f6e3e5887bb5c853944fd35b677a}{00274}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV19\ \ \ \ \ \ \ 0x00130300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00275}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab72789d4d0c5de2a7e771d538567b92e}{00275}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV20\ \ \ \ \ \ \ 0x00140300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00276}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga70a0ee7e610273af753eca611e959dfc}{00276}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV21\ \ \ \ \ \ \ 0x00150300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00277}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga02eac6a5a2eec79514d1637c747d69aa}{00277}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV22\ \ \ \ \ \ \ 0x00160300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00278}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac707188b45213d39ad11e2440f77e235}{00278}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV23\ \ \ \ \ \ \ 0x00170300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00279}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gabc9c05156ca310200f3716af4209594a}{00279}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV24\ \ \ \ \ \ \ 0x00180300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00280}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaef79b940c2bcfee57380e23c4e893767}{00280}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV25\ \ \ \ \ \ \ 0x00190300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00281}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaa3d9b9568edda64d88361e76a3a50ed0}{00281}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV26\ \ \ \ \ \ \ 0x001A0300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00282}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga65afd29f069e2e9b607212876d7860e5}{00282}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV27\ \ \ \ \ \ \ 0x001B0300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00283}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga28e7a9291c903b820991c3a3e80c9ae1}{00283}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV28\ \ \ \ \ \ \ 0x001C0300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00284}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac22536498ea83e12ecd83f04d5e98858}{00284}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV29\ \ \ \ \ \ \ 0x001D0300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00285}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5849760bab0f4057bd254cd022dc1a7a}{00285}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV30\ \ \ \ \ \ \ 0x001E0300U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00286}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga074ac97804136221e39f50eb4cf13e3a}{00286}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV31\ \ \ \ \ \ \ 0x001F0300U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00290}00290\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00294}\mbox{\hyperlink{group___r_c_c___m_c_o___index_ga152dd1ae9455e528526c4e23a817937b}{00294}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00295}\mbox{\hyperlink{group___r_c_c___m_c_o___index_ga248f59fc2868f83bea4f2d182edcdf4c}{00295}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00299}00299\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00303}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gad99c388c455852143220397db3730635}{00303}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00304}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gaa01b6cb196df3a4ad690f8bcaa4d0621}{00304}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00305}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f}{00305}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1\_1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00306}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga79d888f2238eaa4e4b8d02b3900ea18b}{00306}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00310}00310\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00314}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{00314}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00315}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}{00315}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1PRE\_2}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00316}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}{00316}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0\ |\ RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00317}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}{00317}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1PRE\_1\ |\ RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00318}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}{00318}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1PRE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00322}00322\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00326}\mbox{\hyperlink{group___r_c_c___interrupt_ga2b4ef277c1b71f96e0bef4b9a72fca94}{00326}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00327}\mbox{\hyperlink{group___r_c_c___interrupt_gad6b6e78a426850f595ef180d292a673d}{00327}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x02)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00328}\mbox{\hyperlink{group___r_c_c___interrupt_ga69637e51b71f73f519c8c0a0613d042f}{00328}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x04)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00329}\mbox{\hyperlink{group___r_c_c___interrupt_gad13eaede352bca59611e6cae68665866}{00329}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x08)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00330}\mbox{\hyperlink{group___r_c_c___interrupt_ga68d48e7811fb58f2649dce6cf0d823d9}{00330}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x10)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00331}\mbox{\hyperlink{group___r_c_c___interrupt_ga6468ff3bad854272cf1120ffbf69b7ac}{00331}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLI2SRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x20)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00332}\mbox{\hyperlink{group___r_c_c___interrupt_ga9bb34a4912d2084dc1c0834eb53aa7a3}{00332}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_CSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x80)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00336}00336\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00346}00346\ \textcolor{comment}{/*\ Flags\ in\ the\ CR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00347}\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{00347}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x21)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00348}\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{00348}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x31)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00349}\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{00349}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x39)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00350}\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{00350}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLI2SRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x3B)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00351}00351\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00352}00352\ \textcolor{comment}{/*\ Flags\ in\ the\ BDCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00353}\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{00353}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x41)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00355}00355\ \textcolor{comment}{/*\ Flags\ in\ the\ CSR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00356}\mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{00356}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x61)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00357}\mbox{\hyperlink{group___r_c_c___flag_ga23d5211abcdf0e397442ca534ca04bb4}{00357}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_BORRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x79)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00358}\mbox{\hyperlink{group___r_c_c___flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6}{00358}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PINRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7A)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00359}\mbox{\hyperlink{group___r_c_c___flag_ga39ad309070f416720207eece5da7dc2c}{00359}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PORRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7B)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00360}\mbox{\hyperlink{group___r_c_c___flag_gaf7852615e9b19f0b2dbc8d08c7594b52}{00360}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_SFTRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7C)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00361}\mbox{\hyperlink{group___r_c_c___flag_gaac46bac8a97cf16635ff7ffc1e6c657f}{00361}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_IWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7D)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00362}\mbox{\hyperlink{group___r_c_c___flag_gaa80b60b2d497ccd7b7de1075009999a7}{00362}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_WWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7E)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00363}\mbox{\hyperlink{group___r_c_c___flag_ga67049531354aed7546971163d02c9920}{00363}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LPWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7F)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00367}00367\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00371}00371\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00372}00372\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00376}00376\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00384}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}{00384}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00385}00385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00386}00386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00387}00387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00388}00388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00389}00389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00390}00390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00391}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{00391}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00392}00392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00393}00393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00394}00394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00395}00395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00396}00396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00397}00397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00398}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}{00398}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00399}00399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00400}00400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00401}00401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00402}00402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00403}00403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00404}00404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00405}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga041e72359b94f19569e774030fc6ebff}{00405}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00406}00406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00407}00407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00408}00408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00409}00409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00410}00410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00411}00411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00412}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}{00412}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00413}00413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00414}00414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00415}00415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00416}00416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00417}00417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00418}00418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00419}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga1b5c4bd52d8e7c70e105dd415a191afd}{00419}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00420}00420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00421}00421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00422}00422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00423}00423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00424}00424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00425}00425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00426}00426\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00427}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}{00427}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOAEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00428}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}{00428}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOBEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00429}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}{00429}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00430}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga1eb7dd0a520cef518fb624bf7117b7e1}{00430}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOHEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00431}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}{00431}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_DMA1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00432}\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___enable___disable_gaa97383d7ee14e9a638eb8c9ba35658f0}{00432}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_DMA2EN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00436}00436\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00444}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4}{00444}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOAEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00445}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{00445}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOBEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00446}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe}{00446}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00447}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga8e182ed43301e2586bc198a729b50436}{00447}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOHEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00448}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef}{00448}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_DMA1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00449}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gad0ccdaf669ea327e80c455db4dc36177}{00449}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_DMA2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00450}00450\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00451}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd}{00451}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOAEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00452}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb}{00452}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOBEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00453}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81}{00453}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOCEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00454}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga9c405e3a8e5219c98d0262e18bd0eed9}{00454}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_GPIOHEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00455}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6}{00455}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_DMA1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00456}\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga725d2a38d8519867922438d48a5885cf}{00456}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&(RCC\_AHB1ENR\_DMA2EN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00460}00460\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00468}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gab6669f7a9f892e39fb22b349c1afd78d}{00468}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00469}00469\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00470}00470\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00471}00471\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00472}00472\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00473}00473\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00474}00474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00475}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gab0c13cc10b36c32d750be226d2fda3b2}{00475}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00476}00476\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00477}00477\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_WWDGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00478}00478\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00479}00479\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_WWDGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00480}00480\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00481}00481\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00482}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}{00482}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00483}00483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00484}00484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00485}00485\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00486}00486\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00487}00487\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00488}00488\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00489}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}{00489}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00490}00490\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00491}00491\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00492}00492\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00493}00493\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00494}00494\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00495}00495\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00496}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}{00496}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00497}00497\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00498}00498\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00499}00499\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00500}00500\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00501}00501\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00502}00502\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00503}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}{00503}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00504}00504\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00505}00505\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00506}00506\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00507}00507\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00508}00508\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00509}00509\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00510}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{00510}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00511}00511\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00512}00512\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_PWREN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00513}00513\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00514}00514\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_PWREN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00515}00515\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00516}00516\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00517}00517\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00518}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga44f246a1407fadc350e416e4c3256f6e}{00518}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00519}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6afa0a633cf2553743a494d97aa5b997}{00519}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_WWDGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00520}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}{00520}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00521}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}{00521}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00522}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}{00522}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00523}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}{00523}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00524}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b}{00524}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_PWREN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00528}00528\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00536}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga76f0a16fed0812fbab8bf15621939c8b}{00536}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM5EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00537}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga9b26aff2638d1e0613b0ce0530f0cd48}{00537}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_WWDGEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00538}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga282522dda9557cf715be3ee13c031a5b}{00538}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00539}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gad3bbe0639658ed2cc56f8328b26373ea}{00539}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00540}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga7570e5654fd61b44dabe0546e524c906}{00540}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00541}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga2ae540056d72f4230da38c082b6c34c1}{00541}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00542}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga850f4fd113303ed7322577ad023cf748}{00542}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_PWREN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00543}00543\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00544}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gacbe7ae446991adf3d9d6102549a3faac}{00544}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM5EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00545}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga21d4e081c859ddccd4492343743bb245}{00545}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_WWDGEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00546}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gaab213cf8807d6e7e8b3867ffb404d763}{00546}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00547}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga61e4b1f3e82831cdc7508d4c38312eab}{00547}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00548}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga8868ab331b4bb14a1d5cc55c9133e4de}{00548}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00549}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gae051ecb26de5c5b44f1827923c9837a5}{00549}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00550}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga1019fdeb30eb4bcb23a0bea2278a94a2}{00550}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_PWREN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00554}00554\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00562}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}{00562}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00563}00563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00564}00564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00565}00565\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00566}00566\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00567}00567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00568}00568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00569}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}{00569}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00570}00570\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00571}00571\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00572}00572\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00573}00573\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00574}00574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00575}00575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00576}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga840be8a915492c85d968faec688c73ea}{00576}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00577}00577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00578}00578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00579}00579\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00580}00580\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00581}00581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00582}00582\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00583}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}{00583}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00584}00584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00585}00585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00586}00586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00587}00587\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00588}00588\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00589}00589\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00590}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga856c7460aa481976644736c703c6702d}{00590}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00591}00591\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00592}00592\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00593}00593\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00594}00594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00595}00595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00596}00596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00597}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gafc3ffcbb86e4913ae336ba094ca199e1}{00597}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00598}00598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00599}00599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00600}00600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00601}00601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00602}00602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00603}00603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00604}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga4af6c3c30271fa16eb113e5c0a89d953}{00604}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM9\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00605}00605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00606}00606\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM9EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00607}00607\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00608}00608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM9EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00609}00609\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00610}00610\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00611}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gab13c6974274c609546b93847b8bf42ae}{00611}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM11\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00612}00612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00613}00613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM11EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00614}00614\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00615}00615\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM11EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00616}00616\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00617}00617\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00618}00618\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00619}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2}{00619}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00620}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}{00620}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_DISABLE()\ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_USART1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00621}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gac4b142412ef1e3dab8dcf5d5f7ca4d92}{00621}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_DISABLE()\ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_USART6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00622}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}{00622}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00623}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}{00623}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00624}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaf04a5f1f0d6d8577706022a866f4528e}{00624}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE()\ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SYSCFGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00625}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga6c858a3c7df429051fe4459a8a22da43}{00625}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM9\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM9EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00626}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga2ea675ace35a7a536c9f4cec522f28bc}{00626}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM11\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM11EN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00630}00630\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00638}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}{00638}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00639}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}{00639}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_USART1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00640}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga639ccb1e63662b309fc875bc608aa7e6}{00640}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_USART6EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00641}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}{00641}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00642}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}{00642}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00643}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}{00643}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SYSCFGEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00644}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gafab635405d33757b42a3df0d89416e8a}{00644}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM9EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00645}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}{00645}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM11EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00646}00646\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00647}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}{00647}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00648}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}{00648}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_USART1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00649}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga0c3fd42d5fb38243e195ed04d7390672}{00649}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_USART6EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00650}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}{00650}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00651}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}{00651}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00652}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}{00652}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SYSCFGEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00653}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga83b7ae4eea41d7c7914716157b4072f4}{00653}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM9EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00654}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gacee7220c840db84ec10d0b89ab20fa1e}{00654}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM11EN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00658}00658\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00663}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_gab329bd497cccffd979bcca9fd42bbc79}{00663}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOARST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00664}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga3b89be9638638ffce3ebd4f08a3b64cf}{00664}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOBRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00665}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}{00665}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00666}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga4f05c575d762edf40a6d17f88671b68d}{00666}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00667}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga9135dece327ecc27f333f86dcf3ba8ee}{00667}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_DMA1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00668}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_gaf0be736e6cdebf31eeded223acc25613}{00668}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_DMA2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00669}00669\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00670}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga23b6a1e77c4f045c29cc36a4b1e910b0}{00670}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00671}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_gad56e47c2eacd972491f94296053d0cc3}{00671}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET()\ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOARST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00672}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_gaf03da3b36478071844fbd77df618a686}{00672}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET()\ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOBRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00673}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga1df0e3536d3450435bdccdbe9c878736}{00673}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET()\ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00674}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_gaaf11aa8bacb98c4e567bbaa58635acec}{00674}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET()\ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00675}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga8f7eef8316c35175df11d77f5106d334}{00675}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_DMA1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00676}\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_gab7d22b3d82cd2616c8e3fa930e437757}{00676}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_DMA2RST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00680}00680\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00685}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga20ca12317dd14485d79902863aad063b}{00685}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00686}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf60e74dcb0fdadafd6b4762aa81fc409}{00686}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_WWDGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00687}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga869e4f5c1132e3dfce084099cf454c51}{00687}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00688}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gab4de80173ffa0e599baab0e76d562cc3}{00688}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00689}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga551c171f88af86ca985db634ac9e3275}{00689}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00690}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaed404dfdc9bc032cf718b7ed17f664f0}{00690}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00691}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0}{00691}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_PWRRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00692}00692\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00693}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga9d0742ab271ace3dbe1a4e83de3d017b}{00693}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00694}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf7e0cde5ea8f6425d87ebf2d91e8b360}{00694}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00695}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga63fa37b173c2c1d9249389148f96e5f1}{00695}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_WWDGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00696}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gacb910fd0c3c5a27d020ef3df20fce4c7}{00696}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00697}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga8baebf28a2739de5f3c5ef72519b9499}{00697}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00698}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}{00698}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00699}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga2fa8cc909b285813af86c253ec110356}{00699}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00700}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32}{00700}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_PWRRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00704}00704\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00709}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gac423d6a52fa42423119844e4a7d68c7b}{00709}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00710}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga5db01cf30bf3c5c7fc0b42220f4c70ad}{00710}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_USART1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00711}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga36242e7bdc7abbbdc33c06e72c4b45c7}{00711}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_USART6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00712}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga915c2f73eef5fc0e95d76219280ef6c0}{00712}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_ADCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00713}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga87e6bc588fa1d5ce3928d2fd2a3156a4}{00713}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00714}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga143ff27d8f59a39732efd79539e3765a}{00714}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SYSCFGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00715}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga9a62b264dec3df075dc7207993a9650e}{00715}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM9\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM9RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00716}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gaeaf6b459cfeb85e2e098b78825e476f2}{00716}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM11\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM11RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00717}00717\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00718}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece}{00718}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00719}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga1857f223177c9548ce1bae9753e0a7b4}{00719}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00720}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga243061674e38d05d222697046d43813a}{00720}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_USART1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00721}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga6b60ae1fd712732bea57de27f79a20d3}{00721}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_USART6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00722}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga06411259bd987c32186d5851815cbd59}{00722}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_ADCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00723}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gad7b4bc8c8a9146529a175c45eecf25e5}{00723}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00724}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga56de80d50f5ab276ebdeee16a0e2a31b}{00724}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SYSCFGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00725}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga71fee37e3aff2c5040e2e9f4e153f4ff}{00725}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM9\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM9RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00726}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gab66378d2b26c2c47522f268e129b6709}{00726}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM11\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM11RST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00730}00730\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00739}\mbox{\hyperlink{group___r_c_c___a_h_b1___low_power___enable___disable_gaff8820b47bd3764e7cded76b9368460b}{00739}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOALPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00740}\mbox{\hyperlink{group___r_c_c___a_h_b1___low_power___enable___disable_ga0e718efc965ab07752cd865c3f33551a}{00740}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOBLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00741}\mbox{\hyperlink{group___r_c_c___a_h_b1___low_power___enable___disable_gac62505cc695d985fcf18ca1fd2f1a421}{00741}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00742}\mbox{\hyperlink{group___r_c_c___a_h_b1___low_power___enable___disable_ga3e9419b44e83ed1e6951801c390a69ad}{00742}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00743}\mbox{\hyperlink{group___r_c_c___a_h_b1___low_power___enable___disable_ga568e4d004285fe009bc4e5d33e13af61}{00743}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00744}\mbox{\hyperlink{group___r_c_c___a_h_b1___low_power___enable___disable_ga16c048816a705de87bb5fd3ce4003a82}{00744}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00745}00745\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00746}\mbox{\hyperlink{group___r_c_c___a_h_b1___low_power___enable___disable_gad6753edbd9047eeac39ae4f234642942}{00746}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOALPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00747}\mbox{\hyperlink{group___r_c_c___a_h_b1___low_power___enable___disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}{00747}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOBLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00748}\mbox{\hyperlink{group___r_c_c___a_h_b1___low_power___enable___disable_ga293f9870ba631d23f8011bad12420f83}{00748}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00749}\mbox{\hyperlink{group___r_c_c___a_h_b1___low_power___enable___disable_ga3150a9552cca2ec7e0f00d799fc52adb}{00749}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00750}\mbox{\hyperlink{group___r_c_c___a_h_b1___low_power___enable___disable_ga8786d21490439ef0564edff087203245}{00750}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00751}\mbox{\hyperlink{group___r_c_c___a_h_b1___low_power___enable___disable_ga6af5c50e1a578bcc17c9514c5ab976c9}{00751}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_DMA2LPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00755}00755\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00764}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gae99e46f9e40655dc9b5c07b03fdc4a4e}{00764}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00765}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gaa3978a2e193b921dc24976880dce7a26}{00765}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_WWDGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00766}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga8a281ca72aff1c9fa87755c3854cc316}{00766}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00767}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga12132da4a7f5c62f32cd9d91b1c99495}{00767}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_USART2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00768}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga894dbeada170b01faef303d35de84917}{00768}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00769}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gac0167c77fa1c00add900bb1cf788e68c}{00769}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00770}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gacad9c9770ee2525fccf6a15e4ee7a07a}{00770}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_PWRLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00771}00771\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00772}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gaac91e3596950c8d33760debce6b0e416}{00772}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00773}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gae61c24ac6b36e7edbabc5b050b38d63e}{00773}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_WWDGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00774}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga4fff9b3416d2940cac20962e6d5655ec}{00774}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00775}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga3ad038000c76cee2e7ca00d56ba64c17}{00775}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_USART2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00776}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}{00776}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00777}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga46fe2d4331320cfe49b751b5488fc0cd}{00777}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00778}\mbox{\hyperlink{group___r_c_c___a_p_b1___low_power___enable___disable_ga7b9889044ebfe2c9328d0f6733fda87d}{00778}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_PWRLPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00782}00782\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00791}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}{00791}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00792}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga454514918be60a95069da332eb212712}{00792}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_USART1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00793}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga47fc15bdbf943a0b7164d888f1811184}{00793}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_USART6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00794}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga37931819af9a7b1a05385e0ae6c984b6}{00794}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00795}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}{00795}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00796}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga6e3a8ca9e554e3aa7aba57d034725655}{00796}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SYSCFGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00797}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga8fb59f888889fc998d1f7e64e370c9d1}{00797}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM9LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00798}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga2d808a429ceb72c79908770e79ff3cfa}{00798}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM11LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00799}00799\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00800}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}{00800}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00801}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}{00801}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_USART1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00802}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga7df7a1b0a2e5d8b9318cf68de7665b3b}{00802}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_USART6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00803}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga9534ddc24145ef6335d76b35632b7fe2}{00803}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00804}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}{00804}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00805}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga04863ff5c2174552387c549f0410df43}{00805}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SYSCFGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00806}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_ga531cefe824de1fa7461b34030d30d75f}{00806}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM9\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM9LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00807}\mbox{\hyperlink{group___r_c_c___a_p_b2___low_power___enable___disable_gaf9c48fd8cd99db0e44d5427afe10c383}{00807}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM11\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM11LPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00811}00811\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00815}00815\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00831}\mbox{\hyperlink{group___r_c_c___h_s_i___configuration_gaab944f562b53fc74bcc0e4958388fd42}{00831}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CR\_HSION\_BB\ =\ ENABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00832}\mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga0c0dc8bc0ef58703782f45b4e487c031}{00832}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CR\_HSION\_BB\ =\ DISABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00833}00833\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00841}\mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga7bccced288554b8598110b465701fad0}{00841}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICalibrationValue\_\_)\ (MODIFY\_REG(RCC-\/>CR,\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00842}00842\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSITRIM,\ (uint32\_t)(\_\_HSICalibrationValue\_\_)\ <<\ RCC\_CR\_HSITRIM\_Pos))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00846}00846\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00850}00850\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00859}\mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}{00859}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CSR\_LSION\_BB\ =\ ENABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00860}\mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}{00860}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CSR\_LSION\_BB\ =\ DISABLE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00864}00864\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00868}00868\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00890}\mbox{\hyperlink{group___r_c_c___h_s_e___configuration_gaa3d98648399f15d02645ef84f6ca8e4b}{00890}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00891}00891\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00892}00892\ \textcolor{preprocessor}{\ \ \ \ if\ ((\_\_STATE\_\_)\ ==\ RCC\_HSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00893}00893\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00894}00894\ \textcolor{preprocessor}{\ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00895}00895\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00896}00896\ \textcolor{preprocessor}{\ \ \ \ else\ if\ ((\_\_STATE\_\_)\ ==\ RCC\_HSE\_BYPASS)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00897}00897\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00898}00898\ \textcolor{preprocessor}{\ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00899}00899\ \textcolor{preprocessor}{\ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00900}00900\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00901}00901\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00902}00902\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00903}00903\ \textcolor{preprocessor}{\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00904}00904\ \textcolor{preprocessor}{\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00905}00905\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00906}00906\ \textcolor{preprocessor}{\ \ \}\ while(0U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00910}00910\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00914}00914\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00933}\mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}{00933}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00934}00934\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00935}00935\ \textcolor{preprocessor}{\ \ \ \ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00936}00936\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00937}00937\ \textcolor{preprocessor}{\ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00938}00938\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00939}00939\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_BYPASS)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00940}00940\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00941}00941\ \textcolor{preprocessor}{\ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00942}00942\ \textcolor{preprocessor}{\ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00943}00943\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00944}00944\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00945}00945\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00946}00946\ \textcolor{preprocessor}{\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00947}00947\ \textcolor{preprocessor}{\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00948}00948\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00949}00949\ \textcolor{preprocessor}{\ \ \}\ while(0U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00953}00953\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00957}00957\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00961}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_gab7cc36427c31da645a0e38e181f8ce0f}{00961}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_BDCR\_RTCEN\_BB\ =\ ENABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00962}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_gaab5eeb81fc9f0c8d4450069f7a751855}{00962}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_BDCR\_RTCEN\_BB\ =\ DISABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00963}00963\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00985}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{00985}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CLKPRESCALER(\_\_RTCCLKSource\_\_)\ (((\_\_RTCCLKSource\_\_)\ \&\ RCC\_BDCR\_RTCSEL)\ ==\ RCC\_BDCR\_RTCSEL)\ ?\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00986}00986\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_RTCPRE,\ ((\_\_RTCCLKSource\_\_)\ \&\ 0xFFFFCFFU))\ :\ CLEAR\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_RTCPRE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00987}00987\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00988}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}{00988}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CONFIG(\_\_RTCCLKSource\_\_)\ do\ \{\ \_\_HAL\_RCC\_RTC\_CLKPRESCALER(\_\_RTCCLKSource\_\_);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00989}00989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC-\/>BDCR\ |=\ ((\_\_RTCCLKSource\_\_)\ \&\ 0x00000FFFU);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00990}00990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00991}00991\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l00999}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_gad40d00ff1c984ebd011ea9f6e7f93c44}{00999}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_RTC\_SOURCE()\ (READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01000}01000\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01006}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga85dc62f0fcb14981c47d7f7da25e26d6}{01006}}\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_RCC\_GET\_RTC\_HSE\_PRESCALER()\ (READ\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_RTCPRE)\ |\ RCC\_BDCR\_RTCSEL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01007}01007\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01013}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{01013}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_FORCE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_BDCR\_BDRST\_BB\ =\ ENABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01014}\mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}{01014}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_RELEASE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_BDCR\_BDRST\_BB\ =\ DISABLE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01018}01018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01022}01022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01030}\mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}{01030}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CR\_PLLON\_BB\ =\ ENABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01031}\mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}{01031}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CR\_PLLON\_BB\ =\ DISABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01032}01032\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01041}\mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaf9a8466f991888332ec978dc92c62d7d}{01041}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG(\_\_PLLSOURCE\_\_)\ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ (\_\_PLLSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01042}01042\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01052}\mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gabca62f581e6c2553cca7ef0d7a2a4b7f}{01052}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_PLLM\_CONFIG(\_\_PLLM\_\_)\ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ (\_\_PLLM\_\_))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01056}01056\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01070}\mbox{\hyperlink{group___r_c_c___get___clock__source_ga32f72b8c5b7e97b415867c57f9fafed6}{01070}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCLK\_CONFIG(\_\_RCC\_SYSCLKSOURCE\_\_)\ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_SW,\ (\_\_RCC\_SYSCLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01071}01071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01081}\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{01081}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE()\ (RCC-\/>CFGR\ \&\ RCC\_CFGR\_SWS)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01082}01082\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01089}\mbox{\hyperlink{group___r_c_c___get___clock__source_ga3ea1390f8124e2b3b8d53e95541d6e53}{01089}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE()\ ((uint32\_t)(RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLSRC))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01093}01093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01097}01097\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01113}\mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}{01113}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO1\_CONFIG(\_\_MCOCLKSOURCE\_\_,\ \_\_MCODIV\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01114}01114\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>CFGR,\ (RCC\_CFGR\_MCO1\ |\ RCC\_CFGR\_MCO1PRE),\ ((\_\_MCOCLKSOURCE\_\_)\ |\ (\_\_MCODIV\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01115}01115\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01134}\mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}{01134}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO2\_CONFIG(\_\_MCOCLKSOURCE\_\_,\ \_\_MCODIV\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01135}01135\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>CFGR,\ (RCC\_CFGR\_MCO2\ |\ RCC\_CFGR\_MCO2PRE),\ ((\_\_MCOCLKSOURCE\_\_)\ |\ ((\_\_MCODIV\_\_)\ <<\ 3U)));}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01139}01139\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01144}01144\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01156}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga180fb20a37b31a6e4f7e59213a6c0405}{01156}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ENABLE\_IT(\_\_INTERRUPT\_\_)\ (*(\_\_IO\ uint8\_t\ *)\ RCC\_CIR\_BYTE1\_ADDRESS\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01157}01157\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01169}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gafc4df8cd4df0a529d11f18bf1f7e9f50}{01169}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DISABLE\_IT(\_\_INTERRUPT\_\_)\ (*(\_\_IO\ uint8\_t\ *)\ RCC\_CIR\_BYTE1\_ADDRESS\ \&=\ (uint8\_t)(\string~(\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01170}01170\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01183}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}{01183}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_IT(\_\_INTERRUPT\_\_)\ (*(\_\_IO\ uint8\_t\ *)\ RCC\_CIR\_BYTE2\_ADDRESS\ =\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01184}01184\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01197}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}{01197}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_IT(\_\_INTERRUPT\_\_)\ ((RCC-\/>CIR\ \&\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01198}01198\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01202}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gaf28c11b36035ef1e27883ff7ee2c46b0}{01202}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS()\ (RCC-\/>CSR\ |=\ RCC\_CSR\_RMVF)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01203}01203\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01222}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga80017c6bf8a5c6f53a1a21bb8db93a82}{01222}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_MASK\ \ ((uint8\_t)0x1FU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01223}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{01223}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_)\ (((((((\_\_FLAG\_\_)\ >>\ 5U)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01224}01224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ==\ 1U)?\ RCC-\/>CR\ :((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 2U)\ ?\ RCC-\/>BDCR\ :((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 3U)?\ RCC-\/>CSR\ :RCC-\/>CIR)))\ \&\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01225}01225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U\ <<\ ((\_\_FLAG\_\_)\ \&\ RCC\_FLAG\_MASK)))!=\ 0U)?\ 1U\ :\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01226}01226\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01230}01230\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01234}01234\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01235}01235\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01239}01239\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01243}01243\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ \ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01244}\mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{01244}}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{HAL\_RCC\_DeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01245}\mbox{\hyperlink{group___r_c_c___exported___functions___group1_gaaf070da42c717e9d2d79e858b647b782}{01245}}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gaaf070da42c717e9d2d79e858b647b782}{HAL\_RCC\_OscConfig}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ *RCC\_OscInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01246}\mbox{\hyperlink{group___r_c_c___exported___functions___group1_gadb770505476995fc13c2ca7290d9c484}{01246}}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gadb770505476995fc13c2ca7290d9c484}{HAL\_RCC\_ClockConfig}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ *RCC\_ClkInitStruct,\ uint32\_t\ FLatency);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01250}01250\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01254}01254\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01255}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{01255}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{HAL\_RCC\_MCOConfig}}(uint32\_t\ RCC\_MCOx,\ uint32\_t\ RCC\_MCOSource,\ uint32\_t\ RCC\_MCODiv);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01256}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{01256}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{HAL\_RCC\_EnableCSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01257}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}{01257}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}{HAL\_RCC\_DisableCSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01258}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{01258}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01259}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{01259}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01260}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{01260}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{HAL\_RCC\_GetPCLK1Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01261}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabbd5f8933a5ee05e4b3384e33026aca1}{01261}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabbd5f8933a5ee05e4b3384e33026aca1}{HAL\_RCC\_GetPCLK2Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01262}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{01262}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{HAL\_RCC\_GetOscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ *RCC\_OscInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01263}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{01263}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{HAL\_RCC\_GetClockConfig}}(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ *RCC\_ClkInitStruct,\ uint32\_t\ *pFLatency);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01264}01264\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01265}01265\ \textcolor{comment}{/*\ CSS\ NMI\ IRQ\ handler\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01266}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{01266}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{HAL\_RCC\_NMI\_IRQHandler}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01267}01267\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01268}01268\ \textcolor{comment}{/*\ User\ Callbacks\ in\ non\ blocking\ mode\ (IT\ mode)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01269}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa05b9157de5a48617bd06eb6aafa68aa}{01269}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa05b9157de5a48617bd06eb6aafa68aa}{HAL\_RCC\_CSSCallback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01270}01270\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01274}01274\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01278}01278\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01279}01279\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01280}01280\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01281}01281\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01285}01285\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01290}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga539e07c3b3c55f1f1d47231341fb11e1}{01290}}\ \textcolor{preprocessor}{\#define\ RCC\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_BASE\ -\/\ PERIPH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01291}01291\ \textcolor{comment}{/*\ -\/-\/-\/\ CR\ Register\ -\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01292}01292\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ HSION\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01293}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga6df8d81c05c07cb0c26bbf27ea7fe55c}{01293}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_OFFSET\ +\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01294}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga9bf60daa74224ea82d3df7e08d4533f1}{01294}}\ \textcolor{preprocessor}{\#define\ RCC\_HSION\_BIT\_NUMBER\ \ \ \ \ \ \ 0x00U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01295}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gabd3eca3cc8b1501f9d8a62c4a0ebcfe7}{01295}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_BB\ \ \ \ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CR\_OFFSET\ *\ 32U)\ +\ (RCC\_HSION\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01296}01296\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ CSSON\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01297}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gaa8a1695db870d271a9e79bf0272ec8b6}{01297}}\ \textcolor{preprocessor}{\#define\ RCC\_CSSON\_BIT\_NUMBER\ \ \ \ \ \ \ 0x13U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01298}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga37c353c62ad303e661e99f20dcc6d1f0}{01298}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_BB\ \ \ \ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CR\_OFFSET\ *\ 32U)\ +\ (RCC\_CSSON\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01299}01299\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ PLLON\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01300}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gaed4c77e51cc821b9645cb7874bf5861b}{01300}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLON\_BIT\_NUMBER\ \ \ \ \ \ \ 0x18U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01301}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga0b0a8f171b66cc0d767716ba23ad3c6f}{01301}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_BB\ \ \ \ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CR\_OFFSET\ *\ 32U)\ +\ (RCC\_PLLON\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01302}01302\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01303}01303\ \textcolor{comment}{/*\ -\/-\/-\/\ BDCR\ Register\ -\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01304}01304\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ RTCEN\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01305}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gaf234fe5d9628a3f0769721e76f83c566}{01305}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_OFFSET\ +\ 0x70U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01306}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac4074d20c157f0892c6effb8bf22c8d7}{01306}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCEN\_BIT\_NUMBER\ \ \ \ \ \ \ 0x0FU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01307}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga583ba8653153b48a06473d0a331f781d}{01307}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_BB\ \ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_BDCR\_OFFSET\ *\ 32U)\ +\ (RCC\_RTCEN\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01308}01308\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ BDRST\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01309}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga68b0f7a13e733453c7efcd66a6ee251d}{01309}}\ \textcolor{preprocessor}{\#define\ RCC\_BDRST\_BIT\_NUMBER\ \ \ \ \ \ \ 0x10U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01310}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga5e5805d3c5b9ad3ebc13e030e5fdd86c}{01310}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_BB\ \ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_BDCR\_OFFSET\ *\ 32U)\ +\ (RCC\_BDRST\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01311}01311\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01312}01312\ \textcolor{comment}{/*\ -\/-\/-\/\ CSR\ Register\ -\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01313}01313\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ LSION\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01314}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga63141585a221eed1fd009eb80e406619}{01314}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_OFFSET\ +\ 0x74U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01315}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga577ffeb20561aa8395fe5327807b5709}{01315}}\ \textcolor{preprocessor}{\#define\ RCC\_LSION\_BIT\_NUMBER\ \ \ \ \ \ \ \ 0x00U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01316}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac34a2d63deae3efc65e66f8fb3c26dae}{01316}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_BB\ \ \ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CSR\_OFFSET\ *\ 32U)\ +\ (RCC\_LSION\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01317}01317\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01318}01318\ \textcolor{comment}{/*\ CR\ register\ byte\ 3\ (Bits[23:16])\ base\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01319}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga1da336203f39dd57462e7f331271f699}{01319}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_BYTE2\_ADDRESS\ \ \ \ \ \ \ 0x40023802U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01320}01320\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01321}01321\ \textcolor{comment}{/*\ CIR\ register\ byte\ 2\ (Bits[15:8])\ base\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01322}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga97f80d22ba3506a43accbeb9ceb31f51}{01322}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_BYTE1\_ADDRESS\ \ \ \ \ \ ((uint32\_t)(RCC\_BASE\ +\ 0x0CU\ +\ 0x01U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01323}01323\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01324}01324\ \textcolor{comment}{/*\ CIR\ register\ byte\ 3\ (Bits[23:16])\ base\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01325}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga1387fb2dfadb830eb83ab2772c8d2294}{01325}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_BYTE2\_ADDRESS\ \ \ \ \ \ ((uint32\_t)(RCC\_BASE\ +\ 0x0CU\ +\ 0x02U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01326}01326\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01327}01327\ \textcolor{comment}{/*\ BDCR\ register\ base\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01328}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga12a7b221df58454d4c59e1d3109b72f2}{01328}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BYTE0\_ADDRESS\ \ \ \ \ (PERIPH\_BASE\ +\ RCC\_BDCR\_OFFSET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01329}01329\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01330}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gae578b5efd6bd38193ab426ce65cb77b1}{01330}}\ \textcolor{preprocessor}{\#define\ RCC\_DBP\_TIMEOUT\_VALUE\ \ \ \ \ \ 2U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01331}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gafe8ed1c0ca0e1c17ea69e09391498cc7}{01331}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_TIMEOUT\_VALUE\ \ \ \ \ \ LSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01332}01332\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01333}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac0cd4ed24fa948844e1a40b12c450f32}{01333}}\ \textcolor{preprocessor}{\#define\ HSE\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ HSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01334}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gad9e56670dcbbe9dbc3a8971b36bbec58}{01334}}\ \textcolor{preprocessor}{\#define\ HSI\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ 2U\ \ }\textcolor{comment}{/*\ 2\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01335}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gad52c7f624c88b0c82ab41b9dbd2b347f}{01335}}\ \textcolor{preprocessor}{\#define\ LSI\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ 2U\ \ }\textcolor{comment}{/*\ 2\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01336}\mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gab3caadc0f23d394d1033aba55d31fcdc}{01336}}\ \textcolor{preprocessor}{\#define\ CLOCKSWITCH\_TIMEOUT\_VALUE\ \ 5000U\ }\textcolor{comment}{/*\ 5\ s\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01337}01337\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01341}01341\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01345}01345\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01346}01346\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01350}01350\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01354}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga3da0bb3923503cb8e84e5bd75912fbb8}{01354}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_OSCILLATORTYPE(OSCILLATOR)\ ((OSCILLATOR)\ <=\ 15U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01355}01355\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01356}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga287bbcafd73d07ec915c2f793301908a}{01356}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSE(HSE)\ (((HSE)\ ==\ RCC\_HSE\_OFF)\ ||\ ((HSE)\ ==\ RCC\_HSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01357}01357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HSE)\ ==\ RCC\_HSE\_BYPASS))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01358}01358\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01359}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga95d2678bf8f46e932e7cba75619a4d2c}{01359}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE(LSE)\ (((LSE)\ ==\ RCC\_LSE\_OFF)\ ||\ ((LSE)\ ==\ RCC\_LSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01360}01360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LSE)\ ==\ RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01361}01361\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01362}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga9d2bad5b4ad9ba8fb224ddbd949c27d6}{01362}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI(HSI)\ (((HSI)\ ==\ RCC\_HSI\_OFF)\ ||\ ((HSI)\ ==\ RCC\_HSI\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01363}01363\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01364}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaaa7381dd9821c69346ce64453863b786}{01364}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSI(LSI)\ (((LSI)\ ==\ RCC\_LSI\_OFF)\ ||\ ((LSI)\ ==\ RCC\_LSI\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01365}01365\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01366}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga373b85039eb8036373fe80948c153ee0}{01366}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL(PLL)\ (((PLL)\ ==\ RCC\_PLL\_NONE)\ ||((PLL)\ ==\ RCC\_PLL\_OFF)\ ||\ ((PLL)\ ==\ RCC\_PLL\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01367}01367\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01368}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae1aef66aae2c0374be3c7c62d389282f}{01368}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_PLLSOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01369}01369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01370}01370\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01371}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga0797bfc445903525324cbd06a6cebbd2}{01371}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01372}01372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01373}01373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_PLLCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01374}01374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_PLLRCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01375}01375\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01376}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gacd1d98013cd9a28e8b1544adf931e7b3}{01376}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RTCCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_LSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01377}01377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01378}01378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01379}01379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01380}01380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01381}01381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01382}01382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01383}01383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01384}01384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01385}01385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01386}01386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01387}01387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01388}01388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01389}01389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01390}01390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV14)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01391}01391\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01392}01392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01393}01393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01394}01394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV18)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01395}01395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV19)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01396}01396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV20)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01397}01397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV21)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01398}01398\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV22)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01399}01399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV23)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01400}01400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV24)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01401}01401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01402}01402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV26)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01403}01403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV27)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01404}01404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV28)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01405}01405\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV29)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01406}01406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV30)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01407}01407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV31))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01408}01408\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01409}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga8db327c085e20aeb673a9784f8508597}{01409}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLM\_VALUE(VALUE)\ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 63U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01410}01410\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01411}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad808f83505f4e802e5bafab7831f0235}{01411}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLP\_VALUE(VALUE)\ (((VALUE)\ ==\ 2U)\ ||\ ((VALUE)\ ==\ 4U)\ ||\ ((VALUE)\ ==\ 6U)\ ||\ ((VALUE)\ ==\ 8U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01412}01412\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01413}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad66dbe75bf8ab2b64b200e796281a851}{01413}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLQ\_VALUE(VALUE)\ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 15U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01414}01414\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01415}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{01415}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HCLK(HCLK)\ (((HCLK)\ ==\ RCC\_SYSCLK\_DIV1)\ \ \ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_DIV2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01416}01416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_DIV4)\ \ \ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_DIV8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01417}01417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_DIV16)\ \ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_DIV64)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01418}01418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_DIV128)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_DIV256)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01419}01419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_DIV512))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01420}01420\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01421}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaedf7abbab300ed340b88d5f665910707}{01421}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLOCKTYPE(CLK)\ ((1U\ <=\ (CLK))\ \&\&\ ((CLK)\ <=\ 15U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01422}01422\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01423}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gab70f1257ea47c1da4def8e351af4d9f2}{01423}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PCLK(PCLK)\ (((PCLK)\ ==\ RCC\_HCLK\_DIV1)\ ||\ ((PCLK)\ ==\ RCC\_HCLK\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01424}01424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PCLK)\ ==\ RCC\_HCLK\_DIV4)\ ||\ ((PCLK)\ ==\ RCC\_HCLK\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01425}01425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PCLK)\ ==\ RCC\_HCLK\_DIV16))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01426}01426\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01427}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaac2d2f9b0c3e2f4fbe2131d779080964}{01427}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO(MCOx)\ (((MCOx)\ ==\ RCC\_MCO1)\ ||\ ((MCOx)\ ==\ RCC\_MCO2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01428}01428\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01429}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga073031d9c90c555f7874912b7e4905f6}{01429}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSI)\ ||\ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_LSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01430}01430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSE)\ ||\ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01431}01431\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01432}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga152403e1f22fd14bb9a5d86406fe593f}{01432}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCODIV(DIV)\ (((DIV)\ ==\ RCC\_MCODIV\_1)\ \ ||\ ((DIV)\ ==\ RCC\_MCODIV\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01433}01433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCODIV\_3)\ ||\ ((DIV)\ ==\ RCC\_MCODIV\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01434}01434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCODIV\_5))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01435}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gafda50a08dc048f7c272bf04ec9c2c2b7}{01435}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CALIBRATION\_VALUE(VALUE)\ ((VALUE)\ <=\ 0x1FU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01436}01436\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01440}01440\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01444}01444\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01448}01448\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01452}01452\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01453}01453\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01454}01454\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01455}01455\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01456}01456\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01457}01457\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_HAL\_RCC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8h_source_l01458}01458\ }

\end{DoxyCode}
