-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sat Apr 17 16:53:58 2021
-- Host        : WINDOWS-K4KGMCR running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_Segmentat_ip_0_0_sim_netlist.vhdl
-- Design      : system_Segmentat_ip_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_generic is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_int_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_int_reg[23]_1\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    \data_int_reg[1]_0\ : in STD_LOGIC;
    \data_int_reg[1]_1\ : in STD_LOGIC;
    \data_int_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    cache_valid : in STD_LOGIC;
    w_d1 : in STD_LOGIC;
    \Out_1_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    IPCORE_CLK : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_generic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_generic is
  signal \data_int0__1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^data_int_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal w_we : STD_LOGIC;
  signal NLW_ram_reg_0_3_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Out_1[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Out_1[10]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Out_1[11]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Out_1[12]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Out_1[13]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Out_1[14]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Out_1[15]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Out_1[16]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Out_1[17]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Out_1[18]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Out_1[19]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Out_1[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Out_1[20]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Out_1[21]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Out_1[22]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Out_1[23]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Out_1[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Out_1[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Out_1[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Out_1[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Out_1[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Out_1[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Out_1[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Out_1[9]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cache_data[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cache_data[10]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \cache_data[11]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \cache_data[12]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \cache_data[13]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cache_data[14]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \cache_data[15]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cache_data[16]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cache_data[17]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cache_data[18]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \cache_data[19]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \cache_data[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cache_data[20]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cache_data[21]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \cache_data[22]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \cache_data[23]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \cache_data[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \cache_data[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \cache_data[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cache_data[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cache_data[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \cache_data[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cache_data[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cache_data[9]_i_1\ : label is "soft_lutpair71";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_3_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_3_0_5 : label is "inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_data_inst/u_Segmentat_ip_fifo_data_classic_ram/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_3_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_3_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_3_0_5 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_3_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_3_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_3_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_12_17 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_12_17 : label is "inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_data_inst/u_Segmentat_ip_fifo_data_classic_ram/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_12_17 : label is 3;
  attribute ram_offset of ram_reg_0_3_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_3_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_18_23 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_18_23 : label is "inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_data_inst/u_Segmentat_ip_fifo_data_classic_ram/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_18_23 : label is 3;
  attribute ram_offset of ram_reg_0_3_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_3_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_6_11 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_6_11 : label is "inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_data_inst/u_Segmentat_ip_fifo_data_classic_ram/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_6_11 : label is 3;
  attribute ram_offset of ram_reg_0_3_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_3_6_11 : label is 11;
begin
  \data_int_reg[23]_0\(23 downto 0) <= \^data_int_reg[23]_0\(23 downto 0);
\Out_1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(0),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(0),
      O => D(0)
    );
\Out_1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(10),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(10),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(10),
      O => D(10)
    );
\Out_1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(11),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(11),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(11),
      O => D(11)
    );
\Out_1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(12),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(12),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(12),
      O => D(12)
    );
\Out_1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(13),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(13),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(13),
      O => D(13)
    );
\Out_1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(14),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(14),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(14),
      O => D(14)
    );
\Out_1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(15),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(15),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(15),
      O => D(15)
    );
\Out_1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(16),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(16),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(16),
      O => D(16)
    );
\Out_1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(17),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(17),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(17),
      O => D(17)
    );
\Out_1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(18),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(18),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(18),
      O => D(18)
    );
\Out_1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(19),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(19),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(19),
      O => D(19)
    );
\Out_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(1),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(1),
      O => D(1)
    );
\Out_1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(20),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(20),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(20),
      O => D(20)
    );
\Out_1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(21),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(21),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(21),
      O => D(21)
    );
\Out_1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(22),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(22),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(22),
      O => D(22)
    );
\Out_1[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(23),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(23),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(23),
      O => D(23)
    );
\Out_1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(2),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(2),
      O => D(2)
    );
\Out_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(3),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(3),
      O => D(3)
    );
\Out_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(4),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(4),
      O => D(4)
    );
\Out_1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(5),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(5),
      O => D(5)
    );
\Out_1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(6),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(6),
      O => D(6)
    );
\Out_1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(7),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(7),
      O => D(7)
    );
\Out_1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(8),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(8),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(8),
      O => D(8)
    );
\Out_1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(9),
      I1 => cache_valid,
      I2 => \^data_int_reg[23]_0\(9),
      I3 => w_d1,
      I4 => \Out_1_reg[23]\(9),
      O => D(9)
    );
\cache_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(0),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(0),
      O => \data_int_reg[23]_1\(0)
    );
\cache_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(10),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(10),
      O => \data_int_reg[23]_1\(10)
    );
\cache_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(11),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(11),
      O => \data_int_reg[23]_1\(11)
    );
\cache_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(12),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(12),
      O => \data_int_reg[23]_1\(12)
    );
\cache_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(13),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(13),
      O => \data_int_reg[23]_1\(13)
    );
\cache_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(14),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(14),
      O => \data_int_reg[23]_1\(14)
    );
\cache_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(15),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(15),
      O => \data_int_reg[23]_1\(15)
    );
\cache_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(16),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(16),
      O => \data_int_reg[23]_1\(16)
    );
\cache_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(17),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(17),
      O => \data_int_reg[23]_1\(17)
    );
\cache_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(18),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(18),
      O => \data_int_reg[23]_1\(18)
    );
\cache_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(19),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(19),
      O => \data_int_reg[23]_1\(19)
    );
\cache_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(1),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(1),
      O => \data_int_reg[23]_1\(1)
    );
\cache_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(20),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(20),
      O => \data_int_reg[23]_1\(20)
    );
\cache_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(21),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(21),
      O => \data_int_reg[23]_1\(21)
    );
\cache_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(22),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(22),
      O => \data_int_reg[23]_1\(22)
    );
\cache_data[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(23),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(23),
      O => \data_int_reg[23]_1\(23)
    );
\cache_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(2),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(2),
      O => \data_int_reg[23]_1\(2)
    );
\cache_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(3),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(3),
      O => \data_int_reg[23]_1\(3)
    );
\cache_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(4),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(4),
      O => \data_int_reg[23]_1\(4)
    );
\cache_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(5),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(5),
      O => \data_int_reg[23]_1\(5)
    );
\cache_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(6),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(6),
      O => \data_int_reg[23]_1\(6)
    );
\cache_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(7),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(7),
      O => \data_int_reg[23]_1\(7)
    );
\cache_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(8),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(8),
      O => \data_int_reg[23]_1\(8)
    );
\cache_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[23]_0\(9),
      I1 => w_d1,
      I2 => \Out_1_reg[23]\(9),
      O => \data_int_reg[23]_1\(9)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(0),
      Q => \^data_int_reg[23]_0\(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(10),
      Q => \^data_int_reg[23]_0\(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(11),
      Q => \^data_int_reg[23]_0\(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(12),
      Q => \^data_int_reg[23]_0\(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(13),
      Q => \^data_int_reg[23]_0\(13),
      R => '0'
    );
\data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(14),
      Q => \^data_int_reg[23]_0\(14),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(15),
      Q => \^data_int_reg[23]_0\(15),
      R => '0'
    );
\data_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(16),
      Q => \^data_int_reg[23]_0\(16),
      R => '0'
    );
\data_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(17),
      Q => \^data_int_reg[23]_0\(17),
      R => '0'
    );
\data_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(18),
      Q => \^data_int_reg[23]_0\(18),
      R => '0'
    );
\data_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(19),
      Q => \^data_int_reg[23]_0\(19),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(1),
      Q => \^data_int_reg[23]_0\(1),
      R => '0'
    );
\data_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(20),
      Q => \^data_int_reg[23]_0\(20),
      R => '0'
    );
\data_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(21),
      Q => \^data_int_reg[23]_0\(21),
      R => '0'
    );
\data_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(22),
      Q => \^data_int_reg[23]_0\(22),
      R => '0'
    );
\data_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(23),
      Q => \^data_int_reg[23]_0\(23),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(2),
      Q => \^data_int_reg[23]_0\(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(3),
      Q => \^data_int_reg[23]_0\(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(4),
      Q => \^data_int_reg[23]_0\(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(5),
      Q => \^data_int_reg[23]_0\(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(6),
      Q => \^data_int_reg[23]_0\(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(7),
      Q => \^data_int_reg[23]_0\(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(8),
      Q => \^data_int_reg[23]_0\(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__1\(9),
      Q => \^data_int_reg[23]_0\(9),
      R => '0'
    );
ram_reg_0_3_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(1 downto 0),
      DIB(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(3 downto 2),
      DIC(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \data_int0__1\(1 downto 0),
      DOB(1 downto 0) => \data_int0__1\(3 downto 2),
      DOC(1 downto 0) => \data_int0__1\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_3_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => w_we
    );
ram_reg_0_3_0_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => AXI4_Stream_Video_Slave_TVALID,
      I1 => \data_int_reg[1]_0\,
      I2 => \data_int_reg[1]_1\,
      I3 => \data_int_reg[1]_2\,
      O => w_we
    );
ram_reg_0_3_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(13 downto 12),
      DIB(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(15 downto 14),
      DIC(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \data_int0__1\(13 downto 12),
      DOB(1 downto 0) => \data_int0__1\(15 downto 14),
      DOC(1 downto 0) => \data_int0__1\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => w_we
    );
ram_reg_0_3_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(19 downto 18),
      DIB(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(21 downto 20),
      DIC(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \data_int0__1\(19 downto 18),
      DOB(1 downto 0) => \data_int0__1\(21 downto 20),
      DOC(1 downto 0) => \data_int0__1\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => w_we
    );
ram_reg_0_3_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(7 downto 6),
      DIB(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(9 downto 8),
      DIC(1 downto 0) => AXI4_Stream_Video_Slave_TDATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \data_int0__1\(7 downto 6),
      DOB(1 downto 0) => \data_int0__1\(9 downto 8),
      DOC(1 downto 0) => \data_int0__1\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_3_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => w_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_generic_3 is
  port (
    w_we : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_int_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ctrlOut_valid : in STD_LOGIC;
    \data_int_reg[31]_2\ : in STD_LOGIC;
    \data_int_reg[31]_3\ : in STD_LOGIC;
    \data_int_reg[31]_4\ : in STD_LOGIC;
    \data_int_reg[31]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cache_valid : in STD_LOGIC;
    w_d1 : in STD_LOGIC;
    \Out_1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IPCORE_CLK : in STD_LOGIC;
    user_pixel : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_generic_3 : entity is "Segmentat_ip_SimpleDualPortRAM_generic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_generic_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_generic_3 is
  signal \data_int0__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^data_int_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^w_we\ : STD_LOGIC;
  signal NLW_ram_reg_0_3_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_3_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Out_1[0]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Out_1[10]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Out_1[11]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Out_1[12]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Out_1[13]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Out_1[14]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Out_1[15]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Out_1[16]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Out_1[17]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Out_1[18]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Out_1[19]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Out_1[1]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Out_1[20]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Out_1[21]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Out_1[22]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Out_1[23]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Out_1[24]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Out_1[25]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Out_1[26]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Out_1[27]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Out_1[28]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Out_1[29]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Out_1[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Out_1[30]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Out_1[31]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Out_1[3]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Out_1[4]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Out_1[5]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Out_1[6]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Out_1[7]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Out_1[8]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Out_1[9]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cache_data[0]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cache_data[10]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \cache_data[11]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \cache_data[12]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \cache_data[13]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cache_data[14]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cache_data[15]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \cache_data[16]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \cache_data[17]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \cache_data[18]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \cache_data[19]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \cache_data[1]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cache_data[20]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cache_data[21]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cache_data[22]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cache_data[23]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cache_data[24]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cache_data[25]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cache_data[26]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cache_data[27]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cache_data[28]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cache_data[29]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \cache_data[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \cache_data[30]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \cache_data[31]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \cache_data[3]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \cache_data[4]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \cache_data[5]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cache_data[6]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cache_data[7]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cache_data[8]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cache_data[9]_i_1__0\ : label is "soft_lutpair22";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_3_0_5 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_3_0_5 : label is "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_3_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_3_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_3_0_5 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_3_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_3_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_3_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_12_17 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_12_17 : label is "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_12_17 : label is 3;
  attribute ram_offset of ram_reg_0_3_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_3_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_18_23 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_18_23 : label is "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_18_23 : label is 3;
  attribute ram_offset of ram_reg_0_3_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_3_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_24_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_24_29 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_24_29 : label is "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_24_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_24_29 : label is 3;
  attribute ram_offset of ram_reg_0_3_24_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_24_29 : label is 24;
  attribute ram_slice_end of ram_reg_0_3_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_30_31 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_30_31 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_30_31 : label is "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_30_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_30_31 : label is 3;
  attribute ram_offset of ram_reg_0_3_30_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_30_31 : label is 30;
  attribute ram_slice_end of ram_reg_0_3_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3_6_11 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_3_6_11 : label is "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_3_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_3_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_3_6_11 : label is 3;
  attribute ram_offset of ram_reg_0_3_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_3_6_11 : label is 11;
begin
  \data_int_reg[31]_0\(31 downto 0) <= \^data_int_reg[31]_0\(31 downto 0);
  w_we <= \^w_we\;
\Out_1[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(0),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(0),
      O => D(0)
    );
\Out_1[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(10),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(10),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(10),
      O => D(10)
    );
\Out_1[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(11),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(11),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(11),
      O => D(11)
    );
\Out_1[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(12),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(12),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(12),
      O => D(12)
    );
\Out_1[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(13),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(13),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(13),
      O => D(13)
    );
\Out_1[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(14),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(14),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(14),
      O => D(14)
    );
\Out_1[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(15),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(15),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(15),
      O => D(15)
    );
\Out_1[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(16),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(16),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(16),
      O => D(16)
    );
\Out_1[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(17),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(17),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(17),
      O => D(17)
    );
\Out_1[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(18),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(18),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(18),
      O => D(18)
    );
\Out_1[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(19),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(19),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(19),
      O => D(19)
    );
\Out_1[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(1),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(1),
      O => D(1)
    );
\Out_1[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(20),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(20),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(20),
      O => D(20)
    );
\Out_1[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(21),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(21),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(21),
      O => D(21)
    );
\Out_1[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(22),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(22),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(22),
      O => D(22)
    );
\Out_1[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(23),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(23),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(23),
      O => D(23)
    );
\Out_1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(24),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(24),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(24),
      O => D(24)
    );
\Out_1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(25),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(25),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(25),
      O => D(25)
    );
\Out_1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(26),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(26),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(26),
      O => D(26)
    );
\Out_1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(27),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(27),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(27),
      O => D(27)
    );
\Out_1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(28),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(28),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(28),
      O => D(28)
    );
\Out_1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(29),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(29),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(29),
      O => D(29)
    );
\Out_1[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(2),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(2),
      O => D(2)
    );
\Out_1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(30),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(30),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(30),
      O => D(30)
    );
\Out_1[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(31),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(31),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(31),
      O => D(31)
    );
\Out_1[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(3),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(3),
      O => D(3)
    );
\Out_1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(4),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(4),
      O => D(4)
    );
\Out_1[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(5),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(5),
      O => D(5)
    );
\Out_1[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(6),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(6),
      O => D(6)
    );
\Out_1[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(7),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(7),
      O => D(7)
    );
\Out_1[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(8),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(8),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(8),
      O => D(8)
    );
\Out_1[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(9),
      I1 => cache_valid,
      I2 => \^data_int_reg[31]_0\(9),
      I3 => w_d1,
      I4 => \Out_1_reg[31]\(9),
      O => D(9)
    );
\cache_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(0),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(0),
      O => \data_int_reg[31]_1\(0)
    );
\cache_data[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(10),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(10),
      O => \data_int_reg[31]_1\(10)
    );
\cache_data[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(11),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(11),
      O => \data_int_reg[31]_1\(11)
    );
\cache_data[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(12),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(12),
      O => \data_int_reg[31]_1\(12)
    );
\cache_data[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(13),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(13),
      O => \data_int_reg[31]_1\(13)
    );
\cache_data[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(14),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(14),
      O => \data_int_reg[31]_1\(14)
    );
\cache_data[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(15),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(15),
      O => \data_int_reg[31]_1\(15)
    );
\cache_data[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(16),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(16),
      O => \data_int_reg[31]_1\(16)
    );
\cache_data[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(17),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(17),
      O => \data_int_reg[31]_1\(17)
    );
\cache_data[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(18),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(18),
      O => \data_int_reg[31]_1\(18)
    );
\cache_data[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(19),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(19),
      O => \data_int_reg[31]_1\(19)
    );
\cache_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(1),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(1),
      O => \data_int_reg[31]_1\(1)
    );
\cache_data[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(20),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(20),
      O => \data_int_reg[31]_1\(20)
    );
\cache_data[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(21),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(21),
      O => \data_int_reg[31]_1\(21)
    );
\cache_data[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(22),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(22),
      O => \data_int_reg[31]_1\(22)
    );
\cache_data[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(23),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(23),
      O => \data_int_reg[31]_1\(23)
    );
\cache_data[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(24),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(24),
      O => \data_int_reg[31]_1\(24)
    );
\cache_data[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(25),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(25),
      O => \data_int_reg[31]_1\(25)
    );
\cache_data[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(26),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(26),
      O => \data_int_reg[31]_1\(26)
    );
\cache_data[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(27),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(27),
      O => \data_int_reg[31]_1\(27)
    );
\cache_data[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(28),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(28),
      O => \data_int_reg[31]_1\(28)
    );
\cache_data[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(29),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(29),
      O => \data_int_reg[31]_1\(29)
    );
\cache_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(2),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(2),
      O => \data_int_reg[31]_1\(2)
    );
\cache_data[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(30),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(30),
      O => \data_int_reg[31]_1\(30)
    );
\cache_data[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(31),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(31),
      O => \data_int_reg[31]_1\(31)
    );
\cache_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(3),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(3),
      O => \data_int_reg[31]_1\(3)
    );
\cache_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(4),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(4),
      O => \data_int_reg[31]_1\(4)
    );
\cache_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(5),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(5),
      O => \data_int_reg[31]_1\(5)
    );
\cache_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(6),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(6),
      O => \data_int_reg[31]_1\(6)
    );
\cache_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(7),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(7),
      O => \data_int_reg[31]_1\(7)
    );
\cache_data[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(8),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(8),
      O => \data_int_reg[31]_1\(8)
    );
\cache_data[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_int_reg[31]_0\(9),
      I1 => w_d1,
      I2 => \Out_1_reg[31]\(9),
      O => \data_int_reg[31]_1\(9)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(0),
      Q => \^data_int_reg[31]_0\(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(10),
      Q => \^data_int_reg[31]_0\(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(11),
      Q => \^data_int_reg[31]_0\(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(12),
      Q => \^data_int_reg[31]_0\(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(13),
      Q => \^data_int_reg[31]_0\(13),
      R => '0'
    );
\data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(14),
      Q => \^data_int_reg[31]_0\(14),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(15),
      Q => \^data_int_reg[31]_0\(15),
      R => '0'
    );
\data_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(16),
      Q => \^data_int_reg[31]_0\(16),
      R => '0'
    );
\data_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(17),
      Q => \^data_int_reg[31]_0\(17),
      R => '0'
    );
\data_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(18),
      Q => \^data_int_reg[31]_0\(18),
      R => '0'
    );
\data_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(19),
      Q => \^data_int_reg[31]_0\(19),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(1),
      Q => \^data_int_reg[31]_0\(1),
      R => '0'
    );
\data_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(20),
      Q => \^data_int_reg[31]_0\(20),
      R => '0'
    );
\data_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(21),
      Q => \^data_int_reg[31]_0\(21),
      R => '0'
    );
\data_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(22),
      Q => \^data_int_reg[31]_0\(22),
      R => '0'
    );
\data_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(23),
      Q => \^data_int_reg[31]_0\(23),
      R => '0'
    );
\data_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(24),
      Q => \^data_int_reg[31]_0\(24),
      R => '0'
    );
\data_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(25),
      Q => \^data_int_reg[31]_0\(25),
      R => '0'
    );
\data_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(26),
      Q => \^data_int_reg[31]_0\(26),
      R => '0'
    );
\data_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(27),
      Q => \^data_int_reg[31]_0\(27),
      R => '0'
    );
\data_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(28),
      Q => \^data_int_reg[31]_0\(28),
      R => '0'
    );
\data_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(29),
      Q => \^data_int_reg[31]_0\(29),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(2),
      Q => \^data_int_reg[31]_0\(2),
      R => '0'
    );
\data_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(30),
      Q => \^data_int_reg[31]_0\(30),
      R => '0'
    );
\data_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(31),
      Q => \^data_int_reg[31]_0\(31),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(3),
      Q => \^data_int_reg[31]_0\(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(4),
      Q => \^data_int_reg[31]_0\(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(5),
      Q => \^data_int_reg[31]_0\(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(6),
      Q => \^data_int_reg[31]_0\(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(7),
      Q => \^data_int_reg[31]_0\(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(8),
      Q => \^data_int_reg[31]_0\(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__2\(9),
      Q => \^data_int_reg[31]_0\(9),
      R => '0'
    );
ram_reg_0_3_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => user_pixel(1 downto 0),
      DIB(1 downto 0) => user_pixel(3 downto 2),
      DIC(1 downto 0) => user_pixel(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \data_int0__2\(1 downto 0),
      DOB(1 downto 0) => \data_int0__2\(3 downto 2),
      DOC(1 downto 0) => \data_int0__2\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_3_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => \^w_we\
    );
\ram_reg_0_3_0_5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => ctrlOut_valid,
      I1 => \data_int_reg[31]_2\,
      I2 => \data_int_reg[31]_3\,
      I3 => \data_int_reg[31]_4\,
      I4 => \data_int_reg[31]_5\,
      O => \^w_we\
    );
ram_reg_0_3_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => user_pixel(13 downto 12),
      DIB(1 downto 0) => user_pixel(15 downto 14),
      DIC(1 downto 0) => user_pixel(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \data_int0__2\(13 downto 12),
      DOB(1 downto 0) => \data_int0__2\(15 downto 14),
      DOC(1 downto 0) => \data_int0__2\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => \^w_we\
    );
ram_reg_0_3_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => user_pixel(19 downto 18),
      DIB(1 downto 0) => user_pixel(21 downto 20),
      DIC(1 downto 0) => user_pixel(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \data_int0__2\(19 downto 18),
      DOB(1 downto 0) => \data_int0__2\(21 downto 20),
      DOC(1 downto 0) => \data_int0__2\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => \^w_we\
    );
ram_reg_0_3_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => B"11",
      DIB(1 downto 0) => B"11",
      DIC(1 downto 0) => B"11",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \data_int0__2\(25 downto 24),
      DOB(1 downto 0) => \data_int0__2\(27 downto 26),
      DOC(1 downto 0) => \data_int0__2\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_3_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => \^w_we\
    );
ram_reg_0_3_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => B"11",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \data_int0__2\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_3_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_3_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_3_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => \^w_we\
    );
ram_reg_0_3_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => ADDRA(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => ADDRA(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => ADDRA(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => ADDRD(1 downto 0),
      DIA(1 downto 0) => user_pixel(7 downto 6),
      DIB(1 downto 0) => user_pixel(9 downto 8),
      DIC(1 downto 0) => user_pixel(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \data_int0__2\(7 downto 6),
      DOB(1 downto 0) => \data_int0__2\(9 downto 8),
      DOC(1 downto 0) => \data_int0__2\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_3_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => IPCORE_CLK,
      WE => \^w_we\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit is
  port (
    data_int_reg_0 : out STD_LOGIC;
    cache_data_reg : out STD_LOGIC;
    w_out : out STD_LOGIC;
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    data_int_reg_1 : in STD_LOGIC;
    data_int_reg_2 : in STD_LOGIC;
    data_int_reg_3 : in STD_LOGIC;
    w_d1 : in STD_LOGIC;
    w_d2 : in STD_LOGIC;
    cache_wr_en : in STD_LOGIC;
    cache_data_reg_0 : in STD_LOGIC;
    cache_valid : in STD_LOGIC;
    out_wr_en : in STD_LOGIC;
    stream_in_user_sof : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TUSER : in STD_LOGIC;
    wr_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit is
  signal \data_int0__0\ : STD_LOGIC;
  signal \^w_out\ : STD_LOGIC;
  signal w_waddr_1 : STD_LOGIC;
  signal w_we : STD_LOGIC;
  signal NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cache_data_i_1__0\ : label is "soft_lutpair95";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_3_0_0 : label is 4;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_3_0_0 : label is "inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_3_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_3_0_0 : label is 0;
  attribute SOFT_HLUTNM of \w_d2_i_1__1\ : label is "soft_lutpair95";
begin
  w_out <= \^w_out\;
\Out_1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cache_data_reg_0,
      I1 => cache_valid,
      I2 => \^w_out\,
      I3 => out_wr_en,
      I4 => stream_in_user_sof,
      O => cache_data_reg
    );
\cache_data_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => w_waddr_1,
      I1 => w_d1,
      I2 => w_d2,
      I3 => cache_wr_en,
      I4 => cache_data_reg_0,
      O => data_int_reg_0
    );
data_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__0\,
      Q => w_waddr_1,
      R => '0'
    );
ram_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => wr_addr(0),
      A1 => wr_addr(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => AXI4_Stream_Video_Slave_TUSER,
      DPO => \data_int0__0\,
      DPRA0 => rd_addr(0),
      DPRA1 => rd_addr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED,
      WCLK => IPCORE_CLK,
      WE => w_we
    );
\ram_reg_0_3_0_0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => AXI4_Stream_Video_Slave_TVALID,
      I1 => data_int_reg_1,
      I2 => data_int_reg_2,
      I3 => data_int_reg_3,
      O => w_we
    );
\w_d2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => w_waddr_1,
      I1 => w_d1,
      I2 => w_d2,
      O => \^w_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_0 is
  port (
    data_int_reg_0 : out STD_LOGIC;
    cache_data_reg : out STD_LOGIC;
    w_out : out STD_LOGIC;
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    data_int_reg_1 : in STD_LOGIC;
    data_int_reg_2 : in STD_LOGIC;
    data_int_reg_3 : in STD_LOGIC;
    w_d1 : in STD_LOGIC;
    w_d2 : in STD_LOGIC;
    cache_wr_en : in STD_LOGIC;
    cache_data : in STD_LOGIC;
    cache_valid : in STD_LOGIC;
    out_wr_en : in STD_LOGIC;
    stream_in_user_eol : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TLAST : in STD_LOGIC;
    wr_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_0 : entity is "Segmentat_ip_SimpleDualPortRAM_singlebit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_0 is
  signal data_int0 : STD_LOGIC;
  signal \^w_out\ : STD_LOGIC;
  signal w_waddr_1 : STD_LOGIC;
  signal w_we : STD_LOGIC;
  signal NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cache_data_i_1 : label is "soft_lutpair89";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_3_0_0 : label is 4;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_3_0_0 : label is "inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_eol_inst/u_Segmentat_ip_fifo_eol_classic_ram/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_3_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_3_0_0 : label is 0;
  attribute SOFT_HLUTNM of \w_d2_i_1__2\ : label is "soft_lutpair89";
begin
  w_out <= \^w_out\;
Out_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cache_data,
      I1 => cache_valid,
      I2 => \^w_out\,
      I3 => out_wr_en,
      I4 => stream_in_user_eol,
      O => cache_data_reg
    );
cache_data_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => w_waddr_1,
      I1 => w_d1,
      I2 => w_d2,
      I3 => cache_wr_en,
      I4 => cache_data,
      O => data_int_reg_0
    );
data_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => data_int0,
      Q => w_waddr_1,
      R => '0'
    );
ram_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => wr_addr(0),
      A1 => wr_addr(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => AXI4_Stream_Video_Slave_TLAST,
      DPO => data_int0,
      DPRA0 => rd_addr(0),
      DPRA1 => rd_addr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED,
      WCLK => IPCORE_CLK,
      WE => w_we
    );
ram_reg_0_3_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => AXI4_Stream_Video_Slave_TVALID,
      I1 => data_int_reg_1,
      I2 => data_int_reg_2,
      I3 => data_int_reg_3,
      O => w_we
    );
\w_d2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => w_waddr_1,
      I1 => w_d1,
      I2 => w_d2,
      O => \^w_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_1 is
  port (
    w_we : out STD_LOGIC;
    data_int_reg_0 : out STD_LOGIC;
    cache_data_reg : out STD_LOGIC;
    w_out : out STD_LOGIC;
    ctrlOut_valid : in STD_LOGIC;
    data_int_reg_1 : in STD_LOGIC;
    data_int_reg_2 : in STD_LOGIC;
    data_int_reg_3 : in STD_LOGIC;
    data_int_reg_4 : in STD_LOGIC;
    w_d1 : in STD_LOGIC;
    w_d2 : in STD_LOGIC;
    cache_wr_en : in STD_LOGIC;
    cache_data_reg_0 : in STD_LOGIC;
    cache_valid : in STD_LOGIC;
    out_wr_en : in STD_LOGIC;
    AXI4_Stream_Video_Master_TUSER : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    user_ctrl_vStart : in STD_LOGIC;
    wr_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_1 : entity is "Segmentat_ip_SimpleDualPortRAM_singlebit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_1 is
  signal \data_int0__4\ : STD_LOGIC;
  signal \^w_out\ : STD_LOGIC;
  signal w_waddr_1 : STD_LOGIC;
  signal \^w_we\ : STD_LOGIC;
  signal NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cache_data_i_1__2\ : label is "soft_lutpair39";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_3_0_0 : label is 4;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_3_0_0 : label is "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_sof_out_inst/u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_3_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_3_0_0 : label is 0;
  attribute SOFT_HLUTNM of \w_d2_i_1__0\ : label is "soft_lutpair39";
begin
  w_out <= \^w_out\;
  w_we <= \^w_we\;
\Out_1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cache_data_reg_0,
      I1 => cache_valid,
      I2 => \^w_out\,
      I3 => out_wr_en,
      I4 => AXI4_Stream_Video_Master_TUSER,
      O => cache_data_reg
    );
\cache_data_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => w_waddr_1,
      I1 => w_d1,
      I2 => w_d2,
      I3 => cache_wr_en,
      I4 => cache_data_reg_0,
      O => data_int_reg_0
    );
data_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__4\,
      Q => w_waddr_1,
      R => '0'
    );
ram_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => wr_addr(0),
      A1 => wr_addr(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => user_ctrl_vStart,
      DPO => \data_int0__4\,
      DPRA0 => rd_addr(0),
      DPRA1 => rd_addr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED,
      WCLK => IPCORE_CLK,
      WE => \^w_we\
    );
\ram_reg_0_3_0_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => ctrlOut_valid,
      I1 => data_int_reg_1,
      I2 => data_int_reg_2,
      I3 => data_int_reg_3,
      I4 => data_int_reg_4,
      O => \^w_we\
    );
\w_d2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => w_waddr_1,
      I1 => w_d1,
      I2 => w_d2,
      O => \^w_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_2 is
  port (
    w_we : out STD_LOGIC;
    data_int_reg_0 : out STD_LOGIC;
    cache_data_reg : out STD_LOGIC;
    w_out : out STD_LOGIC;
    ctrlOut_valid : in STD_LOGIC;
    data_int_reg_1 : in STD_LOGIC;
    data_int_reg_2 : in STD_LOGIC;
    data_int_reg_3 : in STD_LOGIC;
    data_int_reg_4 : in STD_LOGIC;
    w_d1 : in STD_LOGIC;
    w_d2 : in STD_LOGIC;
    cache_wr_en : in STD_LOGIC;
    cache_data_reg_0 : in STD_LOGIC;
    cache_valid : in STD_LOGIC;
    out_wr_en : in STD_LOGIC;
    AXI4_Stream_Video_Master_TLAST : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    user_ctrl_hEnd : in STD_LOGIC;
    wr_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_addr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_2 : entity is "Segmentat_ip_SimpleDualPortRAM_singlebit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_2 is
  signal \data_int0__3\ : STD_LOGIC;
  signal \^w_out\ : STD_LOGIC;
  signal w_waddr_1 : STD_LOGIC;
  signal \^w_we\ : STD_LOGIC;
  signal NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cache_data_i_1__1\ : label is "soft_lutpair35";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_3_0_0 : label is 4;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_3_0_0 : label is "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_3_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_3_0_0 : label is 0;
  attribute SOFT_HLUTNM of w_d2_i_1 : label is "soft_lutpair35";
begin
  w_out <= \^w_out\;
  w_we <= \^w_we\;
\Out_1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => cache_data_reg_0,
      I1 => cache_valid,
      I2 => \^w_out\,
      I3 => out_wr_en,
      I4 => AXI4_Stream_Video_Master_TLAST,
      O => cache_data_reg
    );
\cache_data_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => w_waddr_1,
      I1 => w_d1,
      I2 => w_d2,
      I3 => cache_wr_en,
      I4 => cache_data_reg_0,
      O => data_int_reg_0
    );
data_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => IPCORE_CLK,
      CE => '1',
      D => \data_int0__3\,
      Q => w_waddr_1,
      R => '0'
    );
ram_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => wr_addr(0),
      A1 => wr_addr(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => user_ctrl_hEnd,
      DPO => \data_int0__3\,
      DPRA0 => rd_addr(0),
      DPRA1 => rd_addr(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED,
      WCLK => IPCORE_CLK,
      WE => \^w_we\
    );
\ram_reg_0_3_0_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => ctrlOut_valid,
      I1 => data_int_reg_1,
      I2 => data_int_reg_2,
      I3 => data_int_reg_3,
      I4 => data_int_reg_4,
      O => \^w_we\
    );
w_d2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => w_waddr_1,
      I1 => w_d1,
      I2 => w_d2,
      O => \^w_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_adapter_in_module is
  port (
    top_user_ctrl_hEnd_1 : out STD_LOGIC;
    top_user_ctrl_vStart_1 : out STD_LOGIC;
    adapter_in_valid_out : out STD_LOGIC;
    stream_in_user_ready : out STD_LOGIC;
    \data_buf_delay_1_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_out_2_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    stream_in_user_valid : in STD_LOGIC;
    cond54 : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \numoflines_1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \vlength_1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rd_ack : in STD_LOGIC;
    out_valid : in STD_LOGIC;
    stream_in_user_sof : in STD_LOGIC;
    fifo_rd_ack_reg : in STD_LOGIC;
    fifo_rd_ack_reg_0 : in STD_LOGIC;
    stream_in_user_eol : in STD_LOGIC;
    \data_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_adapter_in_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_adapter_in_module is
  signal cond26 : STD_LOGIC;
  signal \cond27__10\ : STD_LOGIC;
  signal \cond42__0\ : STD_LOGIC;
  signal cond44 : STD_LOGIC;
  signal cond58 : STD_LOGIC;
  signal \cond7__8\ : STD_LOGIC;
  signal \^data_buf_delay_1_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \data_out_2[23]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_12_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_13_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_14_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_16_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_18_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_19_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_22_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_23_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_24_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_26_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_2[23]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_2_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \data_out_2_reg[23]_i_11_n_1\ : STD_LOGIC;
  signal \data_out_2_reg[23]_i_11_n_2\ : STD_LOGIC;
  signal \data_out_2_reg[23]_i_11_n_3\ : STD_LOGIC;
  signal \data_out_2_reg[23]_i_7_n_2\ : STD_LOGIC;
  signal \data_out_2_reg[23]_i_7_n_3\ : STD_LOGIC;
  signal data_out_output : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal eol_buf : STD_LOGIC;
  signal equa19_relop1 : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_7_n_1\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_n_2\ : STD_LOGIC;
  signal \equa19_relop1_carry__0_n_3\ : STD_LOGIC;
  signal equa19_relop1_carry_i_10_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_10_n_1 : STD_LOGIC;
  signal equa19_relop1_carry_i_10_n_2 : STD_LOGIC;
  signal equa19_relop1_carry_i_10_n_3 : STD_LOGIC;
  signal equa19_relop1_carry_i_11_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_12_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_13_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_14_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_15_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_16_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_17_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_18_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_1_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_2_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_3_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_4_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_5_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_6_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_7_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_8_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_9_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_i_9_n_1 : STD_LOGIC;
  signal equa19_relop1_carry_i_9_n_2 : STD_LOGIC;
  signal equa19_relop1_carry_i_9_n_3 : STD_LOGIC;
  signal equa19_relop1_carry_n_0 : STD_LOGIC;
  signal equa19_relop1_carry_n_1 : STD_LOGIC;
  signal equa19_relop1_carry_n_2 : STD_LOGIC;
  signal equa19_relop1_carry_n_3 : STD_LOGIC;
  signal equa21_relop1 : STD_LOGIC;
  signal \equa21_relop1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal equa21_relop1_carry_i_1_n_0 : STD_LOGIC;
  signal equa21_relop1_carry_i_2_n_0 : STD_LOGIC;
  signal equa21_relop1_carry_i_3_n_0 : STD_LOGIC;
  signal equa21_relop1_carry_i_4_n_0 : STD_LOGIC;
  signal equa21_relop1_carry_n_0 : STD_LOGIC;
  signal equa21_relop1_carry_n_1 : STD_LOGIC;
  signal equa21_relop1_carry_n_2 : STD_LOGIC;
  signal equa21_relop1_carry_n_3 : STD_LOGIC;
  signal equa24_relop1 : STD_LOGIC;
  signal equa26_relop1 : STD_LOGIC;
  signal \equa26_relop1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal equa26_relop1_carry_i_1_n_0 : STD_LOGIC;
  signal equa26_relop1_carry_i_2_n_0 : STD_LOGIC;
  signal equa26_relop1_carry_i_3_n_0 : STD_LOGIC;
  signal equa26_relop1_carry_i_4_n_0 : STD_LOGIC;
  signal equa26_relop1_carry_n_0 : STD_LOGIC;
  signal equa26_relop1_carry_n_1 : STD_LOGIC;
  signal equa26_relop1_carry_n_2 : STD_LOGIC;
  signal equa26_relop1_carry_n_3 : STD_LOGIC;
  signal equa28_relop1 : STD_LOGIC;
  signal \equa28_relop1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal equa28_relop1_carry_i_1_n_0 : STD_LOGIC;
  signal equa28_relop1_carry_i_2_n_0 : STD_LOGIC;
  signal equa28_relop1_carry_i_3_n_0 : STD_LOGIC;
  signal equa28_relop1_carry_i_4_n_0 : STD_LOGIC;
  signal equa28_relop1_carry_n_0 : STD_LOGIC;
  signal equa28_relop1_carry_n_1 : STD_LOGIC;
  signal equa28_relop1_carry_n_2 : STD_LOGIC;
  signal equa28_relop1_carry_n_3 : STD_LOGIC;
  signal equa31_relop1 : STD_LOGIC;
  signal \equa31_relop1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal equa31_relop1_carry_i_1_n_0 : STD_LOGIC;
  signal equa31_relop1_carry_i_2_n_0 : STD_LOGIC;
  signal equa31_relop1_carry_i_3_n_0 : STD_LOGIC;
  signal equa31_relop1_carry_i_4_n_0 : STD_LOGIC;
  signal equa31_relop1_carry_n_0 : STD_LOGIC;
  signal equa31_relop1_carry_n_1 : STD_LOGIC;
  signal equa31_relop1_carry_n_2 : STD_LOGIC;
  signal equa31_relop1_carry_n_3 : STD_LOGIC;
  signal equa7_relop1 : STD_LOGIC;
  signal equal12_relop1 : STD_LOGIC;
  signal \equal12_relop1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \equal12_relop1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \equal12_relop1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \equal12_relop1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \equal12_relop1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \equal12_relop1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \equal12_relop1_carry__0_n_2\ : STD_LOGIC;
  signal \equal12_relop1_carry__0_n_3\ : STD_LOGIC;
  signal equal12_relop1_carry_i_1_n_0 : STD_LOGIC;
  signal equal12_relop1_carry_i_2_n_0 : STD_LOGIC;
  signal equal12_relop1_carry_i_3_n_0 : STD_LOGIC;
  signal equal12_relop1_carry_i_4_n_0 : STD_LOGIC;
  signal equal12_relop1_carry_i_5_n_0 : STD_LOGIC;
  signal equal12_relop1_carry_i_6_n_0 : STD_LOGIC;
  signal equal12_relop1_carry_i_7_n_0 : STD_LOGIC;
  signal equal12_relop1_carry_i_8_n_0 : STD_LOGIC;
  signal equal12_relop1_carry_n_0 : STD_LOGIC;
  signal equal12_relop1_carry_n_1 : STD_LOGIC;
  signal equal12_relop1_carry_n_2 : STD_LOGIC;
  signal equal12_relop1_carry_n_3 : STD_LOGIC;
  signal equal13_relop1 : STD_LOGIC;
  signal \equal13_relop1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal equal13_relop1_carry_i_1_n_0 : STD_LOGIC;
  signal equal13_relop1_carry_i_2_n_0 : STD_LOGIC;
  signal equal13_relop1_carry_i_3_n_0 : STD_LOGIC;
  signal equal13_relop1_carry_i_4_n_0 : STD_LOGIC;
  signal equal13_relop1_carry_n_0 : STD_LOGIC;
  signal equal13_relop1_carry_n_1 : STD_LOGIC;
  signal equal13_relop1_carry_n_2 : STD_LOGIC;
  signal equal13_relop1_carry_n_3 : STD_LOGIC;
  signal equal14_relop1 : STD_LOGIC;
  signal \equal14_relop1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal equal14_relop1_carry_i_1_n_0 : STD_LOGIC;
  signal equal14_relop1_carry_i_2_n_0 : STD_LOGIC;
  signal equal14_relop1_carry_i_3_n_0 : STD_LOGIC;
  signal equal14_relop1_carry_i_4_n_0 : STD_LOGIC;
  signal equal14_relop1_carry_n_0 : STD_LOGIC;
  signal equal14_relop1_carry_n_1 : STD_LOGIC;
  signal equal14_relop1_carry_n_2 : STD_LOGIC;
  signal equal14_relop1_carry_n_3 : STD_LOGIC;
  signal equal25_relop1 : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_8_n_1\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_n_2\ : STD_LOGIC;
  signal \equal25_relop1_carry__0_n_3\ : STD_LOGIC;
  signal equal25_relop1_carry_i_10_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_10_n_1 : STD_LOGIC;
  signal equal25_relop1_carry_i_10_n_2 : STD_LOGIC;
  signal equal25_relop1_carry_i_10_n_3 : STD_LOGIC;
  signal equal25_relop1_carry_i_11_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_12_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_13_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_14_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_15_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_16_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_17_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_1_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_2_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_3_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_4_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_5_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_6_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_7_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_8_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_9_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_i_9_n_1 : STD_LOGIC;
  signal equal25_relop1_carry_i_9_n_2 : STD_LOGIC;
  signal equal25_relop1_carry_i_9_n_3 : STD_LOGIC;
  signal equal25_relop1_carry_n_0 : STD_LOGIC;
  signal equal25_relop1_carry_n_1 : STD_LOGIC;
  signal equal25_relop1_carry_n_2 : STD_LOGIC;
  signal equal25_relop1_carry_n_3 : STD_LOGIC;
  signal fifo_rd_ack_i_10_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_11_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_12_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_13_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_14_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_15_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_16_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_17_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_18_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_19_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_20_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_21_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_3_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_4_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_5_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_8_n_0 : STD_LOGIC;
  signal fifo_rd_ack_i_9_n_0 : STD_LOGIC;
  signal fifo_rd_ack_reg_i_6_n_2 : STD_LOGIC;
  signal fifo_rd_ack_reg_i_6_n_3 : STD_LOGIC;
  signal fifo_rd_ack_reg_i_7_n_0 : STD_LOGIC;
  signal fifo_rd_ack_reg_i_7_n_1 : STD_LOGIC;
  signal fifo_rd_ack_reg_i_7_n_2 : STD_LOGIC;
  signal fifo_rd_ack_reg_i_7_n_3 : STD_LOGIC;
  signal first_pixel_en_delay : STD_LOGIC;
  signal freeze : STD_LOGIC;
  signal freeze_delay : STD_LOGIC;
  signal hlength_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal hlength_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal hlength_buf_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \hlength_buf_1_carry__0_n_0\ : STD_LOGIC;
  signal \hlength_buf_1_carry__0_n_1\ : STD_LOGIC;
  signal \hlength_buf_1_carry__0_n_2\ : STD_LOGIC;
  signal \hlength_buf_1_carry__0_n_3\ : STD_LOGIC;
  signal \hlength_buf_1_carry__1_n_0\ : STD_LOGIC;
  signal \hlength_buf_1_carry__1_n_1\ : STD_LOGIC;
  signal \hlength_buf_1_carry__1_n_2\ : STD_LOGIC;
  signal \hlength_buf_1_carry__1_n_3\ : STD_LOGIC;
  signal hlength_buf_1_carry_n_0 : STD_LOGIC;
  signal hlength_buf_1_carry_n_1 : STD_LOGIC;
  signal hlength_buf_1_carry_n_2 : STD_LOGIC;
  signal hlength_buf_1_carry_n_3 : STD_LOGIC;
  signal larger1_relop1 : STD_LOGIC;
  signal \larger1_relop1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \larger1_relop1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \larger1_relop1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \larger1_relop1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \larger1_relop1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \larger1_relop1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \larger1_relop1_carry__0_n_2\ : STD_LOGIC;
  signal \larger1_relop1_carry__0_n_3\ : STD_LOGIC;
  signal larger1_relop1_carry_i_1_n_0 : STD_LOGIC;
  signal larger1_relop1_carry_i_2_n_0 : STD_LOGIC;
  signal larger1_relop1_carry_i_3_n_0 : STD_LOGIC;
  signal larger1_relop1_carry_i_4_n_0 : STD_LOGIC;
  signal larger1_relop1_carry_i_5_n_0 : STD_LOGIC;
  signal larger1_relop1_carry_i_6_n_0 : STD_LOGIC;
  signal larger1_relop1_carry_i_7_n_0 : STD_LOGIC;
  signal larger1_relop1_carry_i_8_n_0 : STD_LOGIC;
  signal larger1_relop1_carry_n_0 : STD_LOGIC;
  signal larger1_relop1_carry_n_1 : STD_LOGIC;
  signal larger1_relop1_carry_n_2 : STD_LOGIC;
  signal larger1_relop1_carry_n_3 : STD_LOGIC;
  signal less1_relop1 : STD_LOGIC;
  signal less2_relop1 : STD_LOGIC;
  signal line_counter : STD_LOGIC;
  signal line_counter0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal line_counter1 : STD_LOGIC;
  signal \line_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \line_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \line_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal \line_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \line_counter_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \line_counter_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \line_counter_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \line_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \line_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \line_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \line_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \line_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \line_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \line_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \line_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \line_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal numoflines_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal numofpixels_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal pixel_counter : STD_LOGIC;
  signal pixel_counter0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \pixel_counter[12]_i_10_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_11_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_12_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_13_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_14_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_16_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_17_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_18_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_19_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_20_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_21_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_22_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_23_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_24_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_25_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_26_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_27_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_28_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_29_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_30_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_31_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_32_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_33_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_34_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_35_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_36_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_37_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_38_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_9_n_0\ : STD_LOGIC;
  signal pixel_counter_1 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \pixel_counter_reg[12]_i_15_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_15_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_15_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_15_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_7_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_7_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_7_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_8_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_8_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \pixel_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal valid_2_i_3_n_0 : STD_LOGIC;
  signal valid_2_i_4_n_0 : STD_LOGIC;
  signal valid_output : STD_LOGIC;
  signal valid_reg : STD_LOGIC;
  signal vlength_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal vlength_buf_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \vlength_buf_1_carry__0_n_0\ : STD_LOGIC;
  signal \vlength_buf_1_carry__0_n_1\ : STD_LOGIC;
  signal \vlength_buf_1_carry__0_n_2\ : STD_LOGIC;
  signal \vlength_buf_1_carry__0_n_3\ : STD_LOGIC;
  signal \vlength_buf_1_carry__1_n_0\ : STD_LOGIC;
  signal \vlength_buf_1_carry__1_n_1\ : STD_LOGIC;
  signal \vlength_buf_1_carry__1_n_2\ : STD_LOGIC;
  signal \vlength_buf_1_carry__1_n_3\ : STD_LOGIC;
  signal vlength_buf_1_carry_n_0 : STD_LOGIC;
  signal vlength_buf_1_carry_n_1 : STD_LOGIC;
  signal vlength_buf_1_carry_n_2 : STD_LOGIC;
  signal vlength_buf_1_carry_n_3 : STD_LOGIC;
  signal vstart_output : STD_LOGIC;
  signal \NLW_data_out_2_reg[23]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_2_reg[23]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_out_2_reg[23]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_equa19_relop1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_equa19_relop1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_equa19_relop1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_equa19_relop1_carry__0_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_equa21_relop1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_equa21_relop1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_equa21_relop1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_equa26_relop1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_equa26_relop1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_equa26_relop1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_equa28_relop1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_equa28_relop1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_equa28_relop1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_equa31_relop1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_equa31_relop1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_equa31_relop1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_equal12_relop1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_equal12_relop1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_equal12_relop1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_equal13_relop1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_equal13_relop1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_equal13_relop1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_equal14_relop1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_equal14_relop1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_equal14_relop1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_equal25_relop1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_equal25_relop1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_equal25_relop1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_equal25_relop1_carry__0_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_equal25_relop1_carry__0_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fifo_rd_ack_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_fifo_rd_ack_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_rd_ack_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hlength_buf_1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hlength_buf_1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_larger1_relop1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_larger1_relop1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_larger1_relop1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_line_counter_reg[12]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_counter_reg[12]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_counter_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_counter_reg[12]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_counter_reg[12]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_counter_reg[12]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_counter_reg[12]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pixel_counter_reg[12]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vlength_buf_1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vlength_buf_1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_out_2_reg[23]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_out_2_reg[23]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of equa19_relop1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \equa19_relop1_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \equa19_relop1_carry__0_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of equa19_relop1_carry_i_10 : label is 35;
  attribute ADDER_THRESHOLD of equa19_relop1_carry_i_9 : label is 35;
  attribute COMPARATOR_THRESHOLD of equal12_relop1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \equal12_relop1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of equal25_relop1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \equal25_relop1_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \equal25_relop1_carry__0_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \equal25_relop1_carry__0_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of equal25_relop1_carry_i_10 : label is 35;
  attribute ADDER_THRESHOLD of equal25_relop1_carry_i_9 : label is 35;
  attribute COMPARATOR_THRESHOLD of fifo_rd_ack_reg_i_6 : label is 11;
  attribute COMPARATOR_THRESHOLD of fifo_rd_ack_reg_i_7 : label is 11;
  attribute ADDER_THRESHOLD of hlength_buf_1_carry : label is 35;
  attribute ADDER_THRESHOLD of \hlength_buf_1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \hlength_buf_1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \hlength_buf_1_carry__2\ : label is 35;
  attribute COMPARATOR_THRESHOLD of larger1_relop1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \larger1_relop1_carry__0\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \line_counter[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \line_counter[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \line_counter[11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \line_counter[12]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \line_counter[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \line_counter[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \line_counter[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \line_counter[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \line_counter[5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \line_counter[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \line_counter[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \line_counter[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \line_counter[9]_i_1\ : label is "soft_lutpair54";
  attribute ADDER_THRESHOLD of \line_counter_reg[12]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \line_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \line_counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \pixel_counter[10]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pixel_counter[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pixel_counter[12]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pixel_counter[12]_i_22\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pixel_counter[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pixel_counter[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pixel_counter[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pixel_counter[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pixel_counter[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pixel_counter[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pixel_counter[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pixel_counter[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pixel_counter[9]_i_1\ : label is "soft_lutpair48";
  attribute COMPARATOR_THRESHOLD of \pixel_counter_reg[12]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pixel_counter_reg[12]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pixel_counter_reg[12]_i_4\ : label is 11;
  attribute ADDER_THRESHOLD of \pixel_counter_reg[12]_i_7\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \pixel_counter_reg[12]_i_8\ : label is 11;
  attribute ADDER_THRESHOLD of \pixel_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pixel_counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of valid_2_i_2 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of valid_2_i_5 : label is "soft_lutpair43";
  attribute ADDER_THRESHOLD of vlength_buf_1_carry : label is 35;
  attribute ADDER_THRESHOLD of \vlength_buf_1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \vlength_buf_1_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \vlength_buf_1_carry__2\ : label is 35;
begin
  \data_buf_delay_1_reg[23]_0\(23 downto 0) <= \^data_buf_delay_1_reg[23]_0\(23 downto 0);
cond10_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => cond54,
      Q => vstart_output
    );
\data_buf_delay_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(0),
      Q => \^data_buf_delay_1_reg[23]_0\(0)
    );
\data_buf_delay_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(10),
      Q => \^data_buf_delay_1_reg[23]_0\(10)
    );
\data_buf_delay_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(11),
      Q => \^data_buf_delay_1_reg[23]_0\(11)
    );
\data_buf_delay_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(12),
      Q => \^data_buf_delay_1_reg[23]_0\(12)
    );
\data_buf_delay_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(13),
      Q => \^data_buf_delay_1_reg[23]_0\(13)
    );
\data_buf_delay_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(14),
      Q => \^data_buf_delay_1_reg[23]_0\(14)
    );
\data_buf_delay_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(15),
      Q => \^data_buf_delay_1_reg[23]_0\(15)
    );
\data_buf_delay_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(16),
      Q => \^data_buf_delay_1_reg[23]_0\(16)
    );
\data_buf_delay_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(17),
      Q => \^data_buf_delay_1_reg[23]_0\(17)
    );
\data_buf_delay_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(18),
      Q => \^data_buf_delay_1_reg[23]_0\(18)
    );
\data_buf_delay_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(19),
      Q => \^data_buf_delay_1_reg[23]_0\(19)
    );
\data_buf_delay_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(1),
      Q => \^data_buf_delay_1_reg[23]_0\(1)
    );
\data_buf_delay_1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(20),
      Q => \^data_buf_delay_1_reg[23]_0\(20)
    );
\data_buf_delay_1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(21),
      Q => \^data_buf_delay_1_reg[23]_0\(21)
    );
\data_buf_delay_1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(22),
      Q => \^data_buf_delay_1_reg[23]_0\(22)
    );
\data_buf_delay_1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(23),
      Q => \^data_buf_delay_1_reg[23]_0\(23)
    );
\data_buf_delay_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(2),
      Q => \^data_buf_delay_1_reg[23]_0\(2)
    );
\data_buf_delay_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(3),
      Q => \^data_buf_delay_1_reg[23]_0\(3)
    );
\data_buf_delay_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(4),
      Q => \^data_buf_delay_1_reg[23]_0\(4)
    );
\data_buf_delay_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(5),
      Q => \^data_buf_delay_1_reg[23]_0\(5)
    );
\data_buf_delay_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(6),
      Q => \^data_buf_delay_1_reg[23]_0\(6)
    );
\data_buf_delay_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(7),
      Q => \^data_buf_delay_1_reg[23]_0\(7)
    );
\data_buf_delay_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(8),
      Q => \^data_buf_delay_1_reg[23]_0\(8)
    );
\data_buf_delay_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(9),
      Q => \^data_buf_delay_1_reg[23]_0\(9)
    );
\data_out_2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(0),
      I1 => data_reg(0),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(0)
    );
\data_out_2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(10),
      I1 => data_reg(10),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(10)
    );
\data_out_2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(11),
      I1 => data_reg(11),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(11)
    );
\data_out_2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(12),
      I1 => data_reg(12),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(12)
    );
\data_out_2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(13),
      I1 => data_reg(13),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(13)
    );
\data_out_2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(14),
      I1 => data_reg(14),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(14)
    );
\data_out_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(15),
      I1 => data_reg(15),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(15)
    );
\data_out_2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(16),
      I1 => data_reg(16),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(16)
    );
\data_out_2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(17),
      I1 => data_reg(17),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(17)
    );
\data_out_2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(18),
      I1 => data_reg(18),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(18)
    );
\data_out_2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(19),
      I1 => data_reg(19),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(19)
    );
\data_out_2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(1),
      I1 => data_reg(1),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(1)
    );
\data_out_2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(20),
      I1 => data_reg(20),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(20)
    );
\data_out_2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(21),
      I1 => data_reg(21),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(21)
    );
\data_out_2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(22),
      I1 => data_reg(22),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(22)
    );
\data_out_2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(23),
      I1 => data_reg(23),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(23)
    );
\data_out_2[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[10]\,
      I1 => \pixel_counter_reg_n_0_[12]\,
      I2 => \pixel_counter_reg_n_0_[8]\,
      I3 => \pixel_counter_reg_n_0_[11]\,
      O => \data_out_2[23]_i_10_n_0\
    );
\data_out_2[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => numofpixels_1(12),
      I1 => \pixel_counter_reg_n_0_[12]\,
      O => \data_out_2[23]_i_12_n_0\
    );
\data_out_2[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numofpixels_1(10),
      I1 => \pixel_counter_reg_n_0_[10]\,
      I2 => \pixel_counter_reg_n_0_[11]\,
      I3 => numofpixels_1(11),
      O => \data_out_2[23]_i_13_n_0\
    );
\data_out_2[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numofpixels_1(8),
      I1 => \pixel_counter_reg_n_0_[8]\,
      I2 => \pixel_counter_reg_n_0_[9]\,
      I3 => numofpixels_1(9),
      O => \data_out_2[23]_i_14_n_0\
    );
\data_out_2[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => numofpixels_1(12),
      O => \data_out_2[23]_i_15_n_0\
    );
\data_out_2[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[11]\,
      I1 => numofpixels_1(11),
      I2 => numofpixels_1(10),
      I3 => \pixel_counter_reg_n_0_[10]\,
      O => \data_out_2[23]_i_16_n_0\
    );
\data_out_2[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[9]\,
      I1 => numofpixels_1(9),
      I2 => numofpixels_1(8),
      I3 => \pixel_counter_reg_n_0_[8]\,
      O => \data_out_2[23]_i_17_n_0\
    );
\data_out_2[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \line_counter_reg_n_0_[11]\,
      I1 => \line_counter_reg_n_0_[12]\,
      I2 => \line_counter_reg_n_0_[4]\,
      I3 => \line_counter_reg_n_0_[6]\,
      O => \data_out_2[23]_i_18_n_0\
    );
\data_out_2[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numofpixels_1(6),
      I1 => \pixel_counter_reg_n_0_[6]\,
      I2 => \pixel_counter_reg_n_0_[7]\,
      I3 => numofpixels_1(7),
      O => \data_out_2[23]_i_19_n_0\
    );
\data_out_2[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => equal14_relop1,
      I1 => equal13_relop1,
      I2 => equa28_relop1,
      I3 => equa31_relop1,
      I4 => valid_reg,
      I5 => vstart_output,
      O => \data_out_2[23]_i_2_n_0\
    );
\data_out_2[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numofpixels_1(4),
      I1 => \pixel_counter_reg_n_0_[4]\,
      I2 => \pixel_counter_reg_n_0_[5]\,
      I3 => numofpixels_1(5),
      O => \data_out_2[23]_i_20_n_0\
    );
\data_out_2[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numofpixels_1(2),
      I1 => \pixel_counter_reg_n_0_[2]\,
      I2 => \pixel_counter_reg_n_0_[3]\,
      I3 => numofpixels_1(3),
      O => \data_out_2[23]_i_21_n_0\
    );
\data_out_2[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numofpixels_1(0),
      I1 => \pixel_counter_reg_n_0_[0]\,
      I2 => \pixel_counter_reg_n_0_[1]\,
      I3 => numofpixels_1(1),
      O => \data_out_2[23]_i_22_n_0\
    );
\data_out_2[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[7]\,
      I1 => numofpixels_1(7),
      I2 => numofpixels_1(6),
      I3 => \pixel_counter_reg_n_0_[6]\,
      O => \data_out_2[23]_i_23_n_0\
    );
\data_out_2[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[5]\,
      I1 => numofpixels_1(5),
      I2 => numofpixels_1(4),
      I3 => \pixel_counter_reg_n_0_[4]\,
      O => \data_out_2[23]_i_24_n_0\
    );
\data_out_2[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[3]\,
      I1 => numofpixels_1(3),
      I2 => numofpixels_1(2),
      I3 => \pixel_counter_reg_n_0_[2]\,
      O => \data_out_2[23]_i_25_n_0\
    );
\data_out_2[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(1),
      I1 => \pixel_counter_reg_n_0_[1]\,
      I2 => \pixel_counter_reg_n_0_[0]\,
      I3 => numofpixels_1(0),
      O => \data_out_2[23]_i_26_n_0\
    );
\data_out_2[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => out_valid,
      I2 => cond58,
      I3 => \cond7__8\,
      O => \data_out_2[23]_i_3_n_0\
    );
\data_out_2[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020000000"
    )
        port map (
      I0 => valid_reg,
      I1 => larger1_relop1,
      I2 => \data_out_2[23]_i_6_n_0\,
      I3 => equa7_relop1,
      I4 => cond26,
      I5 => \line_counter_reg_n_0_[0]\,
      O => \data_out_2[23]_i_4_n_0\
    );
\data_out_2[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => larger1_relop1,
      I1 => stream_in_user_valid,
      I2 => \cond7__8\,
      I3 => cond26,
      O => \cond27__10\
    );
\data_out_2[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_2[23]_i_9_n_0\,
      I1 => \pixel_counter_reg_n_0_[6]\,
      I2 => \pixel_counter_reg_n_0_[9]\,
      I3 => \pixel_counter_reg_n_0_[1]\,
      I4 => \pixel_counter_reg_n_0_[7]\,
      I5 => \data_out_2[23]_i_10_n_0\,
      O => \data_out_2[23]_i_6_n_0\
    );
\data_out_2[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \line_counter[12]_i_6_n_0\,
      I1 => \line_counter_reg_n_0_[2]\,
      I2 => \line_counter_reg_n_0_[5]\,
      I3 => \line_counter_reg_n_0_[1]\,
      I4 => \line_counter_reg_n_0_[3]\,
      I5 => \data_out_2[23]_i_18_n_0\,
      O => cond26
    );
\data_out_2[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[5]\,
      I1 => \pixel_counter_reg_n_0_[4]\,
      I2 => \pixel_counter_reg_n_0_[3]\,
      I3 => \pixel_counter_reg_n_0_[2]\,
      O => \data_out_2[23]_i_9_n_0\
    );
\data_out_2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(2),
      I1 => data_reg(2),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(2)
    );
\data_out_2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(3),
      I1 => data_reg(3),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(3)
    );
\data_out_2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(4),
      I1 => data_reg(4),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(4)
    );
\data_out_2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(5),
      I1 => data_reg(5),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(5)
    );
\data_out_2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(6),
      I1 => data_reg(6),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(6)
    );
\data_out_2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(7),
      I1 => data_reg(7),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(7)
    );
\data_out_2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(8),
      I1 => data_reg(8),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(8)
    );
\data_out_2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC0"
    )
        port map (
      I0 => \^data_buf_delay_1_reg[23]_0\(9),
      I1 => data_reg(9),
      I2 => \data_out_2[23]_i_2_n_0\,
      I3 => \data_out_2[23]_i_3_n_0\,
      I4 => \data_out_2[23]_i_4_n_0\,
      I5 => \cond27__10\,
      O => data_out_output(9)
    );
\data_out_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(0),
      Q => \data_out_2_reg[23]_0\(0)
    );
\data_out_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(10),
      Q => \data_out_2_reg[23]_0\(10)
    );
\data_out_2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(11),
      Q => \data_out_2_reg[23]_0\(11)
    );
\data_out_2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(12),
      Q => \data_out_2_reg[23]_0\(12)
    );
\data_out_2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(13),
      Q => \data_out_2_reg[23]_0\(13)
    );
\data_out_2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(14),
      Q => \data_out_2_reg[23]_0\(14)
    );
\data_out_2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(15),
      Q => \data_out_2_reg[23]_0\(15)
    );
\data_out_2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(16),
      Q => \data_out_2_reg[23]_0\(16)
    );
\data_out_2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(17),
      Q => \data_out_2_reg[23]_0\(17)
    );
\data_out_2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(18),
      Q => \data_out_2_reg[23]_0\(18)
    );
\data_out_2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(19),
      Q => \data_out_2_reg[23]_0\(19)
    );
\data_out_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(1),
      Q => \data_out_2_reg[23]_0\(1)
    );
\data_out_2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(20),
      Q => \data_out_2_reg[23]_0\(20)
    );
\data_out_2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(21),
      Q => \data_out_2_reg[23]_0\(21)
    );
\data_out_2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(22),
      Q => \data_out_2_reg[23]_0\(22)
    );
\data_out_2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(23),
      Q => \data_out_2_reg[23]_0\(23)
    );
\data_out_2_reg[23]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out_2_reg[23]_i_11_n_0\,
      CO(2) => \data_out_2_reg[23]_i_11_n_1\,
      CO(1) => \data_out_2_reg[23]_i_11_n_2\,
      CO(0) => \data_out_2_reg[23]_i_11_n_3\,
      CYINIT => '1',
      DI(3) => \data_out_2[23]_i_19_n_0\,
      DI(2) => \data_out_2[23]_i_20_n_0\,
      DI(1) => \data_out_2[23]_i_21_n_0\,
      DI(0) => \data_out_2[23]_i_22_n_0\,
      O(3 downto 0) => \NLW_data_out_2_reg[23]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_out_2[23]_i_23_n_0\,
      S(2) => \data_out_2[23]_i_24_n_0\,
      S(1) => \data_out_2[23]_i_25_n_0\,
      S(0) => \data_out_2[23]_i_26_n_0\
    );
\data_out_2_reg[23]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_out_2_reg[23]_i_11_n_0\,
      CO(3) => \NLW_data_out_2_reg[23]_i_7_CO_UNCONNECTED\(3),
      CO(2) => equa7_relop1,
      CO(1) => \data_out_2_reg[23]_i_7_n_2\,
      CO(0) => \data_out_2_reg[23]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_out_2[23]_i_12_n_0\,
      DI(1) => \data_out_2[23]_i_13_n_0\,
      DI(0) => \data_out_2[23]_i_14_n_0\,
      O(3 downto 0) => \NLW_data_out_2_reg[23]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \data_out_2[23]_i_15_n_0\,
      S(1) => \data_out_2[23]_i_16_n_0\,
      S(0) => \data_out_2[23]_i_17_n_0\
    );
\data_out_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(2),
      Q => \data_out_2_reg[23]_0\(2)
    );
\data_out_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(3),
      Q => \data_out_2_reg[23]_0\(3)
    );
\data_out_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(4),
      Q => \data_out_2_reg[23]_0\(4)
    );
\data_out_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(5),
      Q => \data_out_2_reg[23]_0\(5)
    );
\data_out_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(6),
      Q => \data_out_2_reg[23]_0\(6)
    );
\data_out_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(7),
      Q => \data_out_2_reg[23]_0\(7)
    );
\data_out_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(8),
      Q => \data_out_2_reg[23]_0\(8)
    );
\data_out_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => data_out_output(9),
      Q => \data_out_2_reg[23]_0\(9)
    );
\data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(0),
      Q => data_reg(0)
    );
\data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(10),
      Q => data_reg(10)
    );
\data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(11),
      Q => data_reg(11)
    );
\data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(12),
      Q => data_reg(12)
    );
\data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(13),
      Q => data_reg(13)
    );
\data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(14),
      Q => data_reg(14)
    );
\data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(15),
      Q => data_reg(15)
    );
\data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(16),
      Q => data_reg(16)
    );
\data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(17),
      Q => data_reg(17)
    );
\data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(18),
      Q => data_reg(18)
    );
\data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(19),
      Q => data_reg(19)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(1),
      Q => data_reg(1)
    );
\data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(20),
      Q => data_reg(20)
    );
\data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(21),
      Q => data_reg(21)
    );
\data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(22),
      Q => data_reg(22)
    );
\data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(23),
      Q => data_reg(23)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(2),
      Q => data_reg(2)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(3),
      Q => data_reg(3)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(4),
      Q => data_reg(4)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(5),
      Q => data_reg(5)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(6),
      Q => data_reg(6)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(7),
      Q => data_reg(7)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(8),
      Q => data_reg(8)
    );
\data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \data_reg_reg[23]_0\(9),
      Q => data_reg(9)
    );
equa19_relop1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => equa19_relop1_carry_n_0,
      CO(2) => equa19_relop1_carry_n_1,
      CO(1) => equa19_relop1_carry_n_2,
      CO(0) => equa19_relop1_carry_n_3,
      CYINIT => '0',
      DI(3) => equa19_relop1_carry_i_1_n_0,
      DI(2) => equa19_relop1_carry_i_2_n_0,
      DI(1) => equa19_relop1_carry_i_3_n_0,
      DI(0) => equa19_relop1_carry_i_4_n_0,
      O(3 downto 0) => NLW_equa19_relop1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => equa19_relop1_carry_i_5_n_0,
      S(2) => equa19_relop1_carry_i_6_n_0,
      S(1) => equa19_relop1_carry_i_7_n_0,
      S(0) => equa19_relop1_carry_i_8_n_0
    );
\equa19_relop1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => equa19_relop1_carry_n_0,
      CO(3) => \NLW_equa19_relop1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => equa19_relop1,
      CO(1) => \equa19_relop1_carry__0_n_2\,
      CO(0) => \equa19_relop1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \equa19_relop1_carry__0_i_1_n_0\,
      DI(1) => \equa19_relop1_carry__0_i_2_n_0\,
      DI(0) => \equa19_relop1_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_equa19_relop1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \equa19_relop1_carry__0_i_4_n_0\,
      S(1) => \equa19_relop1_carry__0_i_5_n_0\,
      S(0) => \equa19_relop1_carry__0_i_6_n_0\
    );
\equa19_relop1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pixel_counter_1(12),
      I1 => \pixel_counter_reg_n_0_[12]\,
      O => \equa19_relop1_carry__0_i_1_n_0\
    );
\equa19_relop1_carry__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(10),
      O => \equa19_relop1_carry__0_i_10_n_0\
    );
\equa19_relop1_carry__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(9),
      O => \equa19_relop1_carry__0_i_11_n_0\
    );
\equa19_relop1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_counter_1(10),
      I1 => \pixel_counter_reg_n_0_[10]\,
      I2 => \pixel_counter_reg_n_0_[11]\,
      I3 => pixel_counter_1(11),
      O => \equa19_relop1_carry__0_i_2_n_0\
    );
\equa19_relop1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_counter_1(8),
      I1 => \pixel_counter_reg_n_0_[8]\,
      I2 => \pixel_counter_reg_n_0_[9]\,
      I3 => pixel_counter_1(9),
      O => \equa19_relop1_carry__0_i_3_n_0\
    );
\equa19_relop1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => pixel_counter_1(12),
      O => \equa19_relop1_carry__0_i_4_n_0\
    );
\equa19_relop1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[10]\,
      I1 => pixel_counter_1(10),
      I2 => \pixel_counter_reg_n_0_[11]\,
      I3 => pixel_counter_1(11),
      O => \equa19_relop1_carry__0_i_5_n_0\
    );
\equa19_relop1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[8]\,
      I1 => pixel_counter_1(8),
      I2 => \pixel_counter_reg_n_0_[9]\,
      I3 => pixel_counter_1(9),
      O => \equa19_relop1_carry__0_i_6_n_0\
    );
\equa19_relop1_carry__0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => equa19_relop1_carry_i_9_n_0,
      CO(3) => \NLW_equa19_relop1_carry__0_i_7_CO_UNCONNECTED\(3),
      CO(2) => \equa19_relop1_carry__0_i_7_n_1\,
      CO(1) => \equa19_relop1_carry__0_i_7_n_2\,
      CO(0) => \equa19_relop1_carry__0_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => numofpixels_1(11 downto 9),
      O(3 downto 0) => pixel_counter_1(12 downto 9),
      S(3) => \equa19_relop1_carry__0_i_8_n_0\,
      S(2) => \equa19_relop1_carry__0_i_9_n_0\,
      S(1) => \equa19_relop1_carry__0_i_10_n_0\,
      S(0) => \equa19_relop1_carry__0_i_11_n_0\
    );
\equa19_relop1_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(12),
      O => \equa19_relop1_carry__0_i_8_n_0\
    );
\equa19_relop1_carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(11),
      O => \equa19_relop1_carry__0_i_9_n_0\
    );
equa19_relop1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_counter_1(6),
      I1 => \pixel_counter_reg_n_0_[6]\,
      I2 => \pixel_counter_reg_n_0_[7]\,
      I3 => pixel_counter_1(7),
      O => equa19_relop1_carry_i_1_n_0
    );
equa19_relop1_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => equa19_relop1_carry_i_10_n_0,
      CO(2) => equa19_relop1_carry_i_10_n_1,
      CO(1) => equa19_relop1_carry_i_10_n_2,
      CO(0) => equa19_relop1_carry_i_10_n_3,
      CYINIT => numofpixels_1(0),
      DI(3 downto 0) => numofpixels_1(4 downto 1),
      O(3 downto 0) => pixel_counter_1(4 downto 1),
      S(3) => equa19_relop1_carry_i_15_n_0,
      S(2) => equa19_relop1_carry_i_16_n_0,
      S(1) => equa19_relop1_carry_i_17_n_0,
      S(0) => equa19_relop1_carry_i_18_n_0
    );
equa19_relop1_carry_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(8),
      O => equa19_relop1_carry_i_11_n_0
    );
equa19_relop1_carry_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(7),
      O => equa19_relop1_carry_i_12_n_0
    );
equa19_relop1_carry_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(6),
      O => equa19_relop1_carry_i_13_n_0
    );
equa19_relop1_carry_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(5),
      O => equa19_relop1_carry_i_14_n_0
    );
equa19_relop1_carry_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(4),
      O => equa19_relop1_carry_i_15_n_0
    );
equa19_relop1_carry_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(3),
      O => equa19_relop1_carry_i_16_n_0
    );
equa19_relop1_carry_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(2),
      O => equa19_relop1_carry_i_17_n_0
    );
equa19_relop1_carry_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => numofpixels_1(1),
      O => equa19_relop1_carry_i_18_n_0
    );
equa19_relop1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_counter_1(4),
      I1 => \pixel_counter_reg_n_0_[4]\,
      I2 => \pixel_counter_reg_n_0_[5]\,
      I3 => pixel_counter_1(5),
      O => equa19_relop1_carry_i_2_n_0
    );
equa19_relop1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_counter_1(2),
      I1 => \pixel_counter_reg_n_0_[2]\,
      I2 => \pixel_counter_reg_n_0_[3]\,
      I3 => pixel_counter_1(3),
      O => equa19_relop1_carry_i_3_n_0
    );
equa19_relop1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => numofpixels_1(0),
      I1 => \pixel_counter_reg_n_0_[0]\,
      I2 => \pixel_counter_reg_n_0_[1]\,
      I3 => pixel_counter_1(1),
      O => equa19_relop1_carry_i_4_n_0
    );
equa19_relop1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[6]\,
      I1 => pixel_counter_1(6),
      I2 => \pixel_counter_reg_n_0_[7]\,
      I3 => pixel_counter_1(7),
      O => equa19_relop1_carry_i_5_n_0
    );
equa19_relop1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[4]\,
      I1 => pixel_counter_1(4),
      I2 => \pixel_counter_reg_n_0_[5]\,
      I3 => pixel_counter_1(5),
      O => equa19_relop1_carry_i_6_n_0
    );
equa19_relop1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[2]\,
      I1 => pixel_counter_1(2),
      I2 => \pixel_counter_reg_n_0_[3]\,
      I3 => pixel_counter_1(3),
      O => equa19_relop1_carry_i_7_n_0
    );
equa19_relop1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[0]\,
      I1 => numofpixels_1(0),
      I2 => \pixel_counter_reg_n_0_[1]\,
      I3 => pixel_counter_1(1),
      O => equa19_relop1_carry_i_8_n_0
    );
equa19_relop1_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => equa19_relop1_carry_i_10_n_0,
      CO(3) => equa19_relop1_carry_i_9_n_0,
      CO(2) => equa19_relop1_carry_i_9_n_1,
      CO(1) => equa19_relop1_carry_i_9_n_2,
      CO(0) => equa19_relop1_carry_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => numofpixels_1(8 downto 5),
      O(3 downto 0) => pixel_counter_1(8 downto 5),
      S(3) => equa19_relop1_carry_i_11_n_0,
      S(2) => equa19_relop1_carry_i_12_n_0,
      S(1) => equa19_relop1_carry_i_13_n_0,
      S(0) => equa19_relop1_carry_i_14_n_0
    );
equa21_relop1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => equa21_relop1_carry_n_0,
      CO(2) => equa21_relop1_carry_n_1,
      CO(1) => equa21_relop1_carry_n_2,
      CO(0) => equa21_relop1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_equa21_relop1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => equa21_relop1_carry_i_1_n_0,
      S(2) => equa21_relop1_carry_i_2_n_0,
      S(1) => equa21_relop1_carry_i_3_n_0,
      S(0) => equa21_relop1_carry_i_4_n_0
    );
\equa21_relop1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => equa21_relop1_carry_n_0,
      CO(3 downto 1) => \NLW_equa21_relop1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => equa21_relop1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_equa21_relop1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \equa21_relop1_carry__0_i_1_n_0\
    );
\equa21_relop1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pixel_counter_1(12),
      I1 => \pixel_counter_reg_n_0_[12]\,
      O => \equa21_relop1_carry__0_i_1_n_0\
    );
equa21_relop1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pixel_counter_1(11),
      I1 => \pixel_counter_reg_n_0_[11]\,
      I2 => pixel_counter_1(10),
      I3 => \pixel_counter_reg_n_0_[10]\,
      I4 => \pixel_counter_reg_n_0_[9]\,
      I5 => pixel_counter_1(9),
      O => equa21_relop1_carry_i_1_n_0
    );
equa21_relop1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pixel_counter_1(8),
      I1 => \pixel_counter_reg_n_0_[8]\,
      I2 => pixel_counter_1(7),
      I3 => \pixel_counter_reg_n_0_[7]\,
      I4 => \pixel_counter_reg_n_0_[6]\,
      I5 => pixel_counter_1(6),
      O => equa21_relop1_carry_i_2_n_0
    );
equa21_relop1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pixel_counter_1(5),
      I1 => \pixel_counter_reg_n_0_[5]\,
      I2 => pixel_counter_1(4),
      I3 => \pixel_counter_reg_n_0_[4]\,
      I4 => \pixel_counter_reg_n_0_[3]\,
      I5 => pixel_counter_1(3),
      O => equa21_relop1_carry_i_3_n_0
    );
equa21_relop1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => pixel_counter_1(2),
      I1 => \pixel_counter_reg_n_0_[2]\,
      I2 => numofpixels_1(0),
      I3 => \pixel_counter_reg_n_0_[0]\,
      I4 => \pixel_counter_reg_n_0_[1]\,
      I5 => pixel_counter_1(1),
      O => equa21_relop1_carry_i_4_n_0
    );
equa26_relop1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => equa26_relop1_carry_n_0,
      CO(2) => equa26_relop1_carry_n_1,
      CO(1) => equa26_relop1_carry_n_2,
      CO(0) => equa26_relop1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_equa26_relop1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => equa26_relop1_carry_i_1_n_0,
      S(2) => equa26_relop1_carry_i_2_n_0,
      S(1) => equa26_relop1_carry_i_3_n_0,
      S(0) => equa26_relop1_carry_i_4_n_0
    );
\equa26_relop1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => equa26_relop1_carry_n_0,
      CO(3 downto 1) => \NLW_equa26_relop1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => equa26_relop1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_equa26_relop1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \equa26_relop1_carry__0_i_1_n_0\
    );
\equa26_relop1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => numoflines_1(12),
      I1 => \line_counter_reg_n_0_[12]\,
      O => \equa26_relop1_carry__0_i_1_n_0\
    );
equa26_relop1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \line_counter_reg_n_0_[11]\,
      I1 => numoflines_1(11),
      I2 => \line_counter_reg_n_0_[10]\,
      I3 => numoflines_1(10),
      I4 => numoflines_1(9),
      I5 => \line_counter_reg_n_0_[9]\,
      O => equa26_relop1_carry_i_1_n_0
    );
equa26_relop1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \line_counter_reg_n_0_[8]\,
      I1 => numoflines_1(8),
      I2 => \line_counter_reg_n_0_[7]\,
      I3 => numoflines_1(7),
      I4 => numoflines_1(6),
      I5 => \line_counter_reg_n_0_[6]\,
      O => equa26_relop1_carry_i_2_n_0
    );
equa26_relop1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \line_counter_reg_n_0_[5]\,
      I1 => numoflines_1(5),
      I2 => \line_counter_reg_n_0_[4]\,
      I3 => numoflines_1(4),
      I4 => numoflines_1(3),
      I5 => \line_counter_reg_n_0_[3]\,
      O => equa26_relop1_carry_i_3_n_0
    );
equa26_relop1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \line_counter_reg_n_0_[2]\,
      I1 => numoflines_1(2),
      I2 => \line_counter_reg_n_0_[1]\,
      I3 => numoflines_1(1),
      I4 => numoflines_1(0),
      I5 => \line_counter_reg_n_0_[0]\,
      O => equa26_relop1_carry_i_4_n_0
    );
equa28_relop1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => equa28_relop1_carry_n_0,
      CO(2) => equa28_relop1_carry_n_1,
      CO(1) => equa28_relop1_carry_n_2,
      CO(0) => equa28_relop1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_equa28_relop1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => equa28_relop1_carry_i_1_n_0,
      S(2) => equa28_relop1_carry_i_2_n_0,
      S(1) => equa28_relop1_carry_i_3_n_0,
      S(0) => equa28_relop1_carry_i_4_n_0
    );
\equa28_relop1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => equa28_relop1_carry_n_0,
      CO(3 downto 1) => \NLW_equa28_relop1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => equa28_relop1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_equa28_relop1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \equa28_relop1_carry__0_i_1_n_0\
    );
\equa28_relop1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => vlength_1(12),
      I1 => \line_counter_reg_n_0_[12]\,
      O => \equa28_relop1_carry__0_i_1_n_0\
    );
equa28_relop1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \line_counter_reg_n_0_[10]\,
      I1 => vlength_1(10),
      I2 => \line_counter_reg_n_0_[9]\,
      I3 => vlength_1(9),
      I4 => vlength_1(11),
      I5 => \line_counter_reg_n_0_[11]\,
      O => equa28_relop1_carry_i_1_n_0
    );
equa28_relop1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \line_counter_reg_n_0_[7]\,
      I1 => vlength_1(7),
      I2 => \line_counter_reg_n_0_[6]\,
      I3 => vlength_1(6),
      I4 => vlength_1(8),
      I5 => \line_counter_reg_n_0_[8]\,
      O => equa28_relop1_carry_i_2_n_0
    );
equa28_relop1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \line_counter_reg_n_0_[4]\,
      I1 => vlength_1(4),
      I2 => \line_counter_reg_n_0_[3]\,
      I3 => vlength_1(3),
      I4 => vlength_1(5),
      I5 => \line_counter_reg_n_0_[5]\,
      O => equa28_relop1_carry_i_3_n_0
    );
equa28_relop1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \line_counter_reg_n_0_[1]\,
      I1 => vlength_1(1),
      I2 => \line_counter_reg_n_0_[0]\,
      I3 => vlength_1(0),
      I4 => vlength_1(2),
      I5 => \line_counter_reg_n_0_[2]\,
      O => equa28_relop1_carry_i_4_n_0
    );
equa31_relop1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => equa31_relop1_carry_n_0,
      CO(2) => equa31_relop1_carry_n_1,
      CO(1) => equa31_relop1_carry_n_2,
      CO(0) => equa31_relop1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_equa31_relop1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => equa31_relop1_carry_i_1_n_0,
      S(2) => equa31_relop1_carry_i_2_n_0,
      S(1) => equa31_relop1_carry_i_3_n_0,
      S(0) => equa31_relop1_carry_i_4_n_0
    );
\equa31_relop1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => equa31_relop1_carry_n_0,
      CO(3 downto 1) => \NLW_equa31_relop1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => equa31_relop1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_equa31_relop1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \equa31_relop1_carry__0_i_1_n_0\
    );
\equa31_relop1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hlength_1(12),
      I1 => \pixel_counter_reg_n_0_[12]\,
      O => \equa31_relop1_carry__0_i_1_n_0\
    );
equa31_relop1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hlength_1(11),
      I1 => \pixel_counter_reg_n_0_[11]\,
      I2 => hlength_1(10),
      I3 => \pixel_counter_reg_n_0_[10]\,
      I4 => \pixel_counter_reg_n_0_[9]\,
      I5 => hlength_1(9),
      O => equa31_relop1_carry_i_1_n_0
    );
equa31_relop1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hlength_1(8),
      I1 => \pixel_counter_reg_n_0_[8]\,
      I2 => hlength_1(7),
      I3 => \pixel_counter_reg_n_0_[7]\,
      I4 => \pixel_counter_reg_n_0_[6]\,
      I5 => hlength_1(6),
      O => equa31_relop1_carry_i_2_n_0
    );
equa31_relop1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hlength_1(5),
      I1 => \pixel_counter_reg_n_0_[5]\,
      I2 => hlength_1(4),
      I3 => \pixel_counter_reg_n_0_[4]\,
      I4 => \pixel_counter_reg_n_0_[3]\,
      I5 => hlength_1(3),
      O => equa31_relop1_carry_i_3_n_0
    );
equa31_relop1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hlength_1(2),
      I1 => \pixel_counter_reg_n_0_[2]\,
      I2 => hlength_1(1),
      I3 => \pixel_counter_reg_n_0_[1]\,
      I4 => \pixel_counter_reg_n_0_[0]\,
      I5 => hlength_1(0),
      O => equa31_relop1_carry_i_4_n_0
    );
equal12_relop1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => equal12_relop1_carry_n_0,
      CO(2) => equal12_relop1_carry_n_1,
      CO(1) => equal12_relop1_carry_n_2,
      CO(0) => equal12_relop1_carry_n_3,
      CYINIT => '0',
      DI(3) => equal12_relop1_carry_i_1_n_0,
      DI(2) => equal12_relop1_carry_i_2_n_0,
      DI(1) => equal12_relop1_carry_i_3_n_0,
      DI(0) => equal12_relop1_carry_i_4_n_0,
      O(3 downto 0) => NLW_equal12_relop1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => equal12_relop1_carry_i_5_n_0,
      S(2) => equal12_relop1_carry_i_6_n_0,
      S(1) => equal12_relop1_carry_i_7_n_0,
      S(0) => equal12_relop1_carry_i_8_n_0
    );
\equal12_relop1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => equal12_relop1_carry_n_0,
      CO(3) => \NLW_equal12_relop1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => equal12_relop1,
      CO(1) => \equal12_relop1_carry__0_n_2\,
      CO(0) => \equal12_relop1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \equal12_relop1_carry__0_i_1_n_0\,
      DI(1) => \equal12_relop1_carry__0_i_2_n_0\,
      DI(0) => \equal12_relop1_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_equal12_relop1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \equal12_relop1_carry__0_i_4_n_0\,
      S(1) => \equal12_relop1_carry__0_i_5_n_0\,
      S(0) => \equal12_relop1_carry__0_i_6_n_0\
    );
\equal12_relop1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => numoflines_1(12),
      I1 => \line_counter_reg_n_0_[12]\,
      O => \equal12_relop1_carry__0_i_1_n_0\
    );
\equal12_relop1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numoflines_1(10),
      I1 => \line_counter_reg_n_0_[10]\,
      I2 => \line_counter_reg_n_0_[11]\,
      I3 => numoflines_1(11),
      O => \equal12_relop1_carry__0_i_2_n_0\
    );
\equal12_relop1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numoflines_1(8),
      I1 => \line_counter_reg_n_0_[8]\,
      I2 => \line_counter_reg_n_0_[9]\,
      I3 => numoflines_1(9),
      O => \equal12_relop1_carry__0_i_3_n_0\
    );
\equal12_relop1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_counter_reg_n_0_[12]\,
      I1 => numoflines_1(12),
      O => \equal12_relop1_carry__0_i_4_n_0\
    );
\equal12_relop1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(10),
      I1 => \line_counter_reg_n_0_[10]\,
      I2 => numoflines_1(11),
      I3 => \line_counter_reg_n_0_[11]\,
      O => \equal12_relop1_carry__0_i_5_n_0\
    );
\equal12_relop1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(8),
      I1 => \line_counter_reg_n_0_[8]\,
      I2 => numoflines_1(9),
      I3 => \line_counter_reg_n_0_[9]\,
      O => \equal12_relop1_carry__0_i_6_n_0\
    );
equal12_relop1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numoflines_1(6),
      I1 => \line_counter_reg_n_0_[6]\,
      I2 => \line_counter_reg_n_0_[7]\,
      I3 => numoflines_1(7),
      O => equal12_relop1_carry_i_1_n_0
    );
equal12_relop1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numoflines_1(4),
      I1 => \line_counter_reg_n_0_[4]\,
      I2 => \line_counter_reg_n_0_[5]\,
      I3 => numoflines_1(5),
      O => equal12_relop1_carry_i_2_n_0
    );
equal12_relop1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numoflines_1(2),
      I1 => \line_counter_reg_n_0_[2]\,
      I2 => \line_counter_reg_n_0_[3]\,
      I3 => numoflines_1(3),
      O => equal12_relop1_carry_i_3_n_0
    );
equal12_relop1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numoflines_1(0),
      I1 => \line_counter_reg_n_0_[0]\,
      I2 => \line_counter_reg_n_0_[1]\,
      I3 => numoflines_1(1),
      O => equal12_relop1_carry_i_4_n_0
    );
equal12_relop1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(6),
      I1 => \line_counter_reg_n_0_[6]\,
      I2 => numoflines_1(7),
      I3 => \line_counter_reg_n_0_[7]\,
      O => equal12_relop1_carry_i_5_n_0
    );
equal12_relop1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(4),
      I1 => \line_counter_reg_n_0_[4]\,
      I2 => numoflines_1(5),
      I3 => \line_counter_reg_n_0_[5]\,
      O => equal12_relop1_carry_i_6_n_0
    );
equal12_relop1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(2),
      I1 => \line_counter_reg_n_0_[2]\,
      I2 => numoflines_1(3),
      I3 => \line_counter_reg_n_0_[3]\,
      O => equal12_relop1_carry_i_7_n_0
    );
equal12_relop1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(0),
      I1 => \line_counter_reg_n_0_[0]\,
      I2 => numoflines_1(1),
      I3 => \line_counter_reg_n_0_[1]\,
      O => equal12_relop1_carry_i_8_n_0
    );
equal13_relop1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => equal13_relop1_carry_n_0,
      CO(2) => equal13_relop1_carry_n_1,
      CO(1) => equal13_relop1_carry_n_2,
      CO(0) => equal13_relop1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_equal13_relop1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => equal13_relop1_carry_i_1_n_0,
      S(2) => equal13_relop1_carry_i_2_n_0,
      S(1) => equal13_relop1_carry_i_3_n_0,
      S(0) => equal13_relop1_carry_i_4_n_0
    );
\equal13_relop1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => equal13_relop1_carry_n_0,
      CO(3 downto 1) => \NLW_equal13_relop1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => equal13_relop1,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_equal13_relop1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \equal13_relop1_carry__0_i_1_n_0\
    );
\equal13_relop1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => numofpixels_1(12),
      I1 => hlength_1(12),
      O => \equal13_relop1_carry__0_i_1_n_0\
    );
equal13_relop1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hlength_1(10),
      I1 => numofpixels_1(10),
      I2 => hlength_1(9),
      I3 => numofpixels_1(9),
      I4 => numofpixels_1(11),
      I5 => hlength_1(11),
      O => equal13_relop1_carry_i_1_n_0
    );
equal13_relop1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hlength_1(7),
      I1 => numofpixels_1(7),
      I2 => hlength_1(6),
      I3 => numofpixels_1(6),
      I4 => numofpixels_1(8),
      I5 => hlength_1(8),
      O => equal13_relop1_carry_i_2_n_0
    );
equal13_relop1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hlength_1(4),
      I1 => numofpixels_1(4),
      I2 => hlength_1(3),
      I3 => numofpixels_1(3),
      I4 => numofpixels_1(5),
      I5 => hlength_1(5),
      O => equal13_relop1_carry_i_3_n_0
    );
equal13_relop1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => hlength_1(1),
      I1 => numofpixels_1(1),
      I2 => hlength_1(0),
      I3 => numofpixels_1(0),
      I4 => numofpixels_1(2),
      I5 => hlength_1(2),
      O => equal13_relop1_carry_i_4_n_0
    );
equal14_relop1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => equal14_relop1_carry_n_0,
      CO(2) => equal14_relop1_carry_n_1,
      CO(1) => equal14_relop1_carry_n_2,
      CO(0) => equal14_relop1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_equal14_relop1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => equal14_relop1_carry_i_1_n_0,
      S(2) => equal14_relop1_carry_i_2_n_0,
      S(1) => equal14_relop1_carry_i_3_n_0,
      S(0) => equal14_relop1_carry_i_4_n_0
    );
\equal14_relop1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => equal14_relop1_carry_n_0,
      CO(3 downto 1) => \NLW_equal14_relop1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => equal14_relop1,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_equal14_relop1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \equal14_relop1_carry__0_i_1_n_0\
    );
\equal14_relop1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => numoflines_1(12),
      I1 => vlength_1(12),
      O => \equal14_relop1_carry__0_i_1_n_0\
    );
equal14_relop1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vlength_1(10),
      I1 => numoflines_1(10),
      I2 => vlength_1(9),
      I3 => numoflines_1(9),
      I4 => numoflines_1(11),
      I5 => vlength_1(11),
      O => equal14_relop1_carry_i_1_n_0
    );
equal14_relop1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vlength_1(7),
      I1 => numoflines_1(7),
      I2 => vlength_1(6),
      I3 => numoflines_1(6),
      I4 => numoflines_1(8),
      I5 => vlength_1(8),
      O => equal14_relop1_carry_i_2_n_0
    );
equal14_relop1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vlength_1(4),
      I1 => numoflines_1(4),
      I2 => vlength_1(3),
      I3 => numoflines_1(3),
      I4 => numoflines_1(5),
      I5 => vlength_1(5),
      O => equal14_relop1_carry_i_3_n_0
    );
equal14_relop1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vlength_1(1),
      I1 => numoflines_1(1),
      I2 => vlength_1(0),
      I3 => numoflines_1(0),
      I4 => numoflines_1(2),
      I5 => vlength_1(2),
      O => equal14_relop1_carry_i_4_n_0
    );
equal25_relop1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => equal25_relop1_carry_n_0,
      CO(2) => equal25_relop1_carry_n_1,
      CO(1) => equal25_relop1_carry_n_2,
      CO(0) => equal25_relop1_carry_n_3,
      CYINIT => '0',
      DI(3) => equal25_relop1_carry_i_1_n_0,
      DI(2) => equal25_relop1_carry_i_2_n_0,
      DI(1) => equal25_relop1_carry_i_3_n_0,
      DI(0) => equal25_relop1_carry_i_4_n_0,
      O(3 downto 0) => NLW_equal25_relop1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => equal25_relop1_carry_i_5_n_0,
      S(2) => equal25_relop1_carry_i_6_n_0,
      S(1) => equal25_relop1_carry_i_7_n_0,
      S(0) => equal25_relop1_carry_i_8_n_0
    );
\equal25_relop1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => equal25_relop1_carry_n_0,
      CO(3) => \NLW_equal25_relop1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => equal25_relop1,
      CO(1) => \equal25_relop1_carry__0_n_2\,
      CO(0) => \equal25_relop1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \equal25_relop1_carry__0_i_1_n_0\,
      DI(1) => \equal25_relop1_carry__0_i_2_n_0\,
      DI(0) => \equal25_relop1_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_equal25_relop1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \equal25_relop1_carry__0_i_4_n_0\,
      S(1) => \equal25_relop1_carry__0_i_5_n_0\,
      S(0) => \equal25_relop1_carry__0_i_6_n_0\
    );
\equal25_relop1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => hlength_2(12),
      O => \equal25_relop1_carry__0_i_1_n_0\
    );
\equal25_relop1_carry__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(11),
      O => \equal25_relop1_carry__0_i_10_n_0\
    );
\equal25_relop1_carry__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(10),
      O => \equal25_relop1_carry__0_i_11_n_0\
    );
\equal25_relop1_carry__0_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(9),
      O => \equal25_relop1_carry__0_i_12_n_0\
    );
\equal25_relop1_carry__0_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(8),
      O => \equal25_relop1_carry__0_i_13_n_0\
    );
\equal25_relop1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[10]\,
      I1 => hlength_2(10),
      I2 => hlength_2(11),
      I3 => \pixel_counter_reg_n_0_[11]\,
      O => \equal25_relop1_carry__0_i_2_n_0\
    );
\equal25_relop1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[8]\,
      I1 => hlength_2(8),
      I2 => hlength_2(9),
      I3 => \pixel_counter_reg_n_0_[9]\,
      O => \equal25_relop1_carry__0_i_3_n_0\
    );
\equal25_relop1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => hlength_2(12),
      I1 => \pixel_counter_reg_n_0_[12]\,
      O => \equal25_relop1_carry__0_i_4_n_0\
    );
\equal25_relop1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hlength_2(11),
      I1 => \pixel_counter_reg_n_0_[11]\,
      I2 => hlength_2(10),
      I3 => \pixel_counter_reg_n_0_[10]\,
      O => \equal25_relop1_carry__0_i_5_n_0\
    );
\equal25_relop1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hlength_2(9),
      I1 => \pixel_counter_reg_n_0_[9]\,
      I2 => hlength_2(8),
      I3 => \pixel_counter_reg_n_0_[8]\,
      O => \equal25_relop1_carry__0_i_6_n_0\
    );
\equal25_relop1_carry__0_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \equal25_relop1_carry__0_i_8_n_0\,
      CO(3 downto 0) => \NLW_equal25_relop1_carry__0_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_equal25_relop1_carry__0_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => hlength_2(12),
      S(3 downto 1) => B"000",
      S(0) => \equal25_relop1_carry__0_i_9_n_0\
    );
\equal25_relop1_carry__0_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => equal25_relop1_carry_i_9_n_0,
      CO(3) => \equal25_relop1_carry__0_i_8_n_0\,
      CO(2) => \equal25_relop1_carry__0_i_8_n_1\,
      CO(1) => \equal25_relop1_carry__0_i_8_n_2\,
      CO(0) => \equal25_relop1_carry__0_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => hlength_1(11 downto 8),
      O(3 downto 0) => hlength_2(11 downto 8),
      S(3) => \equal25_relop1_carry__0_i_10_n_0\,
      S(2) => \equal25_relop1_carry__0_i_11_n_0\,
      S(1) => \equal25_relop1_carry__0_i_12_n_0\,
      S(0) => \equal25_relop1_carry__0_i_13_n_0\
    );
\equal25_relop1_carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(12),
      O => \equal25_relop1_carry__0_i_9_n_0\
    );
equal25_relop1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[6]\,
      I1 => hlength_2(6),
      I2 => hlength_2(7),
      I3 => \pixel_counter_reg_n_0_[7]\,
      O => equal25_relop1_carry_i_1_n_0
    );
equal25_relop1_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => equal25_relop1_carry_i_10_n_0,
      CO(2) => equal25_relop1_carry_i_10_n_1,
      CO(1) => equal25_relop1_carry_i_10_n_2,
      CO(0) => equal25_relop1_carry_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 1) => hlength_1(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => hlength_2(3 downto 0),
      S(3) => equal25_relop1_carry_i_15_n_0,
      S(2) => equal25_relop1_carry_i_16_n_0,
      S(1) => equal25_relop1_carry_i_17_n_0,
      S(0) => hlength_1(0)
    );
equal25_relop1_carry_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(7),
      O => equal25_relop1_carry_i_11_n_0
    );
equal25_relop1_carry_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(6),
      O => equal25_relop1_carry_i_12_n_0
    );
equal25_relop1_carry_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(5),
      O => equal25_relop1_carry_i_13_n_0
    );
equal25_relop1_carry_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(4),
      O => equal25_relop1_carry_i_14_n_0
    );
equal25_relop1_carry_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(3),
      O => equal25_relop1_carry_i_15_n_0
    );
equal25_relop1_carry_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(2),
      O => equal25_relop1_carry_i_16_n_0
    );
equal25_relop1_carry_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hlength_1(1),
      O => equal25_relop1_carry_i_17_n_0
    );
equal25_relop1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[4]\,
      I1 => hlength_2(4),
      I2 => hlength_2(5),
      I3 => \pixel_counter_reg_n_0_[5]\,
      O => equal25_relop1_carry_i_2_n_0
    );
equal25_relop1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[2]\,
      I1 => hlength_2(2),
      I2 => hlength_2(3),
      I3 => \pixel_counter_reg_n_0_[3]\,
      O => equal25_relop1_carry_i_3_n_0
    );
equal25_relop1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[0]\,
      I1 => hlength_2(0),
      I2 => hlength_2(1),
      I3 => \pixel_counter_reg_n_0_[1]\,
      O => equal25_relop1_carry_i_4_n_0
    );
equal25_relop1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hlength_2(7),
      I1 => \pixel_counter_reg_n_0_[7]\,
      I2 => hlength_2(6),
      I3 => \pixel_counter_reg_n_0_[6]\,
      O => equal25_relop1_carry_i_5_n_0
    );
equal25_relop1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hlength_2(5),
      I1 => \pixel_counter_reg_n_0_[5]\,
      I2 => hlength_2(4),
      I3 => \pixel_counter_reg_n_0_[4]\,
      O => equal25_relop1_carry_i_6_n_0
    );
equal25_relop1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hlength_2(3),
      I1 => \pixel_counter_reg_n_0_[3]\,
      I2 => hlength_2(2),
      I3 => \pixel_counter_reg_n_0_[2]\,
      O => equal25_relop1_carry_i_7_n_0
    );
equal25_relop1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hlength_2(1),
      I1 => \pixel_counter_reg_n_0_[1]\,
      I2 => hlength_2(0),
      I3 => \pixel_counter_reg_n_0_[0]\,
      O => equal25_relop1_carry_i_8_n_0
    );
equal25_relop1_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => equal25_relop1_carry_i_10_n_0,
      CO(3) => equal25_relop1_carry_i_9_n_0,
      CO(2) => equal25_relop1_carry_i_9_n_1,
      CO(1) => equal25_relop1_carry_i_9_n_2,
      CO(0) => equal25_relop1_carry_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => hlength_1(7 downto 4),
      O(3 downto 0) => hlength_2(7 downto 4),
      S(3) => equal25_relop1_carry_i_11_n_0,
      S(2) => equal25_relop1_carry_i_12_n_0,
      S(1) => equal25_relop1_carry_i_13_n_0,
      S(0) => equal25_relop1_carry_i_14_n_0
    );
fifo_rd_ack_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111000"
    )
        port map (
      I0 => fifo_rd_ack_reg,
      I1 => fifo_rd_ack_reg_0,
      I2 => equal12_relop1,
      I3 => equa31_relop1,
      I4 => fifo_rd_ack_i_3_n_0,
      I5 => fifo_rd_ack_i_4_n_0,
      O => stream_in_user_ready
    );
fifo_rd_ack_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hlength_1(8),
      I1 => \pixel_counter_reg_n_0_[8]\,
      I2 => \pixel_counter_reg_n_0_[9]\,
      I3 => hlength_1(9),
      O => fifo_rd_ack_i_10_n_0
    );
fifo_rd_ack_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => hlength_1(12),
      O => fifo_rd_ack_i_11_n_0
    );
fifo_rd_ack_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[10]\,
      I1 => hlength_1(10),
      I2 => \pixel_counter_reg_n_0_[11]\,
      I3 => hlength_1(11),
      O => fifo_rd_ack_i_12_n_0
    );
fifo_rd_ack_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[8]\,
      I1 => hlength_1(8),
      I2 => \pixel_counter_reg_n_0_[9]\,
      I3 => hlength_1(9),
      O => fifo_rd_ack_i_13_n_0
    );
fifo_rd_ack_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hlength_1(6),
      I1 => \pixel_counter_reg_n_0_[6]\,
      I2 => \pixel_counter_reg_n_0_[7]\,
      I3 => hlength_1(7),
      O => fifo_rd_ack_i_14_n_0
    );
fifo_rd_ack_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hlength_1(4),
      I1 => \pixel_counter_reg_n_0_[4]\,
      I2 => \pixel_counter_reg_n_0_[5]\,
      I3 => hlength_1(5),
      O => fifo_rd_ack_i_15_n_0
    );
fifo_rd_ack_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hlength_1(2),
      I1 => \pixel_counter_reg_n_0_[2]\,
      I2 => \pixel_counter_reg_n_0_[3]\,
      I3 => hlength_1(3),
      O => fifo_rd_ack_i_16_n_0
    );
fifo_rd_ack_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hlength_1(0),
      I1 => \pixel_counter_reg_n_0_[0]\,
      I2 => \pixel_counter_reg_n_0_[1]\,
      I3 => hlength_1(1),
      O => fifo_rd_ack_i_17_n_0
    );
fifo_rd_ack_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[6]\,
      I1 => hlength_1(6),
      I2 => \pixel_counter_reg_n_0_[7]\,
      I3 => hlength_1(7),
      O => fifo_rd_ack_i_18_n_0
    );
fifo_rd_ack_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[4]\,
      I1 => hlength_1(4),
      I2 => \pixel_counter_reg_n_0_[5]\,
      I3 => hlength_1(5),
      O => fifo_rd_ack_i_19_n_0
    );
fifo_rd_ack_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[2]\,
      I1 => hlength_1(2),
      I2 => \pixel_counter_reg_n_0_[3]\,
      I3 => hlength_1(3),
      O => fifo_rd_ack_i_20_n_0
    );
fifo_rd_ack_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[0]\,
      I1 => hlength_1(0),
      I2 => \pixel_counter_reg_n_0_[1]\,
      I3 => hlength_1(1),
      O => fifo_rd_ack_i_21_n_0
    );
fifo_rd_ack_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAAAFFAAEA"
    )
        port map (
      I0 => fifo_rd_ack_i_5_n_0,
      I1 => eol_buf,
      I2 => equal12_relop1,
      I3 => stream_in_user_valid,
      I4 => freeze_delay,
      I5 => equa21_relop1,
      O => fifo_rd_ack_i_3_n_0
    );
fifo_rd_ack_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => out_valid,
      I1 => fifo_rd_ack,
      I2 => stream_in_user_sof,
      I3 => equa19_relop1,
      I4 => larger1_relop1,
      I5 => \pixel_counter[12]_i_22_n_0\,
      O => fifo_rd_ack_i_4_n_0
    );
fifo_rd_ack_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF808080808080"
    )
        port map (
      I0 => equa24_relop1,
      I1 => equal25_relop1,
      I2 => equa28_relop1,
      I3 => stream_in_user_valid,
      I4 => equa21_relop1,
      I5 => equa26_relop1,
      O => fifo_rd_ack_i_5_n_0
    );
fifo_rd_ack_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hlength_1(12),
      I1 => \pixel_counter_reg_n_0_[12]\,
      O => fifo_rd_ack_i_8_n_0
    );
fifo_rd_ack_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hlength_1(10),
      I1 => \pixel_counter_reg_n_0_[10]\,
      I2 => \pixel_counter_reg_n_0_[11]\,
      I3 => hlength_1(11),
      O => fifo_rd_ack_i_9_n_0
    );
fifo_rd_ack_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => fifo_rd_ack_reg_i_7_n_0,
      CO(3) => NLW_fifo_rd_ack_reg_i_6_CO_UNCONNECTED(3),
      CO(2) => equa24_relop1,
      CO(1) => fifo_rd_ack_reg_i_6_n_2,
      CO(0) => fifo_rd_ack_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => fifo_rd_ack_i_8_n_0,
      DI(1) => fifo_rd_ack_i_9_n_0,
      DI(0) => fifo_rd_ack_i_10_n_0,
      O(3 downto 0) => NLW_fifo_rd_ack_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rd_ack_i_11_n_0,
      S(1) => fifo_rd_ack_i_12_n_0,
      S(0) => fifo_rd_ack_i_13_n_0
    );
fifo_rd_ack_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fifo_rd_ack_reg_i_7_n_0,
      CO(2) => fifo_rd_ack_reg_i_7_n_1,
      CO(1) => fifo_rd_ack_reg_i_7_n_2,
      CO(0) => fifo_rd_ack_reg_i_7_n_3,
      CYINIT => '1',
      DI(3) => fifo_rd_ack_i_14_n_0,
      DI(2) => fifo_rd_ack_i_15_n_0,
      DI(1) => fifo_rd_ack_i_16_n_0,
      DI(0) => fifo_rd_ack_i_17_n_0,
      O(3 downto 0) => NLW_fifo_rd_ack_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rd_ack_i_18_n_0,
      S(2) => fifo_rd_ack_i_19_n_0,
      S(1) => fifo_rd_ack_i_20_n_0,
      S(0) => fifo_rd_ack_i_21_n_0
    );
first_pixel_en_delay_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7000"
    )
        port map (
      I0 => stream_in_user_eol,
      I1 => equal12_relop1,
      I2 => out_valid,
      I3 => fifo_rd_ack,
      I4 => first_pixel_en_delay,
      O => p_6_in
    );
first_pixel_en_delay_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => p_6_in,
      Q => first_pixel_en_delay
    );
freeze_delay_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0888"
    )
        port map (
      I0 => eol_buf,
      I1 => equal12_relop1,
      I2 => fifo_rd_ack,
      I3 => out_valid,
      I4 => freeze_delay,
      O => freeze
    );
freeze_delay_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => freeze,
      Q => freeze_delay
    );
hend_2_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => eol_buf,
      Q => top_user_ctrl_hEnd_1
    );
hend_output_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => p_7_in,
      Q => eol_buf
    );
\hlength_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(0),
      Q => hlength_1(0)
    );
\hlength_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(10),
      Q => hlength_1(10)
    );
\hlength_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(11),
      Q => hlength_1(11)
    );
\hlength_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(12),
      Q => hlength_1(12)
    );
\hlength_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(1),
      Q => hlength_1(1)
    );
\hlength_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(2),
      Q => hlength_1(2)
    );
\hlength_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(3),
      Q => hlength_1(3)
    );
\hlength_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(4),
      Q => hlength_1(4)
    );
\hlength_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(5),
      Q => hlength_1(5)
    );
\hlength_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(6),
      Q => hlength_1(6)
    );
\hlength_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(7),
      Q => hlength_1(7)
    );
\hlength_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(8),
      Q => hlength_1(8)
    );
\hlength_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hlength_buf_1(9),
      Q => hlength_1(9)
    );
hlength_buf_1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hlength_buf_1_carry_n_0,
      CO(2) => hlength_buf_1_carry_n_1,
      CO(1) => hlength_buf_1_carry_n_2,
      CO(0) => hlength_buf_1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => hlength_buf_1(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\hlength_buf_1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hlength_buf_1_carry_n_0,
      CO(3) => \hlength_buf_1_carry__0_n_0\,
      CO(2) => \hlength_buf_1_carry__0_n_1\,
      CO(1) => \hlength_buf_1_carry__0_n_2\,
      CO(0) => \hlength_buf_1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => hlength_buf_1(7 downto 4),
      S(3 downto 0) => \hlength_1_reg[7]_0\(3 downto 0)
    );
\hlength_buf_1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hlength_buf_1_carry__0_n_0\,
      CO(3) => \hlength_buf_1_carry__1_n_0\,
      CO(2) => \hlength_buf_1_carry__1_n_1\,
      CO(1) => \hlength_buf_1_carry__1_n_2\,
      CO(0) => \hlength_buf_1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => hlength_buf_1(11 downto 8),
      S(3 downto 0) => \hlength_1_reg[11]_0\(3 downto 0)
    );
\hlength_buf_1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hlength_buf_1_carry__1_n_0\,
      CO(3 downto 0) => \NLW_hlength_buf_1_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_hlength_buf_1_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => hlength_buf_1(12),
      S(3 downto 1) => B"000",
      S(0) => \hlength_1_reg[12]_0\(0)
    );
larger1_relop1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => larger1_relop1_carry_n_0,
      CO(2) => larger1_relop1_carry_n_1,
      CO(1) => larger1_relop1_carry_n_2,
      CO(0) => larger1_relop1_carry_n_3,
      CYINIT => '0',
      DI(3) => larger1_relop1_carry_i_1_n_0,
      DI(2) => larger1_relop1_carry_i_2_n_0,
      DI(1) => larger1_relop1_carry_i_3_n_0,
      DI(0) => larger1_relop1_carry_i_4_n_0,
      O(3 downto 0) => NLW_larger1_relop1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => larger1_relop1_carry_i_5_n_0,
      S(2) => larger1_relop1_carry_i_6_n_0,
      S(1) => larger1_relop1_carry_i_7_n_0,
      S(0) => larger1_relop1_carry_i_8_n_0
    );
\larger1_relop1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => larger1_relop1_carry_n_0,
      CO(3) => \NLW_larger1_relop1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => larger1_relop1,
      CO(1) => \larger1_relop1_carry__0_n_2\,
      CO(0) => \larger1_relop1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \larger1_relop1_carry__0_i_1_n_0\,
      DI(1) => \larger1_relop1_carry__0_i_2_n_0\,
      DI(0) => \larger1_relop1_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_larger1_relop1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \larger1_relop1_carry__0_i_4_n_0\,
      S(1) => \larger1_relop1_carry__0_i_5_n_0\,
      S(0) => \larger1_relop1_carry__0_i_6_n_0\
    );
\larger1_relop1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \line_counter_reg_n_0_[12]\,
      I1 => numoflines_1(12),
      O => \larger1_relop1_carry__0_i_1_n_0\
    );
\larger1_relop1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \line_counter_reg_n_0_[10]\,
      I1 => numoflines_1(10),
      I2 => numoflines_1(11),
      I3 => \line_counter_reg_n_0_[11]\,
      O => \larger1_relop1_carry__0_i_2_n_0\
    );
\larger1_relop1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \line_counter_reg_n_0_[8]\,
      I1 => numoflines_1(8),
      I2 => numoflines_1(9),
      I3 => \line_counter_reg_n_0_[9]\,
      O => \larger1_relop1_carry__0_i_3_n_0\
    );
\larger1_relop1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => numoflines_1(12),
      I1 => \line_counter_reg_n_0_[12]\,
      O => \larger1_relop1_carry__0_i_4_n_0\
    );
\larger1_relop1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(10),
      I1 => \line_counter_reg_n_0_[10]\,
      I2 => numoflines_1(11),
      I3 => \line_counter_reg_n_0_[11]\,
      O => \larger1_relop1_carry__0_i_5_n_0\
    );
\larger1_relop1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(8),
      I1 => \line_counter_reg_n_0_[8]\,
      I2 => numoflines_1(9),
      I3 => \line_counter_reg_n_0_[9]\,
      O => \larger1_relop1_carry__0_i_6_n_0\
    );
larger1_relop1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \line_counter_reg_n_0_[6]\,
      I1 => numoflines_1(6),
      I2 => numoflines_1(7),
      I3 => \line_counter_reg_n_0_[7]\,
      O => larger1_relop1_carry_i_1_n_0
    );
larger1_relop1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \line_counter_reg_n_0_[4]\,
      I1 => numoflines_1(4),
      I2 => numoflines_1(5),
      I3 => \line_counter_reg_n_0_[5]\,
      O => larger1_relop1_carry_i_2_n_0
    );
larger1_relop1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \line_counter_reg_n_0_[2]\,
      I1 => numoflines_1(2),
      I2 => numoflines_1(3),
      I3 => \line_counter_reg_n_0_[3]\,
      O => larger1_relop1_carry_i_3_n_0
    );
larger1_relop1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \line_counter_reg_n_0_[0]\,
      I1 => numoflines_1(0),
      I2 => numoflines_1(1),
      I3 => \line_counter_reg_n_0_[1]\,
      O => larger1_relop1_carry_i_4_n_0
    );
larger1_relop1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(6),
      I1 => \line_counter_reg_n_0_[6]\,
      I2 => numoflines_1(7),
      I3 => \line_counter_reg_n_0_[7]\,
      O => larger1_relop1_carry_i_5_n_0
    );
larger1_relop1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(4),
      I1 => \line_counter_reg_n_0_[4]\,
      I2 => numoflines_1(5),
      I3 => \line_counter_reg_n_0_[5]\,
      O => larger1_relop1_carry_i_6_n_0
    );
larger1_relop1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(2),
      I1 => \line_counter_reg_n_0_[2]\,
      I2 => numoflines_1(3),
      I3 => \line_counter_reg_n_0_[3]\,
      O => larger1_relop1_carry_i_7_n_0
    );
larger1_relop1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numoflines_1(0),
      I1 => \line_counter_reg_n_0_[0]\,
      I2 => numoflines_1(1),
      I3 => \line_counter_reg_n_0_[1]\,
      O => larger1_relop1_carry_i_8_n_0
    );
\line_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => stream_in_user_valid,
      I1 => stream_in_user_sof,
      I2 => \line_counter_reg_n_0_[0]\,
      I3 => \line_counter[12]_i_3_n_0\,
      O => \line_counter[0]_i_1_n_0\
    );
\line_counter[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(10),
      O => \line_counter[10]_i_1_n_0\
    );
\line_counter[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(11),
      O => \line_counter[11]_i_1_n_0\
    );
\line_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF88800000000"
    )
        port map (
      I0 => stream_in_user_sof,
      I1 => stream_in_user_valid,
      I2 => equa28_relop1,
      I3 => equa31_relop1,
      I4 => \cond42__0\,
      I5 => E(0),
      O => line_counter
    );
\line_counter[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(12),
      O => \line_counter[12]_i_2_n_0\
    );
\line_counter[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515151515"
    )
        port map (
      I0 => line_counter1,
      I1 => equa31_relop1,
      I2 => equa28_relop1,
      I3 => out_valid,
      I4 => fifo_rd_ack,
      I5 => stream_in_user_sof,
      O => \line_counter[12]_i_3_n_0\
    );
\line_counter[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF800000"
    )
        port map (
      I0 => \line_counter_reg_n_0_[4]\,
      I1 => \line_counter_reg_n_0_[5]\,
      I2 => \line_counter_reg_n_0_[6]\,
      I3 => \line_counter[12]_i_6_n_0\,
      I4 => \line_counter_reg_n_0_[11]\,
      I5 => \line_counter_reg_n_0_[12]\,
      O => line_counter1
    );
\line_counter[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \line_counter_reg_n_0_[8]\,
      I1 => \line_counter_reg_n_0_[10]\,
      I2 => \line_counter_reg_n_0_[7]\,
      I3 => \line_counter_reg_n_0_[9]\,
      O => \line_counter[12]_i_6_n_0\
    );
\line_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(1),
      O => \line_counter[1]_i_1_n_0\
    );
\line_counter[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(2),
      O => \line_counter[2]_i_1_n_0\
    );
\line_counter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(3),
      O => \line_counter[3]_i_1_n_0\
    );
\line_counter[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(4),
      O => \line_counter[4]_i_1_n_0\
    );
\line_counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(5),
      O => \line_counter[5]_i_1_n_0\
    );
\line_counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(6),
      O => \line_counter[6]_i_1_n_0\
    );
\line_counter[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(7),
      O => \line_counter[7]_i_1_n_0\
    );
\line_counter[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(8),
      O => \line_counter[8]_i_1_n_0\
    );
\line_counter[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \line_counter[12]_i_3_n_0\,
      I1 => line_counter0(9),
      O => \line_counter[9]_i_1_n_0\
    );
\line_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[0]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[0]\
    );
\line_counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[10]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[10]\
    );
\line_counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[11]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[11]\
    );
\line_counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[12]_i_2_n_0\,
      Q => \line_counter_reg_n_0_[12]\
    );
\line_counter_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \line_counter_reg[8]_i_2_n_0\,
      CO(3) => \NLW_line_counter_reg[12]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \line_counter_reg[12]_i_4_n_1\,
      CO(1) => \line_counter_reg[12]_i_4_n_2\,
      CO(0) => \line_counter_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => line_counter0(12 downto 9),
      S(3) => \line_counter_reg_n_0_[12]\,
      S(2) => \line_counter_reg_n_0_[11]\,
      S(1) => \line_counter_reg_n_0_[10]\,
      S(0) => \line_counter_reg_n_0_[9]\
    );
\line_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[1]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[1]\
    );
\line_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[2]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[2]\
    );
\line_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[3]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[3]\
    );
\line_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[4]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[4]\
    );
\line_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \line_counter_reg[4]_i_2_n_0\,
      CO(2) => \line_counter_reg[4]_i_2_n_1\,
      CO(1) => \line_counter_reg[4]_i_2_n_2\,
      CO(0) => \line_counter_reg[4]_i_2_n_3\,
      CYINIT => \line_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => line_counter0(4 downto 1),
      S(3) => \line_counter_reg_n_0_[4]\,
      S(2) => \line_counter_reg_n_0_[3]\,
      S(1) => \line_counter_reg_n_0_[2]\,
      S(0) => \line_counter_reg_n_0_[1]\
    );
\line_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[5]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[5]\
    );
\line_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[6]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[6]\
    );
\line_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[7]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[7]\
    );
\line_counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[8]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[8]\
    );
\line_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \line_counter_reg[4]_i_2_n_0\,
      CO(3) => \line_counter_reg[8]_i_2_n_0\,
      CO(2) => \line_counter_reg[8]_i_2_n_1\,
      CO(1) => \line_counter_reg[8]_i_2_n_2\,
      CO(0) => \line_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => line_counter0(8 downto 5),
      S(3) => \line_counter_reg_n_0_[8]\,
      S(2) => \line_counter_reg_n_0_[7]\,
      S(1) => \line_counter_reg_n_0_[6]\,
      S(0) => \line_counter_reg_n_0_[5]\
    );
\line_counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => line_counter,
      CLR => reset_out,
      D => \line_counter[9]_i_1_n_0\,
      Q => \line_counter_reg_n_0_[9]\
    );
\numoflines_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(0),
      Q => numoflines_1(0)
    );
\numoflines_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(10),
      Q => numoflines_1(10)
    );
\numoflines_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(11),
      Q => numoflines_1(11)
    );
\numoflines_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(12),
      Q => numoflines_1(12)
    );
\numoflines_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(1),
      Q => numoflines_1(1)
    );
\numoflines_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(2),
      Q => numoflines_1(2)
    );
\numoflines_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(3),
      Q => numoflines_1(3)
    );
\numoflines_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(4),
      Q => numoflines_1(4)
    );
\numoflines_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(5),
      Q => numoflines_1(5)
    );
\numoflines_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(6),
      Q => numoflines_1(6)
    );
\numoflines_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(7),
      Q => numoflines_1(7)
    );
\numoflines_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(8),
      Q => numoflines_1(8)
    );
\numoflines_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \numoflines_1_reg[12]_0\(9),
      Q => numoflines_1(9)
    );
\numofpixels_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(0),
      Q => numofpixels_1(0)
    );
\numofpixels_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(10),
      Q => numofpixels_1(10)
    );
\numofpixels_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(11),
      Q => numofpixels_1(11)
    );
\numofpixels_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(12),
      Q => numofpixels_1(12)
    );
\numofpixels_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(1),
      Q => numofpixels_1(1)
    );
\numofpixels_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(2),
      Q => numofpixels_1(2)
    );
\numofpixels_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(3),
      Q => numofpixels_1(3)
    );
\numofpixels_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(4),
      Q => numofpixels_1(4)
    );
\numofpixels_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(5),
      Q => numofpixels_1(5)
    );
\numofpixels_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(6),
      Q => numofpixels_1(6)
    );
\numofpixels_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(7),
      Q => numofpixels_1(7)
    );
\numofpixels_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(8),
      Q => numofpixels_1(8)
    );
\numofpixels_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(9),
      Q => numofpixels_1(9)
    );
\pixel_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00F1F1F1"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => \pixel_counter_reg_n_0_[0]\,
      I2 => \cond42__0\,
      I3 => equa31_relop1,
      I4 => equa28_relop1,
      I5 => cond54,
      O => p_0_in(0)
    );
\pixel_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AEAEAEA00000000"
    )
        port map (
      I0 => first_pixel_en_delay,
      I1 => fifo_rd_ack,
      I2 => out_valid,
      I3 => equal12_relop1,
      I4 => stream_in_user_eol,
      I5 => equa31_relop1,
      O => \cond42__0\
    );
\pixel_counter[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => cond44,
      I2 => pixel_counter0(10),
      O => p_0_in(10)
    );
\pixel_counter[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => cond44,
      I2 => pixel_counter0(11),
      O => p_0_in(11)
    );
\pixel_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA20"
    )
        port map (
      I0 => E(0),
      I1 => less1_relop1,
      I2 => less2_relop1,
      I3 => larger1_relop1,
      I4 => \pixel_counter[12]_i_5_n_0\,
      I5 => cond44,
      O => pixel_counter
    );
\pixel_counter[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numofpixels_1(10),
      I1 => \pixel_counter_reg_n_0_[10]\,
      I2 => \pixel_counter_reg_n_0_[11]\,
      I3 => numofpixels_1(11),
      O => \pixel_counter[12]_i_10_n_0\
    );
\pixel_counter[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numofpixels_1(8),
      I1 => \pixel_counter_reg_n_0_[8]\,
      I2 => \pixel_counter_reg_n_0_[9]\,
      I3 => numofpixels_1(9),
      O => \pixel_counter[12]_i_11_n_0\
    );
\pixel_counter[12]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => numofpixels_1(12),
      O => \pixel_counter[12]_i_12_n_0\
    );
\pixel_counter[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[11]\,
      I1 => numofpixels_1(11),
      I2 => numofpixels_1(10),
      I3 => \pixel_counter_reg_n_0_[10]\,
      O => \pixel_counter[12]_i_13_n_0\
    );
\pixel_counter[12]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[9]\,
      I1 => numofpixels_1(9),
      I2 => numofpixels_1(8),
      I3 => \pixel_counter_reg_n_0_[8]\,
      O => \pixel_counter[12]_i_14_n_0\
    );
\pixel_counter[12]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hlength_1(12),
      I1 => \pixel_counter_reg_n_0_[12]\,
      O => \pixel_counter[12]_i_16_n_0\
    );
\pixel_counter[12]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hlength_1(10),
      I1 => \pixel_counter_reg_n_0_[10]\,
      I2 => \pixel_counter_reg_n_0_[11]\,
      I3 => hlength_1(11),
      O => \pixel_counter[12]_i_17_n_0\
    );
\pixel_counter[12]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hlength_1(8),
      I1 => \pixel_counter_reg_n_0_[8]\,
      I2 => \pixel_counter_reg_n_0_[9]\,
      I3 => hlength_1(9),
      O => \pixel_counter[12]_i_18_n_0\
    );
\pixel_counter[12]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => hlength_1(12),
      O => \pixel_counter[12]_i_19_n_0\
    );
\pixel_counter[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => cond44,
      I2 => pixel_counter0(12),
      O => p_0_in(12)
    );
\pixel_counter[12]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[10]\,
      I1 => hlength_1(10),
      I2 => \pixel_counter_reg_n_0_[11]\,
      I3 => hlength_1(11),
      O => \pixel_counter[12]_i_20_n_0\
    );
\pixel_counter[12]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[8]\,
      I1 => hlength_1(8),
      I2 => \pixel_counter_reg_n_0_[9]\,
      I3 => hlength_1(9),
      O => \pixel_counter[12]_i_21_n_0\
    );
\pixel_counter[12]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_out_2[23]_i_6_n_0\,
      I1 => \pixel_counter_reg_n_0_[0]\,
      O => \pixel_counter[12]_i_22_n_0\
    );
\pixel_counter[12]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numofpixels_1(6),
      I1 => \pixel_counter_reg_n_0_[6]\,
      I2 => \pixel_counter_reg_n_0_[7]\,
      I3 => numofpixels_1(7),
      O => \pixel_counter[12]_i_23_n_0\
    );
\pixel_counter[12]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numofpixels_1(4),
      I1 => \pixel_counter_reg_n_0_[4]\,
      I2 => \pixel_counter_reg_n_0_[5]\,
      I3 => numofpixels_1(5),
      O => \pixel_counter[12]_i_24_n_0\
    );
\pixel_counter[12]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numofpixels_1(2),
      I1 => \pixel_counter_reg_n_0_[2]\,
      I2 => \pixel_counter_reg_n_0_[3]\,
      I3 => numofpixels_1(3),
      O => \pixel_counter[12]_i_25_n_0\
    );
\pixel_counter[12]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => numofpixels_1(0),
      I1 => \pixel_counter_reg_n_0_[0]\,
      I2 => \pixel_counter_reg_n_0_[1]\,
      I3 => numofpixels_1(1),
      O => \pixel_counter[12]_i_26_n_0\
    );
\pixel_counter[12]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[7]\,
      I1 => numofpixels_1(7),
      I2 => numofpixels_1(6),
      I3 => \pixel_counter_reg_n_0_[6]\,
      O => \pixel_counter[12]_i_27_n_0\
    );
\pixel_counter[12]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[5]\,
      I1 => numofpixels_1(5),
      I2 => numofpixels_1(4),
      I3 => \pixel_counter_reg_n_0_[4]\,
      O => \pixel_counter[12]_i_28_n_0\
    );
\pixel_counter[12]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[3]\,
      I1 => numofpixels_1(3),
      I2 => numofpixels_1(2),
      I3 => \pixel_counter_reg_n_0_[2]\,
      O => \pixel_counter[12]_i_29_n_0\
    );
\pixel_counter[12]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => numofpixels_1(1),
      I1 => \pixel_counter_reg_n_0_[1]\,
      I2 => \pixel_counter_reg_n_0_[0]\,
      I3 => numofpixels_1(0),
      O => \pixel_counter[12]_i_30_n_0\
    );
\pixel_counter[12]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hlength_1(6),
      I1 => \pixel_counter_reg_n_0_[6]\,
      I2 => \pixel_counter_reg_n_0_[7]\,
      I3 => hlength_1(7),
      O => \pixel_counter[12]_i_31_n_0\
    );
\pixel_counter[12]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hlength_1(4),
      I1 => \pixel_counter_reg_n_0_[4]\,
      I2 => \pixel_counter_reg_n_0_[5]\,
      I3 => hlength_1(5),
      O => \pixel_counter[12]_i_32_n_0\
    );
\pixel_counter[12]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hlength_1(2),
      I1 => \pixel_counter_reg_n_0_[2]\,
      I2 => \pixel_counter_reg_n_0_[3]\,
      I3 => hlength_1(3),
      O => \pixel_counter[12]_i_33_n_0\
    );
\pixel_counter[12]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => hlength_1(0),
      I1 => \pixel_counter_reg_n_0_[0]\,
      I2 => \pixel_counter_reg_n_0_[1]\,
      I3 => hlength_1(1),
      O => \pixel_counter[12]_i_34_n_0\
    );
\pixel_counter[12]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[6]\,
      I1 => hlength_1(6),
      I2 => \pixel_counter_reg_n_0_[7]\,
      I3 => hlength_1(7),
      O => \pixel_counter[12]_i_35_n_0\
    );
\pixel_counter[12]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[4]\,
      I1 => hlength_1(4),
      I2 => \pixel_counter_reg_n_0_[5]\,
      I3 => hlength_1(5),
      O => \pixel_counter[12]_i_36_n_0\
    );
\pixel_counter[12]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[2]\,
      I1 => hlength_1(2),
      I2 => \pixel_counter_reg_n_0_[3]\,
      I3 => hlength_1(3),
      O => \pixel_counter[12]_i_37_n_0\
    );
\pixel_counter[12]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[0]\,
      I1 => hlength_1(0),
      I2 => \pixel_counter_reg_n_0_[1]\,
      I3 => hlength_1(1),
      O => \pixel_counter[12]_i_38_n_0\
    );
\pixel_counter[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => less1_relop1,
      I1 => fifo_rd_ack,
      I2 => out_valid,
      I3 => \pixel_counter[12]_i_22_n_0\,
      O => \pixel_counter[12]_i_5_n_0\
    );
\pixel_counter[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \cond42__0\,
      I1 => equa31_relop1,
      I2 => equa28_relop1,
      I3 => stream_in_user_sof,
      I4 => fifo_rd_ack,
      I5 => out_valid,
      O => cond44
    );
\pixel_counter[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => numofpixels_1(12),
      I1 => \pixel_counter_reg_n_0_[12]\,
      O => \pixel_counter[12]_i_9_n_0\
    );
\pixel_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => cond44,
      I2 => pixel_counter0(1),
      O => p_0_in(1)
    );
\pixel_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => cond44,
      I2 => pixel_counter0(2),
      O => p_0_in(2)
    );
\pixel_counter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => cond44,
      I2 => pixel_counter0(3),
      O => p_0_in(3)
    );
\pixel_counter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => cond44,
      I2 => pixel_counter0(4),
      O => p_0_in(4)
    );
\pixel_counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => cond44,
      I2 => pixel_counter0(5),
      O => p_0_in(5)
    );
\pixel_counter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => cond44,
      I2 => pixel_counter0(6),
      O => p_0_in(6)
    );
\pixel_counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => cond44,
      I2 => pixel_counter0(7),
      O => p_0_in(7)
    );
\pixel_counter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => cond44,
      I2 => pixel_counter0(8),
      O => p_0_in(8)
    );
\pixel_counter[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[12]\,
      I1 => cond44,
      I2 => pixel_counter0(9),
      O => p_0_in(9)
    );
\pixel_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(0),
      Q => \pixel_counter_reg_n_0_[0]\
    );
\pixel_counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(10),
      Q => \pixel_counter_reg_n_0_[10]\
    );
\pixel_counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(11),
      Q => \pixel_counter_reg_n_0_[11]\
    );
\pixel_counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(12),
      Q => \pixel_counter_reg_n_0_[12]\
    );
\pixel_counter_reg[12]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_counter_reg[12]_i_15_n_0\,
      CO(2) => \pixel_counter_reg[12]_i_15_n_1\,
      CO(1) => \pixel_counter_reg[12]_i_15_n_2\,
      CO(0) => \pixel_counter_reg[12]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \pixel_counter[12]_i_31_n_0\,
      DI(2) => \pixel_counter[12]_i_32_n_0\,
      DI(1) => \pixel_counter[12]_i_33_n_0\,
      DI(0) => \pixel_counter[12]_i_34_n_0\,
      O(3 downto 0) => \NLW_pixel_counter_reg[12]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_counter[12]_i_35_n_0\,
      S(2) => \pixel_counter[12]_i_36_n_0\,
      S(1) => \pixel_counter[12]_i_37_n_0\,
      S(0) => \pixel_counter[12]_i_38_n_0\
    );
\pixel_counter_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[12]_i_8_n_0\,
      CO(3) => \NLW_pixel_counter_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => less1_relop1,
      CO(1) => \pixel_counter_reg[12]_i_3_n_2\,
      CO(0) => \pixel_counter_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pixel_counter[12]_i_9_n_0\,
      DI(1) => \pixel_counter[12]_i_10_n_0\,
      DI(0) => \pixel_counter[12]_i_11_n_0\,
      O(3 downto 0) => \NLW_pixel_counter_reg[12]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \pixel_counter[12]_i_12_n_0\,
      S(1) => \pixel_counter[12]_i_13_n_0\,
      S(0) => \pixel_counter[12]_i_14_n_0\
    );
\pixel_counter_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[12]_i_15_n_0\,
      CO(3) => \NLW_pixel_counter_reg[12]_i_4_CO_UNCONNECTED\(3),
      CO(2) => less2_relop1,
      CO(1) => \pixel_counter_reg[12]_i_4_n_2\,
      CO(0) => \pixel_counter_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pixel_counter[12]_i_16_n_0\,
      DI(1) => \pixel_counter[12]_i_17_n_0\,
      DI(0) => \pixel_counter[12]_i_18_n_0\,
      O(3 downto 0) => \NLW_pixel_counter_reg[12]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \pixel_counter[12]_i_19_n_0\,
      S(1) => \pixel_counter[12]_i_20_n_0\,
      S(0) => \pixel_counter[12]_i_21_n_0\
    );
\pixel_counter_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[8]_i_2_n_0\,
      CO(3) => \NLW_pixel_counter_reg[12]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \pixel_counter_reg[12]_i_7_n_1\,
      CO(1) => \pixel_counter_reg[12]_i_7_n_2\,
      CO(0) => \pixel_counter_reg[12]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pixel_counter0(12 downto 9),
      S(3) => \pixel_counter_reg_n_0_[12]\,
      S(2) => \pixel_counter_reg_n_0_[11]\,
      S(1) => \pixel_counter_reg_n_0_[10]\,
      S(0) => \pixel_counter_reg_n_0_[9]\
    );
\pixel_counter_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_counter_reg[12]_i_8_n_0\,
      CO(2) => \pixel_counter_reg[12]_i_8_n_1\,
      CO(1) => \pixel_counter_reg[12]_i_8_n_2\,
      CO(0) => \pixel_counter_reg[12]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \pixel_counter[12]_i_23_n_0\,
      DI(2) => \pixel_counter[12]_i_24_n_0\,
      DI(1) => \pixel_counter[12]_i_25_n_0\,
      DI(0) => \pixel_counter[12]_i_26_n_0\,
      O(3 downto 0) => \NLW_pixel_counter_reg[12]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \pixel_counter[12]_i_27_n_0\,
      S(2) => \pixel_counter[12]_i_28_n_0\,
      S(1) => \pixel_counter[12]_i_29_n_0\,
      S(0) => \pixel_counter[12]_i_30_n_0\
    );
\pixel_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(1),
      Q => \pixel_counter_reg_n_0_[1]\
    );
\pixel_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(2),
      Q => \pixel_counter_reg_n_0_[2]\
    );
\pixel_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(3),
      Q => \pixel_counter_reg_n_0_[3]\
    );
\pixel_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(4),
      Q => \pixel_counter_reg_n_0_[4]\
    );
\pixel_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_counter_reg[4]_i_2_n_0\,
      CO(2) => \pixel_counter_reg[4]_i_2_n_1\,
      CO(1) => \pixel_counter_reg[4]_i_2_n_2\,
      CO(0) => \pixel_counter_reg[4]_i_2_n_3\,
      CYINIT => \pixel_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pixel_counter0(4 downto 1),
      S(3) => \pixel_counter_reg_n_0_[4]\,
      S(2) => \pixel_counter_reg_n_0_[3]\,
      S(1) => \pixel_counter_reg_n_0_[2]\,
      S(0) => \pixel_counter_reg_n_0_[1]\
    );
\pixel_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(5),
      Q => \pixel_counter_reg_n_0_[5]\
    );
\pixel_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(6),
      Q => \pixel_counter_reg_n_0_[6]\
    );
\pixel_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(7),
      Q => \pixel_counter_reg_n_0_[7]\
    );
\pixel_counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(8),
      Q => \pixel_counter_reg_n_0_[8]\
    );
\pixel_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[4]_i_2_n_0\,
      CO(3) => \pixel_counter_reg[8]_i_2_n_0\,
      CO(2) => \pixel_counter_reg[8]_i_2_n_1\,
      CO(1) => \pixel_counter_reg[8]_i_2_n_2\,
      CO(0) => \pixel_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pixel_counter0(8 downto 5),
      S(3) => \pixel_counter_reg_n_0_[8]\,
      S(2) => \pixel_counter_reg_n_0_[7]\,
      S(1) => \pixel_counter_reg_n_0_[6]\,
      S(0) => \pixel_counter_reg_n_0_[5]\
    );
\pixel_counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => pixel_counter,
      CLR => reset_out,
      D => p_0_in(9),
      Q => \pixel_counter_reg_n_0_[9]\
    );
valid_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAE040404"
    )
        port map (
      I0 => \cond7__8\,
      I1 => valid_2_i_3_n_0,
      I2 => valid_2_i_4_n_0,
      I3 => stream_in_user_valid,
      I4 => cond58,
      I5 => \data_out_2[23]_i_2_n_0\,
      O => valid_output
    );
valid_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pixel_counter_reg_n_0_[0]\,
      I1 => \data_out_2[23]_i_6_n_0\,
      O => \cond7__8\
    );
valid_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => larger1_relop1,
      I1 => valid_reg,
      I2 => \pixel_counter[12]_i_22_n_0\,
      O => valid_2_i_3_n_0
    );
valid_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \line_counter_reg_n_0_[0]\,
      I1 => cond26,
      I2 => equa7_relop1,
      O => valid_2_i_4_n_0
    );
valid_2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cond26,
      I1 => \line_counter_reg_n_0_[0]\,
      O => cond58
    );
valid_2_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => valid_output,
      Q => adapter_in_valid_out
    );
valid_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => stream_in_user_valid,
      Q => valid_reg
    );
\vlength_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(0),
      Q => vlength_1(0)
    );
\vlength_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(10),
      Q => vlength_1(10)
    );
\vlength_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(11),
      Q => vlength_1(11)
    );
\vlength_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(12),
      Q => vlength_1(12)
    );
\vlength_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(1),
      Q => vlength_1(1)
    );
\vlength_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(2),
      Q => vlength_1(2)
    );
\vlength_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(3),
      Q => vlength_1(3)
    );
\vlength_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(4),
      Q => vlength_1(4)
    );
\vlength_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(5),
      Q => vlength_1(5)
    );
\vlength_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(6),
      Q => vlength_1(6)
    );
\vlength_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(7),
      Q => vlength_1(7)
    );
\vlength_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(8),
      Q => vlength_1(8)
    );
\vlength_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vlength_buf_1(9),
      Q => vlength_1(9)
    );
vlength_buf_1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vlength_buf_1_carry_n_0,
      CO(2) => vlength_buf_1_carry_n_1,
      CO(1) => vlength_buf_1_carry_n_2,
      CO(0) => vlength_buf_1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \numoflines_1_reg[12]_0\(3 downto 0),
      O(3 downto 0) => vlength_buf_1(3 downto 0),
      S(3 downto 0) => \vlength_1_reg[3]_0\(3 downto 0)
    );
\vlength_buf_1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vlength_buf_1_carry_n_0,
      CO(3) => \vlength_buf_1_carry__0_n_0\,
      CO(2) => \vlength_buf_1_carry__0_n_1\,
      CO(1) => \vlength_buf_1_carry__0_n_2\,
      CO(0) => \vlength_buf_1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \numoflines_1_reg[12]_0\(7 downto 4),
      O(3 downto 0) => vlength_buf_1(7 downto 4),
      S(3 downto 0) => \vlength_1_reg[7]_0\(3 downto 0)
    );
\vlength_buf_1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vlength_buf_1_carry__0_n_0\,
      CO(3) => \vlength_buf_1_carry__1_n_0\,
      CO(2) => \vlength_buf_1_carry__1_n_1\,
      CO(1) => \vlength_buf_1_carry__1_n_2\,
      CO(0) => \vlength_buf_1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \numoflines_1_reg[12]_0\(11 downto 8),
      O(3 downto 0) => vlength_buf_1(11 downto 8),
      S(3 downto 0) => \vlength_1_reg[11]_0\(3 downto 0)
    );
\vlength_buf_1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vlength_buf_1_carry__1_n_0\,
      CO(3 downto 0) => \NLW_vlength_buf_1_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vlength_buf_1_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => vlength_buf_1(12),
      S(3 downto 1) => B"000",
      S(0) => \vlength_1_reg[12]_0\(0)
    );
vstart_2_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vstart_output,
      Q => top_user_ctrl_vStart_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_addr_decoder is
  port (
    read_reg_ip_timestamp : out STD_LOGIC_VECTOR ( 0 to 0 );
    write_axi_enable : out STD_LOGIC;
    HDL_Counter_out10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_reg_axi_enable_1_1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI4_Lite_ACLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    data_reg_axi_enable_1_1_reg_1 : in STD_LOGIC;
    auto_ready_dut_enb : in STD_LOGIC;
    Color_Space_Converter_out2_vStart : in STD_LOGIC;
    \Delay5_bypass_delay_reg[2][0]\ : in STD_LOGIC;
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_addr_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_addr_decoder is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^write_axi_enable\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Delay_reg[0][17]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \HDL_Counter_out1[0]_i_1\ : label is "soft_lutpair101";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(12 downto 0) <= \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(12 downto 0);
  \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(12 downto 0) <= \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(12 downto 0);
  \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(12 downto 0) <= \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(12 downto 0);
  write_axi_enable <= \^write_axi_enable\;
\Delay_reg[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_axi_enable\,
      I1 => auto_ready_dut_enb,
      I2 => \Delay5_bypass_delay_reg[2][0]\,
      O => E(0)
    );
\HDL_Counter_out1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_axi_enable\,
      I1 => auto_ready_dut_enb,
      I2 => Color_Space_Converter_out2_vStart,
      O => HDL_Counter_out10
    );
\In3Reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^write_axi_enable\,
      I1 => auto_ready_dut_enb,
      O => data_reg_axi_enable_1_1_reg_0(0)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(0),
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(0)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(10),
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(10)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(11),
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(11)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(12),
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(12)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(1),
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(1)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(2),
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(2)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(3),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(3)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(4),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(4)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(5),
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(5)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(6),
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(6)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(7),
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(7)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(8),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(8)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(9),
      Q => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(9)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(0),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(0)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(10),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(10)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(11),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(11)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(12),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(12)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(1),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(1)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(2),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(2)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(3),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(3)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(4),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(4)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(5),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(5)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(6),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(6)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(7),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(7)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(8),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(8)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(9),
      Q => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(9)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(0),
      Q => \^q\(0)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(10),
      PRE => reset_out,
      Q => \^q\(10)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(11),
      Q => \^q\(11)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(12),
      Q => \^q\(12)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(1),
      Q => \^q\(1)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(2),
      Q => \^q\(2)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(3),
      Q => \^q\(3)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(4),
      Q => \^q\(4)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(5),
      Q => \^q\(5)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(6),
      Q => \^q\(6)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(7),
      PRE => reset_out,
      Q => \^q\(7)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(8),
      PRE => reset_out,
      Q => \^q\(8)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(9),
      PRE => reset_out,
      Q => \^q\(9)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(0),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(0)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(10),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(10)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(11),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(11)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(12),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(12)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(1),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(1)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(2),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(2)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(3),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(3)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(4),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(4)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(5),
      PRE => reset_out,
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(5)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(6),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(6)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(7),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(7)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(8),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(8)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0),
      CLR => reset_out,
      D => \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(9),
      Q => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(9)
    );
data_reg_axi_enable_1_1_reg: unisim.vcomponents.FDPE
     port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      D => data_reg_axi_enable_1_1_reg_1,
      PRE => reset_out,
      Q => \^write_axi_enable\
    );
\hlength_buf_1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(7),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0\(3)
    );
\hlength_buf_1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(6),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0\(2)
    );
\hlength_buf_1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(5),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0\(1)
    );
\hlength_buf_1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(4),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0\(0)
    );
\hlength_buf_1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(11),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0\(3)
    );
\hlength_buf_1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(10),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0\(2)
    );
\hlength_buf_1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(9),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0\(1)
    );
\hlength_buf_1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(8),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0\(0)
    );
\hlength_buf_1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(12),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(0)
    );
hlength_buf_1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(3),
      O => S(3)
    );
hlength_buf_1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(2),
      O => S(2)
    );
hlength_buf_1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(1),
      O => S(1)
    );
hlength_buf_1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(0),
      O => S(0)
    );
\read_reg_ip_timestamp_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      CLR => reset_out,
      D => '1',
      Q => read_reg_ip_timestamp(0)
    );
\vlength_buf_1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(7),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(7),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0\(3)
    );
\vlength_buf_1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(6),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(6),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0\(2)
    );
\vlength_buf_1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(5),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(5),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0\(1)
    );
\vlength_buf_1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(4),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(4),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0\(0)
    );
\vlength_buf_1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(11),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(11),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0\(3)
    );
\vlength_buf_1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(10),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(10),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0\(2)
    );
\vlength_buf_1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(9),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(9),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0\(1)
    );
\vlength_buf_1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(8),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(8),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0\(0)
    );
\vlength_buf_1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(12),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(12),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0)
    );
vlength_buf_1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(3),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(3),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0\(3)
    );
vlength_buf_1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(2),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(2),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0\(2)
    );
vlength_buf_1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(1),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(1),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0\(1)
    );
vlength_buf_1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(0),
      I1 => \^data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(0),
      O => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi_lite_module is
  port (
    FSM_sequential_axi_lite_rstate_reg_0 : out STD_LOGIC;
    \wdata_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    wr_enb_1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_enb_1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \waddr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \waddr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI4_Lite_ARREADY : out STD_LOGIC;
    \FSM_onehot_axi_lite_wstate_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI4_Lite_AWREADY : out STD_LOGIC;
    AXI4_Lite_RDATA : out STD_LOGIC_VECTOR ( 13 downto 0 );
    reset_in : out STD_LOGIC;
    AXI4_Lite_ACLK : in STD_LOGIC;
    write_axi_enable : in STD_LOGIC;
    \AXI4_Lite_RDATA_1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \AXI4_Lite_RDATA_1_reg[12]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    AXI4_Lite_ARVALID : in STD_LOGIC;
    AXI4_Lite_ARADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \AXI4_Lite_RDATA_1_reg[12]_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \AXI4_Lite_RDATA_1_reg[12]_3\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    read_reg_ip_timestamp : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXI4_Lite_RREADY : in STD_LOGIC;
    AXI4_Lite_AWVALID : in STD_LOGIC;
    AXI4_Lite_WVALID : in STD_LOGIC;
    AXI4_Lite_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI4_Lite_BREADY : in STD_LOGIC;
    AXI4_Lite_WDATA : in STD_LOGIC_VECTOR ( 12 downto 0 );
    AXI4_Lite_AWADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Lite_ARESETN : in STD_LOGIC;
    IPCORE_RESETN : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi_lite_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi_lite_module is
  signal \AXI4_Lite_RDATA_1[0]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[0]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[10]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[12]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[12]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[2]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[30]_i_3_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[30]_i_4_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[30]_i_5_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[30]_i_6_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[30]_i_7_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[30]_i_8_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[6]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[8]_i_2_n_0\ : STD_LOGIC;
  signal \AXI4_Lite_RDATA_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_axi_lite_wstate_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\ : STD_LOGIC;
  signal \^fsm_sequential_axi_lite_rstate_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal aw_transfer : STD_LOGIC;
  signal axi_lite_rstate_next : STD_LOGIC;
  signal axi_lite_wstate_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_read : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0\ : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal soft_reset : STD_LOGIC;
  signal soft_reset_i_2_n_0 : STD_LOGIC;
  signal soft_reset_i_3_n_0 : STD_LOGIC;
  signal soft_reset_i_4_n_0 : STD_LOGIC;
  signal strobe_sw : STD_LOGIC;
  signal top_addr_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal top_rd_enb : STD_LOGIC;
  signal top_wr_enb : STD_LOGIC;
  signal \u_Segmentat_ip_addr_decoder_inst/decode_sel_axi4_stream_video_slave_hporch_1_1\ : STD_LOGIC;
  signal \u_Segmentat_ip_addr_decoder_inst/decode_sel_axi4_stream_video_slave_vporch_1_1\ : STD_LOGIC;
  signal w_transfer : STD_LOGIC;
  signal w_transfer_and_wstrb : STD_LOGIC;
  signal waddr_sel : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI4_Lite_ARREADY_INST_0 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of AXI4_Lite_AWREADY_INST_0 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_1[12]_i_5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \AXI4_Lite_RDATA_1[30]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_onehot_axi_lite_wstate[1]_i_1\ : label is "soft_lutpair104";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_axi_lite_wstate_reg[0]\ : label is "iSTATE:010,iSTATE0:100,iSTATE1:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_axi_lite_wstate_reg[1]\ : label is "iSTATE:010,iSTATE0:100,iSTATE1:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_axi_lite_wstate_reg[2]\ : label is "iSTATE:010,iSTATE0:100,iSTATE1:001";
  attribute SOFT_HLUTNM of FSM_sequential_axi_lite_rstate_i_1 : label is "soft_lutpair103";
  attribute FSM_ENCODED_STATES of FSM_sequential_axi_lite_rstate_reg : label is "iSTATE:0,iSTATE0:1";
  attribute SOFT_HLUTNM of \data_reg_axi4_stream_video_slave_hporch_1_1[12]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \data_reg_axi4_stream_video_slave_vporch_1_1[12]_i_1\ : label is "soft_lutpair106";
begin
  \FSM_onehot_axi_lite_wstate_reg[2]_0\(1 downto 0) <= \^fsm_onehot_axi_lite_wstate_reg[2]_0\(1 downto 0);
  FSM_sequential_axi_lite_rstate_reg_0 <= \^fsm_sequential_axi_lite_rstate_reg_0\;
  Q(12 downto 0) <= \^q\(12 downto 0);
AXI4_Lite_ARREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      I1 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      I2 => AXI4_Lite_AWVALID,
      O => AXI4_Lite_ARREADY
    );
AXI4_Lite_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      I1 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      O => AXI4_Lite_AWREADY
    );
\AXI4_Lite_RDATA_1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_0\(0),
      I2 => \AXI4_Lite_RDATA_1[0]_i_2_n_0\,
      I3 => \AXI4_Lite_RDATA_1[0]_i_3_n_0\,
      O => data_read(0)
    );
\AXI4_Lite_RDATA_1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000C0008000000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(0),
      I1 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I2 => top_addr_sel(2),
      I3 => top_addr_sel(0),
      I4 => top_addr_sel(1),
      I5 => write_axi_enable,
      O => \AXI4_Lite_RDATA_1[0]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C0A000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_1\(0),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(0),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[0]_i_3_n_0\
    );
\AXI4_Lite_RDATA_1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_1\(10),
      I2 => \AXI4_Lite_RDATA_1_reg[12]_0\(10),
      I3 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I4 => data_read(30),
      I5 => \AXI4_Lite_RDATA_1[10]_i_2_n_0\,
      O => data_read(10)
    );
\AXI4_Lite_RDATA_1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000C00000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(10),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(10),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[10]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_1\(11),
      I2 => \AXI4_Lite_RDATA_1_reg[12]_0\(11),
      I3 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I4 => data_read(30),
      I5 => \AXI4_Lite_RDATA_1[11]_i_2_n_0\,
      O => data_read(11)
    );
\AXI4_Lite_RDATA_1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000C00000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(11),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(11),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[11]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_1\(12),
      I2 => \AXI4_Lite_RDATA_1_reg[12]_0\(12),
      I3 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I4 => data_read(30),
      I5 => \AXI4_Lite_RDATA_1[12]_i_4_n_0\,
      O => data_read(12)
    );
\AXI4_Lite_RDATA_1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I1 => top_addr_sel(1),
      I2 => top_addr_sel(0),
      I3 => waddr_sel(2),
      I4 => AXI4_Lite_ARVALID,
      I5 => AXI4_Lite_ARADDR(2),
      O => \AXI4_Lite_RDATA_1[12]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080000000800"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I1 => top_addr_sel(0),
      I2 => top_addr_sel(1),
      I3 => waddr_sel(2),
      I4 => AXI4_Lite_ARVALID,
      I5 => AXI4_Lite_ARADDR(2),
      O => \AXI4_Lite_RDATA_1[12]_i_3_n_0\
    );
\AXI4_Lite_RDATA_1[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000C00000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(12),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(12),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[12]_i_4_n_0\
    );
\AXI4_Lite_RDATA_1[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(2),
      I1 => AXI4_Lite_ARVALID,
      I2 => waddr_sel(2),
      O => top_addr_sel(2)
    );
\AXI4_Lite_RDATA_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_1\(1),
      I2 => \AXI4_Lite_RDATA_1_reg[12]_0\(1),
      I3 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I4 => data_read(30),
      I5 => \AXI4_Lite_RDATA_1[1]_i_2_n_0\,
      O => data_read(1)
    );
\AXI4_Lite_RDATA_1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000C00000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(1),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(1),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[1]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_1\(2),
      I2 => \AXI4_Lite_RDATA_1_reg[12]_0\(2),
      I3 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I4 => data_read(30),
      I5 => \AXI4_Lite_RDATA_1[2]_i_2_n_0\,
      O => data_read(2)
    );
\AXI4_Lite_RDATA_1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000C00000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(2),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(2),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[2]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => AXI4_Lite_AWVALID,
      I1 => AXI4_Lite_ARVALID,
      I2 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      I3 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      O => top_rd_enb
    );
\AXI4_Lite_RDATA_1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880008000000000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I1 => \AXI4_Lite_RDATA_1[30]_i_4_n_0\,
      I2 => waddr_sel(2),
      I3 => AXI4_Lite_ARVALID,
      I4 => AXI4_Lite_ARADDR(2),
      I5 => read_reg_ip_timestamp(0),
      O => data_read(30)
    );
\AXI4_Lite_RDATA_1[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000008"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[30]_i_5_n_0\,
      I1 => AXI4_Lite_ARVALID,
      I2 => AXI4_Lite_ARADDR(3),
      I3 => AXI4_Lite_ARADDR(4),
      I4 => \AXI4_Lite_RDATA_1[30]_i_6_n_0\,
      I5 => \AXI4_Lite_RDATA_1[30]_i_7_n_0\,
      O => \AXI4_Lite_RDATA_1[30]_i_3_n_0\
    );
\AXI4_Lite_RDATA_1[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => waddr_sel(1),
      I1 => AXI4_Lite_ARADDR(1),
      I2 => waddr_sel(0),
      I3 => AXI4_Lite_ARVALID,
      I4 => AXI4_Lite_ARADDR(0),
      O => \AXI4_Lite_RDATA_1[30]_i_4_n_0\
    );
\AXI4_Lite_RDATA_1[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(5),
      I1 => AXI4_Lite_ARADDR(6),
      I2 => AXI4_Lite_ARADDR(7),
      I3 => AXI4_Lite_ARADDR(8),
      I4 => AXI4_Lite_ARADDR(10),
      I5 => AXI4_Lite_ARADDR(9),
      O => \AXI4_Lite_RDATA_1[30]_i_5_n_0\
    );
\AXI4_Lite_RDATA_1[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0EEF0"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(13),
      I1 => AXI4_Lite_ARADDR(11),
      I2 => soft_reset_i_2_n_0,
      I3 => AXI4_Lite_ARVALID,
      I4 => AXI4_Lite_ARADDR(12),
      O => \AXI4_Lite_RDATA_1[30]_i_6_n_0\
    );
\AXI4_Lite_RDATA_1[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[30]_i_8_n_0\,
      I1 => AXI4_Lite_ARVALID,
      I2 => waddr_sel(3),
      I3 => waddr_sel(4),
      O => \AXI4_Lite_RDATA_1[30]_i_7_n_0\
    );
\AXI4_Lite_RDATA_1[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => waddr_sel(5),
      I1 => waddr_sel(6),
      I2 => waddr_sel(7),
      I3 => waddr_sel(8),
      I4 => waddr_sel(10),
      I5 => waddr_sel(9),
      O => \AXI4_Lite_RDATA_1[30]_i_8_n_0\
    );
\AXI4_Lite_RDATA_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_1\(3),
      I2 => \AXI4_Lite_RDATA_1_reg[12]_0\(3),
      I3 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I4 => data_read(30),
      I5 => \AXI4_Lite_RDATA_1[3]_i_2_n_0\,
      O => data_read(3)
    );
\AXI4_Lite_RDATA_1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000C00000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(3),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(3),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[3]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_1\(4),
      I2 => \AXI4_Lite_RDATA_1_reg[12]_0\(4),
      I3 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I4 => data_read(30),
      I5 => \AXI4_Lite_RDATA_1[4]_i_2_n_0\,
      O => data_read(4)
    );
\AXI4_Lite_RDATA_1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000C00000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(4),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(4),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[4]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_1\(5),
      I2 => \AXI4_Lite_RDATA_1_reg[12]_0\(5),
      I3 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I4 => data_read(30),
      I5 => \AXI4_Lite_RDATA_1[5]_i_2_n_0\,
      O => data_read(5)
    );
\AXI4_Lite_RDATA_1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000C00000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(5),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(5),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[5]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_1\(6),
      I2 => \AXI4_Lite_RDATA_1_reg[12]_0\(6),
      I3 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I4 => data_read(30),
      I5 => \AXI4_Lite_RDATA_1[6]_i_2_n_0\,
      O => data_read(6)
    );
\AXI4_Lite_RDATA_1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000C00000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(6),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(6),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[6]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_1\(7),
      I2 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I3 => \AXI4_Lite_RDATA_1_reg[12]_0\(7),
      I4 => \AXI4_Lite_RDATA_1[7]_i_2_n_0\,
      O => data_read(7)
    );
\AXI4_Lite_RDATA_1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000C00000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(7),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(7),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[7]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_1\(8),
      I2 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I3 => \AXI4_Lite_RDATA_1_reg[12]_0\(8),
      I4 => \AXI4_Lite_RDATA_1[8]_i_2_n_0\,
      O => data_read(8)
    );
\AXI4_Lite_RDATA_1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000C00000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(8),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(8),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[8]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[12]_i_2_n_0\,
      I1 => \AXI4_Lite_RDATA_1_reg[12]_1\(9),
      I2 => \AXI4_Lite_RDATA_1[12]_i_3_n_0\,
      I3 => \AXI4_Lite_RDATA_1_reg[12]_0\(9),
      I4 => \AXI4_Lite_RDATA_1[9]_i_2_n_0\,
      O => data_read(9)
    );
\AXI4_Lite_RDATA_1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000000C00000"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1_reg[12]_3\(9),
      I1 => \AXI4_Lite_RDATA_1_reg[12]_2\(9),
      I2 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I3 => top_addr_sel(2),
      I4 => top_addr_sel(1),
      I5 => top_addr_sel(0),
      O => \AXI4_Lite_RDATA_1[9]_i_2_n_0\
    );
\AXI4_Lite_RDATA_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(0),
      Q => AXI4_Lite_RDATA(0)
    );
\AXI4_Lite_RDATA_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(10),
      Q => AXI4_Lite_RDATA(10)
    );
\AXI4_Lite_RDATA_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(11),
      Q => AXI4_Lite_RDATA(11)
    );
\AXI4_Lite_RDATA_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(12),
      Q => AXI4_Lite_RDATA(12)
    );
\AXI4_Lite_RDATA_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(1),
      Q => AXI4_Lite_RDATA(1)
    );
\AXI4_Lite_RDATA_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(2),
      Q => AXI4_Lite_RDATA(2)
    );
\AXI4_Lite_RDATA_1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(30),
      Q => AXI4_Lite_RDATA(13)
    );
\AXI4_Lite_RDATA_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(3),
      Q => AXI4_Lite_RDATA(3)
    );
\AXI4_Lite_RDATA_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(4),
      Q => AXI4_Lite_RDATA(4)
    );
\AXI4_Lite_RDATA_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(5),
      Q => AXI4_Lite_RDATA(5)
    );
\AXI4_Lite_RDATA_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(6),
      Q => AXI4_Lite_RDATA(6)
    );
\AXI4_Lite_RDATA_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(7),
      Q => AXI4_Lite_RDATA(7)
    );
\AXI4_Lite_RDATA_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(8),
      Q => AXI4_Lite_RDATA(8)
    );
\AXI4_Lite_RDATA_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => top_rd_enb,
      CLR => reset,
      D => data_read(9),
      Q => AXI4_Lite_RDATA(9)
    );
\FSM_onehot_axi_lite_wstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      I1 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      I2 => AXI4_Lite_AWVALID,
      I3 => AXI4_Lite_BREADY,
      I4 => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(1),
      O => axi_lite_wstate_next(0)
    );
\FSM_onehot_axi_lite_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => AXI4_Lite_AWVALID,
      I1 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      I2 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      I3 => AXI4_Lite_WVALID,
      I4 => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(0),
      O => axi_lite_wstate_next(1)
    );
\FSM_onehot_axi_lite_wstate[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => AXI4_Lite_ARESETN,
      O => reset
    );
\FSM_onehot_axi_lite_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => AXI4_Lite_BREADY,
      I1 => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(1),
      I2 => AXI4_Lite_WVALID,
      I3 => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(0),
      O => axi_lite_wstate_next(2)
    );
\FSM_onehot_axi_lite_wstate_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      D => axi_lite_wstate_next(0),
      PRE => reset,
      Q => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\
    );
\FSM_onehot_axi_lite_wstate_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      CLR => reset,
      D => axi_lite_wstate_next(1),
      Q => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(0)
    );
\FSM_onehot_axi_lite_wstate_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      CLR => reset,
      D => axi_lite_wstate_next(2),
      Q => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(1)
    );
FSM_sequential_axi_lite_rstate_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50505C50"
    )
        port map (
      I0 => AXI4_Lite_RREADY,
      I1 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      I2 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      I3 => AXI4_Lite_ARVALID,
      I4 => AXI4_Lite_AWVALID,
      O => axi_lite_rstate_next
    );
FSM_sequential_axi_lite_rstate_reg: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      CLR => reset,
      D => axi_lite_rstate_next,
      Q => \^fsm_sequential_axi_lite_rstate_reg_0\
    );
\data_reg_axi4_stream_video_slave_hporch_1_1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_Segmentat_ip_addr_decoder_inst/decode_sel_axi4_stream_video_slave_hporch_1_1\,
      I1 => top_wr_enb,
      O => wr_enb_1_reg_1(0)
    );
\data_reg_axi4_stream_video_slave_hporch_1_1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(2),
      I1 => AXI4_Lite_ARVALID,
      I2 => waddr_sel(2),
      I3 => top_addr_sel(0),
      I4 => top_addr_sel(1),
      I5 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      O => \u_Segmentat_ip_addr_decoder_inst/decode_sel_axi4_stream_video_slave_hporch_1_1\
    );
\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0\,
      I1 => waddr_sel(0),
      I2 => AXI4_Lite_ARVALID,
      I3 => AXI4_Lite_ARADDR(0),
      I4 => top_addr_sel(1),
      I5 => top_wr_enb,
      O => \waddr_reg[2]_0\(0)
    );
\data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(1),
      I1 => AXI4_Lite_ARVALID,
      I2 => waddr_sel(1),
      O => top_addr_sel(1)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A80800000000"
    )
        port map (
      I0 => \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0\,
      I1 => waddr_sel(1),
      I2 => AXI4_Lite_ARVALID,
      I3 => AXI4_Lite_ARADDR(1),
      I4 => top_addr_sel(0),
      I5 => top_wr_enb,
      O => \waddr_reg[3]_0\(0)
    );
\data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      I1 => waddr_sel(2),
      I2 => AXI4_Lite_ARVALID,
      I3 => AXI4_Lite_ARADDR(2),
      O => \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0\
    );
\data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(0),
      I1 => AXI4_Lite_ARVALID,
      I2 => waddr_sel(0),
      O => top_addr_sel(0)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_Segmentat_ip_addr_decoder_inst/decode_sel_axi4_stream_video_slave_vporch_1_1\,
      I1 => top_wr_enb,
      O => wr_enb_1_reg_0(0)
    );
\data_reg_axi4_stream_video_slave_vporch_1_1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => AXI4_Lite_ARADDR(2),
      I1 => AXI4_Lite_ARVALID,
      I2 => waddr_sel(2),
      I3 => top_addr_sel(0),
      I4 => top_addr_sel(1),
      I5 => \AXI4_Lite_RDATA_1[30]_i_3_n_0\,
      O => \u_Segmentat_ip_addr_decoder_inst/decode_sel_axi4_stream_video_slave_vporch_1_1\
    );
data_reg_axi_enable_1_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \^q\(0),
      I1 => top_addr_sel(0),
      I2 => top_wr_enb,
      I3 => top_addr_sel(1),
      I4 => \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0\,
      I5 => write_axi_enable,
      O => \wdata_reg[0]_0\
    );
reset_pipe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => AXI4_Lite_ARESETN,
      I1 => soft_reset,
      I2 => IPCORE_RESETN,
      O => reset_in
    );
soft_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => soft_reset_i_2_n_0,
      I1 => \^q\(0),
      I2 => waddr_sel(0),
      I3 => waddr_sel(1),
      I4 => soft_reset_i_3_n_0,
      I5 => soft_reset_i_4_n_0,
      O => strobe_sw
    );
soft_reset_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => waddr_sel(12),
      I1 => waddr_sel(13),
      I2 => waddr_sel(11),
      O => soft_reset_i_2_n_0
    );
soft_reset_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => waddr_sel(5),
      I1 => waddr_sel(4),
      I2 => waddr_sel(3),
      I3 => waddr_sel(2),
      O => soft_reset_i_3_n_0
    );
soft_reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => waddr_sel(6),
      I1 => waddr_sel(7),
      I2 => waddr_sel(8),
      I3 => waddr_sel(9),
      I4 => waddr_sel(10),
      I5 => top_wr_enb,
      O => soft_reset_i_4_n_0
    );
soft_reset_reg: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      CLR => reset,
      D => strobe_sw,
      Q => soft_reset
    );
\waddr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^fsm_sequential_axi_lite_rstate_reg_0\,
      I1 => \FSM_onehot_axi_lite_wstate_reg_n_0_[0]\,
      I2 => AXI4_Lite_AWVALID,
      O => aw_transfer
    );
\waddr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(8),
      Q => waddr_sel(8)
    );
\waddr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(9),
      Q => waddr_sel(9)
    );
\waddr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(10),
      Q => waddr_sel(10)
    );
\waddr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(11),
      Q => waddr_sel(11)
    );
\waddr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(12),
      Q => waddr_sel(12)
    );
\waddr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(13),
      Q => waddr_sel(13)
    );
\waddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(0),
      Q => waddr_sel(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(1),
      Q => waddr_sel(1)
    );
\waddr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(2),
      Q => waddr_sel(2)
    );
\waddr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(3),
      Q => waddr_sel(3)
    );
\waddr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(4),
      Q => waddr_sel(4)
    );
\waddr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(5),
      Q => waddr_sel(5)
    );
\waddr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(6),
      Q => waddr_sel(6)
    );
\waddr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => aw_transfer,
      CLR => reset,
      D => AXI4_Lite_AWADDR(7),
      Q => waddr_sel(7)
    );
\wdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(0),
      I1 => AXI4_Lite_WVALID,
      O => w_transfer
    );
\wdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(0),
      Q => \^q\(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(10),
      Q => \^q\(10)
    );
\wdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(11),
      Q => \^q\(11)
    );
\wdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(12),
      Q => \^q\(12)
    );
\wdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(1),
      Q => \^q\(1)
    );
\wdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(2),
      Q => \^q\(2)
    );
\wdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(3),
      Q => \^q\(3)
    );
\wdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(4),
      Q => \^q\(4)
    );
\wdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(5),
      Q => \^q\(5)
    );
\wdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(6),
      Q => \^q\(6)
    );
\wdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(7),
      Q => \^q\(7)
    );
\wdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(8),
      Q => \^q\(8)
    );
\wdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => w_transfer,
      CLR => reset,
      D => AXI4_Lite_WDATA(9),
      Q => \^q\(9)
    );
wr_enb_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => AXI4_Lite_WSTRB(2),
      I1 => AXI4_Lite_WSTRB(3),
      I2 => AXI4_Lite_WSTRB(0),
      I3 => AXI4_Lite_WSTRB(1),
      I4 => \^fsm_onehot_axi_lite_wstate_reg[2]_0\(0),
      I5 => AXI4_Lite_WVALID,
      O => w_transfer_and_wstrb
    );
wr_enb_1_reg: unisim.vcomponents.FDCE
     port map (
      C => AXI4_Lite_ACLK,
      CE => '1',
      CLR => reset,
      D => w_transfer_and_wstrb,
      Q => top_wr_enb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_reset_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_reset_sync is
  signal reset_pipe : STD_LOGIC;
begin
reset_out_1_reg: unisim.vcomponents.FDPE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      D => reset_pipe,
      PRE => reset_in,
      Q => reset_out
    );
reset_pipe_reg: unisim.vcomponents.FDPE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      D => '0',
      PRE => reset_in,
      Q => reset_pipe
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_MATLAB_Function is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \HDL_Counter_out1_reg[0]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \HDL_Counter_out1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \vStart_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \vStart_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \vStart_reg_reg[7]_1\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \vStart_reg_reg[7]_2\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \vStart_reg_reg[7]_3\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \Delay_reg_reg[0][17]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \RGB1_34__1_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \RGB1_34__0_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    RGB1_34_0 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    RGB3_34_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RGB0_35__0_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \RGB3_34__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RGB0_35__1_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \RGB3_34__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RGB1_35_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \RGB1_35__0_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \RGB1_35__1_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    RGB2_35_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \RGB2_35__0_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \RGB2_35__1_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    RGB3_35_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \RGB3_35__0_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \RGB3_35__1_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Delay_reg_reg[0][16]\ : in STD_LOGIC;
    \Delay5_reg_reg[0][17]\ : in STD_LOGIC;
    \Delay5_reg_reg[1][17]\ : in STD_LOGIC;
    \Delay5_reg_reg[2][17]\ : in STD_LOGIC;
    \Delay4_reg_reg[2][17]\ : in STD_LOGIC;
    \Delay4_reg_reg[2][17]_0\ : in STD_LOGIC;
    \Delay_reg_reg[2][17]\ : in STD_LOGIC;
    \Delay1_reg_reg[2][0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_MATLAB_Function;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_MATLAB_Function is
  signal \Delay1_reg[0][17]_i_10_n_0\ : STD_LOGIC;
  signal \Delay1_reg[0][17]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg[0][17]_i_4_n_0\ : STD_LOGIC;
  signal \Delay1_reg[0][17]_i_6_n_0\ : STD_LOGIC;
  signal \Delay1_reg[0][17]_i_7_n_0\ : STD_LOGIC;
  signal \Delay1_reg[0][17]_i_8_n_0\ : STD_LOGIC;
  signal \Delay1_reg[0][17]_i_9_n_0\ : STD_LOGIC;
  signal \Delay1_reg[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \Delay1_reg[1][17]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg[1][17]_i_4_n_0\ : STD_LOGIC;
  signal \Delay1_reg[1][17]_i_5_n_0\ : STD_LOGIC;
  signal \Delay1_reg[1][17]_i_6_n_0\ : STD_LOGIC;
  signal \Delay1_reg[1][17]_i_7_n_0\ : STD_LOGIC;
  signal \Delay1_reg[1][17]_i_8_n_0\ : STD_LOGIC;
  signal \Delay1_reg[1][17]_i_9_n_0\ : STD_LOGIC;
  signal \Delay1_reg[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \Delay1_reg[2][17]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg[2][17]_i_4_n_0\ : STD_LOGIC;
  signal \Delay1_reg[2][17]_i_5_n_0\ : STD_LOGIC;
  signal \Delay1_reg[2][17]_i_6_n_0\ : STD_LOGIC;
  signal \Delay1_reg[2][17]_i_7_n_0\ : STD_LOGIC;
  signal \Delay1_reg[2][17]_i_8_n_0\ : STD_LOGIC;
  signal \Delay1_reg[2][17]_i_9_n_0\ : STD_LOGIC;
  signal \Delay1_reg[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][11]_i_2_n_1\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][11]_i_2_n_2\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][11]_i_2_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][15]_i_2_n_1\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][15]_i_2_n_2\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][15]_i_2_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][17]_i_3_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][3]_i_2_n_1\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][3]_i_2_n_2\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][3]_i_2_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][7]_i_2_n_1\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][7]_i_2_n_2\ : STD_LOGIC;
  signal \Delay1_reg_reg[0][7]_i_2_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][11]_i_2_n_1\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][11]_i_2_n_2\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][11]_i_2_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][11]_i_2_n_4\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][11]_i_2_n_5\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][11]_i_2_n_6\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][11]_i_2_n_7\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][15]_i_2_n_1\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][15]_i_2_n_2\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][15]_i_2_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][15]_i_2_n_4\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][15]_i_2_n_5\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][15]_i_2_n_6\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][15]_i_2_n_7\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][17]_i_3_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][17]_i_3_n_6\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][17]_i_3_n_7\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][3]_i_2_n_1\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][3]_i_2_n_2\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][3]_i_2_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][3]_i_2_n_4\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][3]_i_2_n_5\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][3]_i_2_n_6\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][3]_i_2_n_7\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][7]_i_2_n_1\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][7]_i_2_n_2\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][7]_i_2_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][7]_i_2_n_4\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][7]_i_2_n_5\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][7]_i_2_n_6\ : STD_LOGIC;
  signal \Delay1_reg_reg[1][7]_i_2_n_7\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][11]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][11]_i_2_n_1\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][11]_i_2_n_2\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][11]_i_2_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][11]_i_2_n_4\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][11]_i_2_n_5\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][11]_i_2_n_6\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][11]_i_2_n_7\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][15]_i_2_n_1\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][15]_i_2_n_2\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][15]_i_2_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][15]_i_2_n_4\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][15]_i_2_n_5\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][15]_i_2_n_6\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][15]_i_2_n_7\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][17]_i_3_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][17]_i_3_n_6\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][17]_i_3_n_7\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][3]_i_2_n_1\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][3]_i_2_n_2\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][3]_i_2_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][3]_i_2_n_4\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][3]_i_2_n_5\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][3]_i_2_n_6\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][3]_i_2_n_7\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][7]_i_2_n_1\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][7]_i_2_n_2\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][7]_i_2_n_3\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][7]_i_2_n_4\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][7]_i_2_n_5\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][7]_i_2_n_6\ : STD_LOGIC;
  signal \Delay1_reg_reg[2][7]_i_2_n_7\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_10_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_11_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_3_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_5_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_7_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_8_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_9_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \Delay4_reg[1][17]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg[1][17]_i_4_n_0\ : STD_LOGIC;
  signal \Delay4_reg[1][17]_i_5_n_0\ : STD_LOGIC;
  signal \Delay4_reg[1][17]_i_6_n_0\ : STD_LOGIC;
  signal \Delay4_reg[1][17]_i_7_n_0\ : STD_LOGIC;
  signal \Delay4_reg[1][17]_i_8_n_0\ : STD_LOGIC;
  signal \Delay4_reg[1][17]_i_9_n_0\ : STD_LOGIC;
  signal \Delay4_reg[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \Delay4_reg[2][17]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg[2][17]_i_4_n_0\ : STD_LOGIC;
  signal \Delay4_reg[2][17]_i_5_n_0\ : STD_LOGIC;
  signal \Delay4_reg[2][17]_i_6_n_0\ : STD_LOGIC;
  signal \Delay4_reg[2][17]_i_7_n_0\ : STD_LOGIC;
  signal \Delay4_reg[2][17]_i_8_n_0\ : STD_LOGIC;
  signal \Delay4_reg[2][17]_i_9_n_0\ : STD_LOGIC;
  signal \Delay4_reg[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][11]_i_2_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][11]_i_2_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][11]_i_2_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][15]_i_2_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][15]_i_2_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][15]_i_2_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_4_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][3]_i_2_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][3]_i_2_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][3]_i_2_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][7]_i_2_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][7]_i_2_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][7]_i_2_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][11]_i_2_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][11]_i_2_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][11]_i_2_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][11]_i_2_n_4\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][11]_i_2_n_5\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][11]_i_2_n_6\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][11]_i_2_n_7\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][15]_i_2_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][15]_i_2_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][15]_i_2_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][15]_i_2_n_4\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][15]_i_2_n_5\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][15]_i_2_n_6\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][15]_i_2_n_7\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][17]_i_3_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][17]_i_3_n_6\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][17]_i_3_n_7\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][3]_i_2_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][3]_i_2_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][3]_i_2_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][3]_i_2_n_4\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][3]_i_2_n_5\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][3]_i_2_n_6\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][3]_i_2_n_7\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][7]_i_2_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][7]_i_2_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][7]_i_2_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][7]_i_2_n_4\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][7]_i_2_n_5\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][7]_i_2_n_6\ : STD_LOGIC;
  signal \Delay4_reg_reg[1][7]_i_2_n_7\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][11]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][11]_i_2_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][11]_i_2_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][11]_i_2_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][11]_i_2_n_4\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][11]_i_2_n_5\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][11]_i_2_n_6\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][11]_i_2_n_7\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][15]_i_2_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][15]_i_2_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][15]_i_2_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][15]_i_2_n_4\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][15]_i_2_n_5\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][15]_i_2_n_6\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][15]_i_2_n_7\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][17]_i_3_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][17]_i_3_n_6\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][17]_i_3_n_7\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][3]_i_2_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][3]_i_2_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][3]_i_2_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][3]_i_2_n_4\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][3]_i_2_n_5\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][3]_i_2_n_6\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][3]_i_2_n_7\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][7]_i_2_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][7]_i_2_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][7]_i_2_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][7]_i_2_n_4\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][7]_i_2_n_5\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][7]_i_2_n_6\ : STD_LOGIC;
  signal \Delay4_reg_reg[2][7]_i_2_n_7\ : STD_LOGIC;
  signal \Delay5_reg[0][17]_i_10_n_0\ : STD_LOGIC;
  signal \Delay5_reg[0][17]_i_4_n_0\ : STD_LOGIC;
  signal \Delay5_reg[0][17]_i_5_n_0\ : STD_LOGIC;
  signal \Delay5_reg[0][17]_i_6_n_0\ : STD_LOGIC;
  signal \Delay5_reg[0][17]_i_7_n_0\ : STD_LOGIC;
  signal \Delay5_reg[0][17]_i_8_n_0\ : STD_LOGIC;
  signal \Delay5_reg[0][17]_i_9_n_0\ : STD_LOGIC;
  signal \Delay5_reg[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \Delay5_reg[1][17]_i_3_n_0\ : STD_LOGIC;
  signal \Delay5_reg[1][17]_i_4_n_0\ : STD_LOGIC;
  signal \Delay5_reg[1][17]_i_5_n_0\ : STD_LOGIC;
  signal \Delay5_reg[1][17]_i_6_n_0\ : STD_LOGIC;
  signal \Delay5_reg[1][17]_i_7_n_0\ : STD_LOGIC;
  signal \Delay5_reg[1][17]_i_8_n_0\ : STD_LOGIC;
  signal \Delay5_reg[1][17]_i_9_n_0\ : STD_LOGIC;
  signal \Delay5_reg[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \Delay5_reg[2][17]_i_3_n_0\ : STD_LOGIC;
  signal \Delay5_reg[2][17]_i_4_n_0\ : STD_LOGIC;
  signal \Delay5_reg[2][17]_i_5_n_0\ : STD_LOGIC;
  signal \Delay5_reg[2][17]_i_6_n_0\ : STD_LOGIC;
  signal \Delay5_reg[2][17]_i_7_n_0\ : STD_LOGIC;
  signal \Delay5_reg[2][17]_i_8_n_0\ : STD_LOGIC;
  signal \Delay5_reg[2][17]_i_9_n_0\ : STD_LOGIC;
  signal \Delay5_reg[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][11]_i_2_n_1\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][11]_i_2_n_2\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][11]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][15]_i_2_n_1\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][15]_i_2_n_2\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][15]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][17]_i_3_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][3]_i_2_n_1\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][3]_i_2_n_2\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][3]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][7]_i_2_n_1\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][7]_i_2_n_2\ : STD_LOGIC;
  signal \Delay5_reg_reg[0][7]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][11]_i_2_n_1\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][11]_i_2_n_2\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][11]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][11]_i_2_n_4\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][11]_i_2_n_5\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][11]_i_2_n_6\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][11]_i_2_n_7\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][15]_i_2_n_1\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][15]_i_2_n_2\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][15]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][15]_i_2_n_4\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][15]_i_2_n_5\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][15]_i_2_n_6\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][15]_i_2_n_7\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][17]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][17]_i_2_n_6\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][17]_i_2_n_7\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][3]_i_2_n_1\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][3]_i_2_n_2\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][3]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][3]_i_2_n_4\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][3]_i_2_n_5\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][3]_i_2_n_6\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][3]_i_2_n_7\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][7]_i_2_n_1\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][7]_i_2_n_2\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][7]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][7]_i_2_n_4\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][7]_i_2_n_5\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][7]_i_2_n_6\ : STD_LOGIC;
  signal \Delay5_reg_reg[1][7]_i_2_n_7\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][11]_i_2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][11]_i_2_n_1\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][11]_i_2_n_2\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][11]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][11]_i_2_n_4\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][11]_i_2_n_5\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][11]_i_2_n_6\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][11]_i_2_n_7\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][15]_i_2_n_1\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][15]_i_2_n_2\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][15]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][15]_i_2_n_4\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][15]_i_2_n_5\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][15]_i_2_n_6\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][15]_i_2_n_7\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][17]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][17]_i_2_n_6\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][17]_i_2_n_7\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][3]_i_2_n_1\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][3]_i_2_n_2\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][3]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][3]_i_2_n_4\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][3]_i_2_n_5\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][3]_i_2_n_6\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][3]_i_2_n_7\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][7]_i_2_n_1\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][7]_i_2_n_2\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][7]_i_2_n_3\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][7]_i_2_n_4\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][7]_i_2_n_5\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][7]_i_2_n_6\ : STD_LOGIC;
  signal \Delay5_reg_reg[2][7]_i_2_n_7\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_10_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_11_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_12_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_13_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_4_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_6_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_9_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \Delay_reg[1][17]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg[1][17]_i_4_n_0\ : STD_LOGIC;
  signal \Delay_reg[1][17]_i_5_n_0\ : STD_LOGIC;
  signal \Delay_reg[1][17]_i_6_n_0\ : STD_LOGIC;
  signal \Delay_reg[1][17]_i_7_n_0\ : STD_LOGIC;
  signal \Delay_reg[1][17]_i_8_n_0\ : STD_LOGIC;
  signal \Delay_reg[1][17]_i_9_n_0\ : STD_LOGIC;
  signal \Delay_reg[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \Delay_reg[2][17]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg[2][17]_i_4_n_0\ : STD_LOGIC;
  signal \Delay_reg[2][17]_i_5_n_0\ : STD_LOGIC;
  signal \Delay_reg[2][17]_i_6_n_0\ : STD_LOGIC;
  signal \Delay_reg[2][17]_i_7_n_0\ : STD_LOGIC;
  signal \Delay_reg[2][17]_i_8_n_0\ : STD_LOGIC;
  signal \Delay_reg[2][17]_i_9_n_0\ : STD_LOGIC;
  signal \Delay_reg[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[0][11]_i_2_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[0][11]_i_2_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[0][11]_i_2_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[0][15]_i_2_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[0][15]_i_2_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[0][15]_i_2_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_5_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[0][3]_i_2_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[0][3]_i_2_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[0][3]_i_2_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[0][7]_i_2_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[0][7]_i_2_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[0][7]_i_2_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[1][11]_i_2_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[1][11]_i_2_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[1][11]_i_2_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[1][11]_i_2_n_4\ : STD_LOGIC;
  signal \Delay_reg_reg[1][11]_i_2_n_5\ : STD_LOGIC;
  signal \Delay_reg_reg[1][11]_i_2_n_6\ : STD_LOGIC;
  signal \Delay_reg_reg[1][11]_i_2_n_7\ : STD_LOGIC;
  signal \Delay_reg_reg[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[1][15]_i_2_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[1][15]_i_2_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[1][15]_i_2_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[1][15]_i_2_n_4\ : STD_LOGIC;
  signal \Delay_reg_reg[1][15]_i_2_n_5\ : STD_LOGIC;
  signal \Delay_reg_reg[1][15]_i_2_n_6\ : STD_LOGIC;
  signal \Delay_reg_reg[1][15]_i_2_n_7\ : STD_LOGIC;
  signal \Delay_reg_reg[1][17]_i_3_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[1][17]_i_3_n_6\ : STD_LOGIC;
  signal \Delay_reg_reg[1][17]_i_3_n_7\ : STD_LOGIC;
  signal \Delay_reg_reg[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[1][3]_i_2_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[1][3]_i_2_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[1][3]_i_2_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[1][3]_i_2_n_4\ : STD_LOGIC;
  signal \Delay_reg_reg[1][3]_i_2_n_5\ : STD_LOGIC;
  signal \Delay_reg_reg[1][3]_i_2_n_6\ : STD_LOGIC;
  signal \Delay_reg_reg[1][3]_i_2_n_7\ : STD_LOGIC;
  signal \Delay_reg_reg[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[1][7]_i_2_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[1][7]_i_2_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[1][7]_i_2_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[1][7]_i_2_n_4\ : STD_LOGIC;
  signal \Delay_reg_reg[1][7]_i_2_n_5\ : STD_LOGIC;
  signal \Delay_reg_reg[1][7]_i_2_n_6\ : STD_LOGIC;
  signal \Delay_reg_reg[1][7]_i_2_n_7\ : STD_LOGIC;
  signal \Delay_reg_reg[2][11]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[2][11]_i_2_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[2][11]_i_2_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[2][11]_i_2_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[2][11]_i_2_n_4\ : STD_LOGIC;
  signal \Delay_reg_reg[2][11]_i_2_n_5\ : STD_LOGIC;
  signal \Delay_reg_reg[2][11]_i_2_n_6\ : STD_LOGIC;
  signal \Delay_reg_reg[2][11]_i_2_n_7\ : STD_LOGIC;
  signal \Delay_reg_reg[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[2][15]_i_2_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[2][15]_i_2_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[2][15]_i_2_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[2][15]_i_2_n_4\ : STD_LOGIC;
  signal \Delay_reg_reg[2][15]_i_2_n_5\ : STD_LOGIC;
  signal \Delay_reg_reg[2][15]_i_2_n_6\ : STD_LOGIC;
  signal \Delay_reg_reg[2][15]_i_2_n_7\ : STD_LOGIC;
  signal \Delay_reg_reg[2][17]_i_3_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[2][17]_i_3_n_6\ : STD_LOGIC;
  signal \Delay_reg_reg[2][17]_i_3_n_7\ : STD_LOGIC;
  signal \Delay_reg_reg[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[2][3]_i_2_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[2][3]_i_2_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[2][3]_i_2_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[2][3]_i_2_n_4\ : STD_LOGIC;
  signal \Delay_reg_reg[2][3]_i_2_n_5\ : STD_LOGIC;
  signal \Delay_reg_reg[2][3]_i_2_n_6\ : STD_LOGIC;
  signal \Delay_reg_reg[2][3]_i_2_n_7\ : STD_LOGIC;
  signal \Delay_reg_reg[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[2][7]_i_2_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[2][7]_i_2_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[2][7]_i_2_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[2][7]_i_2_n_4\ : STD_LOGIC;
  signal \Delay_reg_reg[2][7]_i_2_n_5\ : STD_LOGIC;
  signal \Delay_reg_reg[2][7]_i_2_n_6\ : STD_LOGIC;
  signal \Delay_reg_reg[2][7]_i_2_n_7\ : STD_LOGIC;
  signal RGB0_30 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB0_3365_in : STD_LOGIC;
  signal RGB0_3373_in : STD_LOGIC;
  signal RGB0_3381_in : STD_LOGIC;
  signal \RGB0_34__0_n_100\ : STD_LOGIC;
  signal \RGB0_34__0_n_101\ : STD_LOGIC;
  signal \RGB0_34__0_n_102\ : STD_LOGIC;
  signal \RGB0_34__0_n_103\ : STD_LOGIC;
  signal \RGB0_34__0_n_104\ : STD_LOGIC;
  signal \RGB0_34__0_n_105\ : STD_LOGIC;
  signal \RGB0_34__0_n_70\ : STD_LOGIC;
  signal \RGB0_34__0_n_71\ : STD_LOGIC;
  signal \RGB0_34__0_n_72\ : STD_LOGIC;
  signal \RGB0_34__0_n_73\ : STD_LOGIC;
  signal \RGB0_34__0_n_74\ : STD_LOGIC;
  signal \RGB0_34__0_n_75\ : STD_LOGIC;
  signal \RGB0_34__0_n_76\ : STD_LOGIC;
  signal \RGB0_34__0_n_77\ : STD_LOGIC;
  signal \RGB0_34__0_n_78\ : STD_LOGIC;
  signal \RGB0_34__0_n_79\ : STD_LOGIC;
  signal \RGB0_34__0_n_80\ : STD_LOGIC;
  signal \RGB0_34__0_n_81\ : STD_LOGIC;
  signal \RGB0_34__0_n_82\ : STD_LOGIC;
  signal \RGB0_34__0_n_83\ : STD_LOGIC;
  signal \RGB0_34__0_n_84\ : STD_LOGIC;
  signal \RGB0_34__0_n_85\ : STD_LOGIC;
  signal \RGB0_34__0_n_86\ : STD_LOGIC;
  signal \RGB0_34__0_n_87\ : STD_LOGIC;
  signal \RGB0_34__0_n_88\ : STD_LOGIC;
  signal \RGB0_34__0_n_89\ : STD_LOGIC;
  signal \RGB0_34__0_n_90\ : STD_LOGIC;
  signal \RGB0_34__0_n_91\ : STD_LOGIC;
  signal \RGB0_34__0_n_92\ : STD_LOGIC;
  signal \RGB0_34__0_n_93\ : STD_LOGIC;
  signal \RGB0_34__0_n_94\ : STD_LOGIC;
  signal \RGB0_34__0_n_95\ : STD_LOGIC;
  signal \RGB0_34__0_n_96\ : STD_LOGIC;
  signal \RGB0_34__0_n_97\ : STD_LOGIC;
  signal \RGB0_34__0_n_98\ : STD_LOGIC;
  signal \RGB0_34__0_n_99\ : STD_LOGIC;
  signal \RGB0_34__1_n_100\ : STD_LOGIC;
  signal \RGB0_34__1_n_101\ : STD_LOGIC;
  signal \RGB0_34__1_n_102\ : STD_LOGIC;
  signal \RGB0_34__1_n_103\ : STD_LOGIC;
  signal \RGB0_34__1_n_104\ : STD_LOGIC;
  signal \RGB0_34__1_n_105\ : STD_LOGIC;
  signal \RGB0_34__1_n_70\ : STD_LOGIC;
  signal \RGB0_34__1_n_71\ : STD_LOGIC;
  signal \RGB0_34__1_n_72\ : STD_LOGIC;
  signal \RGB0_34__1_n_73\ : STD_LOGIC;
  signal \RGB0_34__1_n_74\ : STD_LOGIC;
  signal \RGB0_34__1_n_75\ : STD_LOGIC;
  signal \RGB0_34__1_n_76\ : STD_LOGIC;
  signal \RGB0_34__1_n_77\ : STD_LOGIC;
  signal \RGB0_34__1_n_78\ : STD_LOGIC;
  signal \RGB0_34__1_n_79\ : STD_LOGIC;
  signal \RGB0_34__1_n_80\ : STD_LOGIC;
  signal \RGB0_34__1_n_81\ : STD_LOGIC;
  signal \RGB0_34__1_n_82\ : STD_LOGIC;
  signal \RGB0_34__1_n_83\ : STD_LOGIC;
  signal \RGB0_34__1_n_84\ : STD_LOGIC;
  signal \RGB0_34__1_n_85\ : STD_LOGIC;
  signal \RGB0_34__1_n_86\ : STD_LOGIC;
  signal \RGB0_34__1_n_87\ : STD_LOGIC;
  signal \RGB0_34__1_n_88\ : STD_LOGIC;
  signal \RGB0_34__1_n_89\ : STD_LOGIC;
  signal \RGB0_34__1_n_90\ : STD_LOGIC;
  signal \RGB0_34__1_n_91\ : STD_LOGIC;
  signal \RGB0_34__1_n_92\ : STD_LOGIC;
  signal \RGB0_34__1_n_93\ : STD_LOGIC;
  signal \RGB0_34__1_n_94\ : STD_LOGIC;
  signal \RGB0_34__1_n_95\ : STD_LOGIC;
  signal \RGB0_34__1_n_96\ : STD_LOGIC;
  signal \RGB0_34__1_n_97\ : STD_LOGIC;
  signal \RGB0_34__1_n_98\ : STD_LOGIC;
  signal \RGB0_34__1_n_99\ : STD_LOGIC;
  signal RGB0_34_n_100 : STD_LOGIC;
  signal RGB0_34_n_101 : STD_LOGIC;
  signal RGB0_34_n_102 : STD_LOGIC;
  signal RGB0_34_n_103 : STD_LOGIC;
  signal RGB0_34_n_104 : STD_LOGIC;
  signal RGB0_34_n_105 : STD_LOGIC;
  signal RGB0_34_n_74 : STD_LOGIC;
  signal RGB0_34_n_75 : STD_LOGIC;
  signal RGB0_34_n_76 : STD_LOGIC;
  signal RGB0_34_n_77 : STD_LOGIC;
  signal RGB0_34_n_78 : STD_LOGIC;
  signal RGB0_34_n_79 : STD_LOGIC;
  signal RGB0_34_n_80 : STD_LOGIC;
  signal RGB0_34_n_81 : STD_LOGIC;
  signal RGB0_34_n_82 : STD_LOGIC;
  signal RGB0_34_n_83 : STD_LOGIC;
  signal RGB0_34_n_84 : STD_LOGIC;
  signal RGB0_34_n_85 : STD_LOGIC;
  signal RGB0_34_n_86 : STD_LOGIC;
  signal RGB0_34_n_87 : STD_LOGIC;
  signal RGB0_34_n_88 : STD_LOGIC;
  signal RGB0_34_n_89 : STD_LOGIC;
  signal RGB0_34_n_90 : STD_LOGIC;
  signal RGB0_34_n_92 : STD_LOGIC;
  signal RGB0_34_n_93 : STD_LOGIC;
  signal RGB0_34_n_94 : STD_LOGIC;
  signal RGB0_34_n_95 : STD_LOGIC;
  signal RGB0_34_n_96 : STD_LOGIC;
  signal RGB0_34_n_97 : STD_LOGIC;
  signal RGB0_34_n_98 : STD_LOGIC;
  signal RGB0_34_n_99 : STD_LOGIC;
  signal \RGB0_35__0_n_100\ : STD_LOGIC;
  signal \RGB0_35__0_n_101\ : STD_LOGIC;
  signal \RGB0_35__0_n_102\ : STD_LOGIC;
  signal \RGB0_35__0_n_103\ : STD_LOGIC;
  signal \RGB0_35__0_n_104\ : STD_LOGIC;
  signal \RGB0_35__0_n_105\ : STD_LOGIC;
  signal \RGB0_35__0_n_106\ : STD_LOGIC;
  signal \RGB0_35__0_n_107\ : STD_LOGIC;
  signal \RGB0_35__0_n_108\ : STD_LOGIC;
  signal \RGB0_35__0_n_109\ : STD_LOGIC;
  signal \RGB0_35__0_n_110\ : STD_LOGIC;
  signal \RGB0_35__0_n_111\ : STD_LOGIC;
  signal \RGB0_35__0_n_112\ : STD_LOGIC;
  signal \RGB0_35__0_n_113\ : STD_LOGIC;
  signal \RGB0_35__0_n_114\ : STD_LOGIC;
  signal \RGB0_35__0_n_115\ : STD_LOGIC;
  signal \RGB0_35__0_n_116\ : STD_LOGIC;
  signal \RGB0_35__0_n_117\ : STD_LOGIC;
  signal \RGB0_35__0_n_118\ : STD_LOGIC;
  signal \RGB0_35__0_n_119\ : STD_LOGIC;
  signal \RGB0_35__0_n_120\ : STD_LOGIC;
  signal \RGB0_35__0_n_121\ : STD_LOGIC;
  signal \RGB0_35__0_n_122\ : STD_LOGIC;
  signal \RGB0_35__0_n_123\ : STD_LOGIC;
  signal \RGB0_35__0_n_124\ : STD_LOGIC;
  signal \RGB0_35__0_n_125\ : STD_LOGIC;
  signal \RGB0_35__0_n_126\ : STD_LOGIC;
  signal \RGB0_35__0_n_127\ : STD_LOGIC;
  signal \RGB0_35__0_n_128\ : STD_LOGIC;
  signal \RGB0_35__0_n_129\ : STD_LOGIC;
  signal \RGB0_35__0_n_130\ : STD_LOGIC;
  signal \RGB0_35__0_n_131\ : STD_LOGIC;
  signal \RGB0_35__0_n_132\ : STD_LOGIC;
  signal \RGB0_35__0_n_133\ : STD_LOGIC;
  signal \RGB0_35__0_n_134\ : STD_LOGIC;
  signal \RGB0_35__0_n_135\ : STD_LOGIC;
  signal \RGB0_35__0_n_136\ : STD_LOGIC;
  signal \RGB0_35__0_n_137\ : STD_LOGIC;
  signal \RGB0_35__0_n_138\ : STD_LOGIC;
  signal \RGB0_35__0_n_139\ : STD_LOGIC;
  signal \RGB0_35__0_n_140\ : STD_LOGIC;
  signal \RGB0_35__0_n_141\ : STD_LOGIC;
  signal \RGB0_35__0_n_142\ : STD_LOGIC;
  signal \RGB0_35__0_n_143\ : STD_LOGIC;
  signal \RGB0_35__0_n_144\ : STD_LOGIC;
  signal \RGB0_35__0_n_145\ : STD_LOGIC;
  signal \RGB0_35__0_n_146\ : STD_LOGIC;
  signal \RGB0_35__0_n_147\ : STD_LOGIC;
  signal \RGB0_35__0_n_148\ : STD_LOGIC;
  signal \RGB0_35__0_n_149\ : STD_LOGIC;
  signal \RGB0_35__0_n_150\ : STD_LOGIC;
  signal \RGB0_35__0_n_151\ : STD_LOGIC;
  signal \RGB0_35__0_n_152\ : STD_LOGIC;
  signal \RGB0_35__0_n_153\ : STD_LOGIC;
  signal \RGB0_35__0_n_72\ : STD_LOGIC;
  signal \RGB0_35__0_n_73\ : STD_LOGIC;
  signal \RGB0_35__0_n_74\ : STD_LOGIC;
  signal \RGB0_35__0_n_75\ : STD_LOGIC;
  signal \RGB0_35__0_n_76\ : STD_LOGIC;
  signal \RGB0_35__0_n_77\ : STD_LOGIC;
  signal \RGB0_35__0_n_78\ : STD_LOGIC;
  signal \RGB0_35__0_n_79\ : STD_LOGIC;
  signal \RGB0_35__0_n_80\ : STD_LOGIC;
  signal \RGB0_35__0_n_81\ : STD_LOGIC;
  signal \RGB0_35__0_n_82\ : STD_LOGIC;
  signal \RGB0_35__0_n_83\ : STD_LOGIC;
  signal \RGB0_35__0_n_84\ : STD_LOGIC;
  signal \RGB0_35__0_n_85\ : STD_LOGIC;
  signal \RGB0_35__0_n_86\ : STD_LOGIC;
  signal \RGB0_35__0_n_87\ : STD_LOGIC;
  signal \RGB0_35__0_n_88\ : STD_LOGIC;
  signal \RGB0_35__0_n_89\ : STD_LOGIC;
  signal \RGB0_35__0_n_90\ : STD_LOGIC;
  signal \RGB0_35__0_n_91\ : STD_LOGIC;
  signal \RGB0_35__0_n_92\ : STD_LOGIC;
  signal \RGB0_35__0_n_93\ : STD_LOGIC;
  signal \RGB0_35__0_n_94\ : STD_LOGIC;
  signal \RGB0_35__0_n_95\ : STD_LOGIC;
  signal \RGB0_35__0_n_96\ : STD_LOGIC;
  signal \RGB0_35__0_n_97\ : STD_LOGIC;
  signal \RGB0_35__0_n_98\ : STD_LOGIC;
  signal \RGB0_35__0_n_99\ : STD_LOGIC;
  signal \RGB0_35__1_n_100\ : STD_LOGIC;
  signal \RGB0_35__1_n_101\ : STD_LOGIC;
  signal \RGB0_35__1_n_102\ : STD_LOGIC;
  signal \RGB0_35__1_n_103\ : STD_LOGIC;
  signal \RGB0_35__1_n_104\ : STD_LOGIC;
  signal \RGB0_35__1_n_105\ : STD_LOGIC;
  signal \RGB0_35__1_n_106\ : STD_LOGIC;
  signal \RGB0_35__1_n_107\ : STD_LOGIC;
  signal \RGB0_35__1_n_108\ : STD_LOGIC;
  signal \RGB0_35__1_n_109\ : STD_LOGIC;
  signal \RGB0_35__1_n_110\ : STD_LOGIC;
  signal \RGB0_35__1_n_111\ : STD_LOGIC;
  signal \RGB0_35__1_n_112\ : STD_LOGIC;
  signal \RGB0_35__1_n_113\ : STD_LOGIC;
  signal \RGB0_35__1_n_114\ : STD_LOGIC;
  signal \RGB0_35__1_n_115\ : STD_LOGIC;
  signal \RGB0_35__1_n_116\ : STD_LOGIC;
  signal \RGB0_35__1_n_117\ : STD_LOGIC;
  signal \RGB0_35__1_n_118\ : STD_LOGIC;
  signal \RGB0_35__1_n_119\ : STD_LOGIC;
  signal \RGB0_35__1_n_120\ : STD_LOGIC;
  signal \RGB0_35__1_n_121\ : STD_LOGIC;
  signal \RGB0_35__1_n_122\ : STD_LOGIC;
  signal \RGB0_35__1_n_123\ : STD_LOGIC;
  signal \RGB0_35__1_n_124\ : STD_LOGIC;
  signal \RGB0_35__1_n_125\ : STD_LOGIC;
  signal \RGB0_35__1_n_126\ : STD_LOGIC;
  signal \RGB0_35__1_n_127\ : STD_LOGIC;
  signal \RGB0_35__1_n_128\ : STD_LOGIC;
  signal \RGB0_35__1_n_129\ : STD_LOGIC;
  signal \RGB0_35__1_n_130\ : STD_LOGIC;
  signal \RGB0_35__1_n_131\ : STD_LOGIC;
  signal \RGB0_35__1_n_132\ : STD_LOGIC;
  signal \RGB0_35__1_n_133\ : STD_LOGIC;
  signal \RGB0_35__1_n_134\ : STD_LOGIC;
  signal \RGB0_35__1_n_135\ : STD_LOGIC;
  signal \RGB0_35__1_n_136\ : STD_LOGIC;
  signal \RGB0_35__1_n_137\ : STD_LOGIC;
  signal \RGB0_35__1_n_138\ : STD_LOGIC;
  signal \RGB0_35__1_n_139\ : STD_LOGIC;
  signal \RGB0_35__1_n_140\ : STD_LOGIC;
  signal \RGB0_35__1_n_141\ : STD_LOGIC;
  signal \RGB0_35__1_n_142\ : STD_LOGIC;
  signal \RGB0_35__1_n_143\ : STD_LOGIC;
  signal \RGB0_35__1_n_144\ : STD_LOGIC;
  signal \RGB0_35__1_n_145\ : STD_LOGIC;
  signal \RGB0_35__1_n_146\ : STD_LOGIC;
  signal \RGB0_35__1_n_147\ : STD_LOGIC;
  signal \RGB0_35__1_n_148\ : STD_LOGIC;
  signal \RGB0_35__1_n_149\ : STD_LOGIC;
  signal \RGB0_35__1_n_150\ : STD_LOGIC;
  signal \RGB0_35__1_n_151\ : STD_LOGIC;
  signal \RGB0_35__1_n_152\ : STD_LOGIC;
  signal \RGB0_35__1_n_153\ : STD_LOGIC;
  signal \RGB0_35__1_n_72\ : STD_LOGIC;
  signal \RGB0_35__1_n_73\ : STD_LOGIC;
  signal \RGB0_35__1_n_74\ : STD_LOGIC;
  signal \RGB0_35__1_n_75\ : STD_LOGIC;
  signal \RGB0_35__1_n_76\ : STD_LOGIC;
  signal \RGB0_35__1_n_77\ : STD_LOGIC;
  signal \RGB0_35__1_n_78\ : STD_LOGIC;
  signal \RGB0_35__1_n_79\ : STD_LOGIC;
  signal \RGB0_35__1_n_80\ : STD_LOGIC;
  signal \RGB0_35__1_n_81\ : STD_LOGIC;
  signal \RGB0_35__1_n_82\ : STD_LOGIC;
  signal \RGB0_35__1_n_83\ : STD_LOGIC;
  signal \RGB0_35__1_n_84\ : STD_LOGIC;
  signal \RGB0_35__1_n_85\ : STD_LOGIC;
  signal \RGB0_35__1_n_86\ : STD_LOGIC;
  signal \RGB0_35__1_n_87\ : STD_LOGIC;
  signal \RGB0_35__1_n_88\ : STD_LOGIC;
  signal \RGB0_35__1_n_89\ : STD_LOGIC;
  signal \RGB0_35__1_n_90\ : STD_LOGIC;
  signal \RGB0_35__1_n_91\ : STD_LOGIC;
  signal \RGB0_35__1_n_92\ : STD_LOGIC;
  signal \RGB0_35__1_n_93\ : STD_LOGIC;
  signal \RGB0_35__1_n_94\ : STD_LOGIC;
  signal \RGB0_35__1_n_95\ : STD_LOGIC;
  signal \RGB0_35__1_n_96\ : STD_LOGIC;
  signal \RGB0_35__1_n_97\ : STD_LOGIC;
  signal \RGB0_35__1_n_98\ : STD_LOGIC;
  signal \RGB0_35__1_n_99\ : STD_LOGIC;
  signal RGB0_35_n_100 : STD_LOGIC;
  signal RGB0_35_n_101 : STD_LOGIC;
  signal RGB0_35_n_102 : STD_LOGIC;
  signal RGB0_35_n_103 : STD_LOGIC;
  signal RGB0_35_n_104 : STD_LOGIC;
  signal RGB0_35_n_105 : STD_LOGIC;
  signal RGB0_35_n_106 : STD_LOGIC;
  signal RGB0_35_n_107 : STD_LOGIC;
  signal RGB0_35_n_108 : STD_LOGIC;
  signal RGB0_35_n_109 : STD_LOGIC;
  signal RGB0_35_n_110 : STD_LOGIC;
  signal RGB0_35_n_111 : STD_LOGIC;
  signal RGB0_35_n_112 : STD_LOGIC;
  signal RGB0_35_n_113 : STD_LOGIC;
  signal RGB0_35_n_114 : STD_LOGIC;
  signal RGB0_35_n_115 : STD_LOGIC;
  signal RGB0_35_n_116 : STD_LOGIC;
  signal RGB0_35_n_117 : STD_LOGIC;
  signal RGB0_35_n_118 : STD_LOGIC;
  signal RGB0_35_n_119 : STD_LOGIC;
  signal RGB0_35_n_120 : STD_LOGIC;
  signal RGB0_35_n_121 : STD_LOGIC;
  signal RGB0_35_n_122 : STD_LOGIC;
  signal RGB0_35_n_123 : STD_LOGIC;
  signal RGB0_35_n_124 : STD_LOGIC;
  signal RGB0_35_n_125 : STD_LOGIC;
  signal RGB0_35_n_126 : STD_LOGIC;
  signal RGB0_35_n_127 : STD_LOGIC;
  signal RGB0_35_n_128 : STD_LOGIC;
  signal RGB0_35_n_129 : STD_LOGIC;
  signal RGB0_35_n_130 : STD_LOGIC;
  signal RGB0_35_n_131 : STD_LOGIC;
  signal RGB0_35_n_132 : STD_LOGIC;
  signal RGB0_35_n_133 : STD_LOGIC;
  signal RGB0_35_n_134 : STD_LOGIC;
  signal RGB0_35_n_135 : STD_LOGIC;
  signal RGB0_35_n_136 : STD_LOGIC;
  signal RGB0_35_n_137 : STD_LOGIC;
  signal RGB0_35_n_138 : STD_LOGIC;
  signal RGB0_35_n_139 : STD_LOGIC;
  signal RGB0_35_n_140 : STD_LOGIC;
  signal RGB0_35_n_141 : STD_LOGIC;
  signal RGB0_35_n_142 : STD_LOGIC;
  signal RGB0_35_n_143 : STD_LOGIC;
  signal RGB0_35_n_144 : STD_LOGIC;
  signal RGB0_35_n_145 : STD_LOGIC;
  signal RGB0_35_n_146 : STD_LOGIC;
  signal RGB0_35_n_147 : STD_LOGIC;
  signal RGB0_35_n_148 : STD_LOGIC;
  signal RGB0_35_n_149 : STD_LOGIC;
  signal RGB0_35_n_150 : STD_LOGIC;
  signal RGB0_35_n_151 : STD_LOGIC;
  signal RGB0_35_n_152 : STD_LOGIC;
  signal RGB0_35_n_153 : STD_LOGIC;
  signal RGB0_35_n_72 : STD_LOGIC;
  signal RGB0_35_n_73 : STD_LOGIC;
  signal RGB0_35_n_74 : STD_LOGIC;
  signal RGB0_35_n_75 : STD_LOGIC;
  signal RGB0_35_n_76 : STD_LOGIC;
  signal RGB0_35_n_77 : STD_LOGIC;
  signal RGB0_35_n_78 : STD_LOGIC;
  signal RGB0_35_n_79 : STD_LOGIC;
  signal RGB0_35_n_80 : STD_LOGIC;
  signal RGB0_35_n_81 : STD_LOGIC;
  signal RGB0_35_n_82 : STD_LOGIC;
  signal RGB0_35_n_83 : STD_LOGIC;
  signal RGB0_35_n_84 : STD_LOGIC;
  signal RGB0_35_n_85 : STD_LOGIC;
  signal RGB0_35_n_86 : STD_LOGIC;
  signal RGB0_35_n_87 : STD_LOGIC;
  signal RGB0_35_n_88 : STD_LOGIC;
  signal RGB0_35_n_89 : STD_LOGIC;
  signal RGB0_35_n_90 : STD_LOGIC;
  signal RGB0_35_n_91 : STD_LOGIC;
  signal RGB0_35_n_92 : STD_LOGIC;
  signal RGB0_35_n_93 : STD_LOGIC;
  signal RGB0_35_n_94 : STD_LOGIC;
  signal RGB0_35_n_95 : STD_LOGIC;
  signal RGB0_35_n_96 : STD_LOGIC;
  signal RGB0_35_n_97 : STD_LOGIC;
  signal RGB0_35_n_98 : STD_LOGIC;
  signal RGB0_35_n_99 : STD_LOGIC;
  signal RGB1_30 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB1_3342_in : STD_LOGIC;
  signal RGB1_3350_in : STD_LOGIC;
  signal RGB1_3358_in : STD_LOGIC;
  signal \RGB1_34__0_n_100\ : STD_LOGIC;
  signal \RGB1_34__0_n_101\ : STD_LOGIC;
  signal \RGB1_34__0_n_102\ : STD_LOGIC;
  signal \RGB1_34__0_n_103\ : STD_LOGIC;
  signal \RGB1_34__0_n_104\ : STD_LOGIC;
  signal \RGB1_34__0_n_105\ : STD_LOGIC;
  signal \RGB1_34__0_n_70\ : STD_LOGIC;
  signal \RGB1_34__0_n_71\ : STD_LOGIC;
  signal \RGB1_34__0_n_72\ : STD_LOGIC;
  signal \RGB1_34__0_n_73\ : STD_LOGIC;
  signal \RGB1_34__0_n_74\ : STD_LOGIC;
  signal \RGB1_34__0_n_75\ : STD_LOGIC;
  signal \RGB1_34__0_n_76\ : STD_LOGIC;
  signal \RGB1_34__0_n_77\ : STD_LOGIC;
  signal \RGB1_34__0_n_78\ : STD_LOGIC;
  signal \RGB1_34__0_n_79\ : STD_LOGIC;
  signal \RGB1_34__0_n_80\ : STD_LOGIC;
  signal \RGB1_34__0_n_81\ : STD_LOGIC;
  signal \RGB1_34__0_n_82\ : STD_LOGIC;
  signal \RGB1_34__0_n_83\ : STD_LOGIC;
  signal \RGB1_34__0_n_84\ : STD_LOGIC;
  signal \RGB1_34__0_n_85\ : STD_LOGIC;
  signal \RGB1_34__0_n_86\ : STD_LOGIC;
  signal \RGB1_34__0_n_87\ : STD_LOGIC;
  signal \RGB1_34__0_n_88\ : STD_LOGIC;
  signal \RGB1_34__0_n_89\ : STD_LOGIC;
  signal \RGB1_34__0_n_90\ : STD_LOGIC;
  signal \RGB1_34__0_n_91\ : STD_LOGIC;
  signal \RGB1_34__0_n_92\ : STD_LOGIC;
  signal \RGB1_34__0_n_93\ : STD_LOGIC;
  signal \RGB1_34__0_n_94\ : STD_LOGIC;
  signal \RGB1_34__0_n_95\ : STD_LOGIC;
  signal \RGB1_34__0_n_96\ : STD_LOGIC;
  signal \RGB1_34__0_n_97\ : STD_LOGIC;
  signal \RGB1_34__0_n_98\ : STD_LOGIC;
  signal \RGB1_34__0_n_99\ : STD_LOGIC;
  signal \RGB1_34__1_n_100\ : STD_LOGIC;
  signal \RGB1_34__1_n_101\ : STD_LOGIC;
  signal \RGB1_34__1_n_102\ : STD_LOGIC;
  signal \RGB1_34__1_n_103\ : STD_LOGIC;
  signal \RGB1_34__1_n_104\ : STD_LOGIC;
  signal \RGB1_34__1_n_105\ : STD_LOGIC;
  signal \RGB1_34__1_n_70\ : STD_LOGIC;
  signal \RGB1_34__1_n_71\ : STD_LOGIC;
  signal \RGB1_34__1_n_72\ : STD_LOGIC;
  signal \RGB1_34__1_n_73\ : STD_LOGIC;
  signal \RGB1_34__1_n_74\ : STD_LOGIC;
  signal \RGB1_34__1_n_75\ : STD_LOGIC;
  signal \RGB1_34__1_n_76\ : STD_LOGIC;
  signal \RGB1_34__1_n_77\ : STD_LOGIC;
  signal \RGB1_34__1_n_78\ : STD_LOGIC;
  signal \RGB1_34__1_n_79\ : STD_LOGIC;
  signal \RGB1_34__1_n_80\ : STD_LOGIC;
  signal \RGB1_34__1_n_81\ : STD_LOGIC;
  signal \RGB1_34__1_n_82\ : STD_LOGIC;
  signal \RGB1_34__1_n_83\ : STD_LOGIC;
  signal \RGB1_34__1_n_84\ : STD_LOGIC;
  signal \RGB1_34__1_n_85\ : STD_LOGIC;
  signal \RGB1_34__1_n_86\ : STD_LOGIC;
  signal \RGB1_34__1_n_87\ : STD_LOGIC;
  signal \RGB1_34__1_n_88\ : STD_LOGIC;
  signal \RGB1_34__1_n_89\ : STD_LOGIC;
  signal \RGB1_34__1_n_90\ : STD_LOGIC;
  signal \RGB1_34__1_n_91\ : STD_LOGIC;
  signal \RGB1_34__1_n_92\ : STD_LOGIC;
  signal \RGB1_34__1_n_93\ : STD_LOGIC;
  signal \RGB1_34__1_n_94\ : STD_LOGIC;
  signal \RGB1_34__1_n_95\ : STD_LOGIC;
  signal \RGB1_34__1_n_96\ : STD_LOGIC;
  signal \RGB1_34__1_n_97\ : STD_LOGIC;
  signal \RGB1_34__1_n_98\ : STD_LOGIC;
  signal \RGB1_34__1_n_99\ : STD_LOGIC;
  signal RGB1_34_n_100 : STD_LOGIC;
  signal RGB1_34_n_101 : STD_LOGIC;
  signal RGB1_34_n_102 : STD_LOGIC;
  signal RGB1_34_n_103 : STD_LOGIC;
  signal RGB1_34_n_104 : STD_LOGIC;
  signal RGB1_34_n_105 : STD_LOGIC;
  signal RGB1_34_n_70 : STD_LOGIC;
  signal RGB1_34_n_71 : STD_LOGIC;
  signal RGB1_34_n_72 : STD_LOGIC;
  signal RGB1_34_n_73 : STD_LOGIC;
  signal RGB1_34_n_74 : STD_LOGIC;
  signal RGB1_34_n_75 : STD_LOGIC;
  signal RGB1_34_n_76 : STD_LOGIC;
  signal RGB1_34_n_77 : STD_LOGIC;
  signal RGB1_34_n_78 : STD_LOGIC;
  signal RGB1_34_n_79 : STD_LOGIC;
  signal RGB1_34_n_80 : STD_LOGIC;
  signal RGB1_34_n_81 : STD_LOGIC;
  signal RGB1_34_n_82 : STD_LOGIC;
  signal RGB1_34_n_83 : STD_LOGIC;
  signal RGB1_34_n_84 : STD_LOGIC;
  signal RGB1_34_n_85 : STD_LOGIC;
  signal RGB1_34_n_86 : STD_LOGIC;
  signal RGB1_34_n_87 : STD_LOGIC;
  signal RGB1_34_n_88 : STD_LOGIC;
  signal RGB1_34_n_89 : STD_LOGIC;
  signal RGB1_34_n_90 : STD_LOGIC;
  signal RGB1_34_n_91 : STD_LOGIC;
  signal RGB1_34_n_92 : STD_LOGIC;
  signal RGB1_34_n_93 : STD_LOGIC;
  signal RGB1_34_n_94 : STD_LOGIC;
  signal RGB1_34_n_95 : STD_LOGIC;
  signal RGB1_34_n_96 : STD_LOGIC;
  signal RGB1_34_n_97 : STD_LOGIC;
  signal RGB1_34_n_98 : STD_LOGIC;
  signal RGB1_34_n_99 : STD_LOGIC;
  signal \RGB1_35__0_n_100\ : STD_LOGIC;
  signal \RGB1_35__0_n_101\ : STD_LOGIC;
  signal \RGB1_35__0_n_102\ : STD_LOGIC;
  signal \RGB1_35__0_n_103\ : STD_LOGIC;
  signal \RGB1_35__0_n_104\ : STD_LOGIC;
  signal \RGB1_35__0_n_105\ : STD_LOGIC;
  signal \RGB1_35__0_n_106\ : STD_LOGIC;
  signal \RGB1_35__0_n_107\ : STD_LOGIC;
  signal \RGB1_35__0_n_108\ : STD_LOGIC;
  signal \RGB1_35__0_n_109\ : STD_LOGIC;
  signal \RGB1_35__0_n_110\ : STD_LOGIC;
  signal \RGB1_35__0_n_111\ : STD_LOGIC;
  signal \RGB1_35__0_n_112\ : STD_LOGIC;
  signal \RGB1_35__0_n_113\ : STD_LOGIC;
  signal \RGB1_35__0_n_114\ : STD_LOGIC;
  signal \RGB1_35__0_n_115\ : STD_LOGIC;
  signal \RGB1_35__0_n_116\ : STD_LOGIC;
  signal \RGB1_35__0_n_117\ : STD_LOGIC;
  signal \RGB1_35__0_n_118\ : STD_LOGIC;
  signal \RGB1_35__0_n_119\ : STD_LOGIC;
  signal \RGB1_35__0_n_120\ : STD_LOGIC;
  signal \RGB1_35__0_n_121\ : STD_LOGIC;
  signal \RGB1_35__0_n_122\ : STD_LOGIC;
  signal \RGB1_35__0_n_123\ : STD_LOGIC;
  signal \RGB1_35__0_n_124\ : STD_LOGIC;
  signal \RGB1_35__0_n_125\ : STD_LOGIC;
  signal \RGB1_35__0_n_126\ : STD_LOGIC;
  signal \RGB1_35__0_n_127\ : STD_LOGIC;
  signal \RGB1_35__0_n_128\ : STD_LOGIC;
  signal \RGB1_35__0_n_129\ : STD_LOGIC;
  signal \RGB1_35__0_n_130\ : STD_LOGIC;
  signal \RGB1_35__0_n_131\ : STD_LOGIC;
  signal \RGB1_35__0_n_132\ : STD_LOGIC;
  signal \RGB1_35__0_n_133\ : STD_LOGIC;
  signal \RGB1_35__0_n_134\ : STD_LOGIC;
  signal \RGB1_35__0_n_135\ : STD_LOGIC;
  signal \RGB1_35__0_n_136\ : STD_LOGIC;
  signal \RGB1_35__0_n_137\ : STD_LOGIC;
  signal \RGB1_35__0_n_138\ : STD_LOGIC;
  signal \RGB1_35__0_n_139\ : STD_LOGIC;
  signal \RGB1_35__0_n_140\ : STD_LOGIC;
  signal \RGB1_35__0_n_141\ : STD_LOGIC;
  signal \RGB1_35__0_n_142\ : STD_LOGIC;
  signal \RGB1_35__0_n_143\ : STD_LOGIC;
  signal \RGB1_35__0_n_144\ : STD_LOGIC;
  signal \RGB1_35__0_n_145\ : STD_LOGIC;
  signal \RGB1_35__0_n_146\ : STD_LOGIC;
  signal \RGB1_35__0_n_147\ : STD_LOGIC;
  signal \RGB1_35__0_n_148\ : STD_LOGIC;
  signal \RGB1_35__0_n_149\ : STD_LOGIC;
  signal \RGB1_35__0_n_150\ : STD_LOGIC;
  signal \RGB1_35__0_n_151\ : STD_LOGIC;
  signal \RGB1_35__0_n_152\ : STD_LOGIC;
  signal \RGB1_35__0_n_153\ : STD_LOGIC;
  signal \RGB1_35__0_n_72\ : STD_LOGIC;
  signal \RGB1_35__0_n_73\ : STD_LOGIC;
  signal \RGB1_35__0_n_74\ : STD_LOGIC;
  signal \RGB1_35__0_n_75\ : STD_LOGIC;
  signal \RGB1_35__0_n_76\ : STD_LOGIC;
  signal \RGB1_35__0_n_77\ : STD_LOGIC;
  signal \RGB1_35__0_n_78\ : STD_LOGIC;
  signal \RGB1_35__0_n_79\ : STD_LOGIC;
  signal \RGB1_35__0_n_80\ : STD_LOGIC;
  signal \RGB1_35__0_n_81\ : STD_LOGIC;
  signal \RGB1_35__0_n_82\ : STD_LOGIC;
  signal \RGB1_35__0_n_83\ : STD_LOGIC;
  signal \RGB1_35__0_n_84\ : STD_LOGIC;
  signal \RGB1_35__0_n_85\ : STD_LOGIC;
  signal \RGB1_35__0_n_86\ : STD_LOGIC;
  signal \RGB1_35__0_n_87\ : STD_LOGIC;
  signal \RGB1_35__0_n_88\ : STD_LOGIC;
  signal \RGB1_35__0_n_89\ : STD_LOGIC;
  signal \RGB1_35__0_n_90\ : STD_LOGIC;
  signal \RGB1_35__0_n_91\ : STD_LOGIC;
  signal \RGB1_35__0_n_92\ : STD_LOGIC;
  signal \RGB1_35__0_n_93\ : STD_LOGIC;
  signal \RGB1_35__0_n_94\ : STD_LOGIC;
  signal \RGB1_35__0_n_95\ : STD_LOGIC;
  signal \RGB1_35__0_n_96\ : STD_LOGIC;
  signal \RGB1_35__0_n_97\ : STD_LOGIC;
  signal \RGB1_35__0_n_98\ : STD_LOGIC;
  signal \RGB1_35__0_n_99\ : STD_LOGIC;
  signal \RGB1_35__1_n_100\ : STD_LOGIC;
  signal \RGB1_35__1_n_101\ : STD_LOGIC;
  signal \RGB1_35__1_n_102\ : STD_LOGIC;
  signal \RGB1_35__1_n_103\ : STD_LOGIC;
  signal \RGB1_35__1_n_104\ : STD_LOGIC;
  signal \RGB1_35__1_n_105\ : STD_LOGIC;
  signal \RGB1_35__1_n_106\ : STD_LOGIC;
  signal \RGB1_35__1_n_107\ : STD_LOGIC;
  signal \RGB1_35__1_n_108\ : STD_LOGIC;
  signal \RGB1_35__1_n_109\ : STD_LOGIC;
  signal \RGB1_35__1_n_110\ : STD_LOGIC;
  signal \RGB1_35__1_n_111\ : STD_LOGIC;
  signal \RGB1_35__1_n_112\ : STD_LOGIC;
  signal \RGB1_35__1_n_113\ : STD_LOGIC;
  signal \RGB1_35__1_n_114\ : STD_LOGIC;
  signal \RGB1_35__1_n_115\ : STD_LOGIC;
  signal \RGB1_35__1_n_116\ : STD_LOGIC;
  signal \RGB1_35__1_n_117\ : STD_LOGIC;
  signal \RGB1_35__1_n_118\ : STD_LOGIC;
  signal \RGB1_35__1_n_119\ : STD_LOGIC;
  signal \RGB1_35__1_n_120\ : STD_LOGIC;
  signal \RGB1_35__1_n_121\ : STD_LOGIC;
  signal \RGB1_35__1_n_122\ : STD_LOGIC;
  signal \RGB1_35__1_n_123\ : STD_LOGIC;
  signal \RGB1_35__1_n_124\ : STD_LOGIC;
  signal \RGB1_35__1_n_125\ : STD_LOGIC;
  signal \RGB1_35__1_n_126\ : STD_LOGIC;
  signal \RGB1_35__1_n_127\ : STD_LOGIC;
  signal \RGB1_35__1_n_128\ : STD_LOGIC;
  signal \RGB1_35__1_n_129\ : STD_LOGIC;
  signal \RGB1_35__1_n_130\ : STD_LOGIC;
  signal \RGB1_35__1_n_131\ : STD_LOGIC;
  signal \RGB1_35__1_n_132\ : STD_LOGIC;
  signal \RGB1_35__1_n_133\ : STD_LOGIC;
  signal \RGB1_35__1_n_134\ : STD_LOGIC;
  signal \RGB1_35__1_n_135\ : STD_LOGIC;
  signal \RGB1_35__1_n_136\ : STD_LOGIC;
  signal \RGB1_35__1_n_137\ : STD_LOGIC;
  signal \RGB1_35__1_n_138\ : STD_LOGIC;
  signal \RGB1_35__1_n_139\ : STD_LOGIC;
  signal \RGB1_35__1_n_140\ : STD_LOGIC;
  signal \RGB1_35__1_n_141\ : STD_LOGIC;
  signal \RGB1_35__1_n_142\ : STD_LOGIC;
  signal \RGB1_35__1_n_143\ : STD_LOGIC;
  signal \RGB1_35__1_n_144\ : STD_LOGIC;
  signal \RGB1_35__1_n_145\ : STD_LOGIC;
  signal \RGB1_35__1_n_146\ : STD_LOGIC;
  signal \RGB1_35__1_n_147\ : STD_LOGIC;
  signal \RGB1_35__1_n_148\ : STD_LOGIC;
  signal \RGB1_35__1_n_149\ : STD_LOGIC;
  signal \RGB1_35__1_n_150\ : STD_LOGIC;
  signal \RGB1_35__1_n_151\ : STD_LOGIC;
  signal \RGB1_35__1_n_152\ : STD_LOGIC;
  signal \RGB1_35__1_n_153\ : STD_LOGIC;
  signal \RGB1_35__1_n_72\ : STD_LOGIC;
  signal \RGB1_35__1_n_73\ : STD_LOGIC;
  signal \RGB1_35__1_n_74\ : STD_LOGIC;
  signal \RGB1_35__1_n_75\ : STD_LOGIC;
  signal \RGB1_35__1_n_76\ : STD_LOGIC;
  signal \RGB1_35__1_n_77\ : STD_LOGIC;
  signal \RGB1_35__1_n_78\ : STD_LOGIC;
  signal \RGB1_35__1_n_79\ : STD_LOGIC;
  signal \RGB1_35__1_n_80\ : STD_LOGIC;
  signal \RGB1_35__1_n_81\ : STD_LOGIC;
  signal \RGB1_35__1_n_82\ : STD_LOGIC;
  signal \RGB1_35__1_n_83\ : STD_LOGIC;
  signal \RGB1_35__1_n_84\ : STD_LOGIC;
  signal \RGB1_35__1_n_85\ : STD_LOGIC;
  signal \RGB1_35__1_n_86\ : STD_LOGIC;
  signal \RGB1_35__1_n_87\ : STD_LOGIC;
  signal \RGB1_35__1_n_88\ : STD_LOGIC;
  signal \RGB1_35__1_n_89\ : STD_LOGIC;
  signal \RGB1_35__1_n_90\ : STD_LOGIC;
  signal \RGB1_35__1_n_91\ : STD_LOGIC;
  signal \RGB1_35__1_n_92\ : STD_LOGIC;
  signal \RGB1_35__1_n_93\ : STD_LOGIC;
  signal \RGB1_35__1_n_94\ : STD_LOGIC;
  signal \RGB1_35__1_n_95\ : STD_LOGIC;
  signal \RGB1_35__1_n_96\ : STD_LOGIC;
  signal \RGB1_35__1_n_97\ : STD_LOGIC;
  signal \RGB1_35__1_n_98\ : STD_LOGIC;
  signal \RGB1_35__1_n_99\ : STD_LOGIC;
  signal RGB1_35_n_100 : STD_LOGIC;
  signal RGB1_35_n_101 : STD_LOGIC;
  signal RGB1_35_n_102 : STD_LOGIC;
  signal RGB1_35_n_103 : STD_LOGIC;
  signal RGB1_35_n_104 : STD_LOGIC;
  signal RGB1_35_n_105 : STD_LOGIC;
  signal RGB1_35_n_106 : STD_LOGIC;
  signal RGB1_35_n_107 : STD_LOGIC;
  signal RGB1_35_n_108 : STD_LOGIC;
  signal RGB1_35_n_109 : STD_LOGIC;
  signal RGB1_35_n_110 : STD_LOGIC;
  signal RGB1_35_n_111 : STD_LOGIC;
  signal RGB1_35_n_112 : STD_LOGIC;
  signal RGB1_35_n_113 : STD_LOGIC;
  signal RGB1_35_n_114 : STD_LOGIC;
  signal RGB1_35_n_115 : STD_LOGIC;
  signal RGB1_35_n_116 : STD_LOGIC;
  signal RGB1_35_n_117 : STD_LOGIC;
  signal RGB1_35_n_118 : STD_LOGIC;
  signal RGB1_35_n_119 : STD_LOGIC;
  signal RGB1_35_n_120 : STD_LOGIC;
  signal RGB1_35_n_121 : STD_LOGIC;
  signal RGB1_35_n_122 : STD_LOGIC;
  signal RGB1_35_n_123 : STD_LOGIC;
  signal RGB1_35_n_124 : STD_LOGIC;
  signal RGB1_35_n_125 : STD_LOGIC;
  signal RGB1_35_n_126 : STD_LOGIC;
  signal RGB1_35_n_127 : STD_LOGIC;
  signal RGB1_35_n_128 : STD_LOGIC;
  signal RGB1_35_n_129 : STD_LOGIC;
  signal RGB1_35_n_130 : STD_LOGIC;
  signal RGB1_35_n_131 : STD_LOGIC;
  signal RGB1_35_n_132 : STD_LOGIC;
  signal RGB1_35_n_133 : STD_LOGIC;
  signal RGB1_35_n_134 : STD_LOGIC;
  signal RGB1_35_n_135 : STD_LOGIC;
  signal RGB1_35_n_136 : STD_LOGIC;
  signal RGB1_35_n_137 : STD_LOGIC;
  signal RGB1_35_n_138 : STD_LOGIC;
  signal RGB1_35_n_139 : STD_LOGIC;
  signal RGB1_35_n_140 : STD_LOGIC;
  signal RGB1_35_n_141 : STD_LOGIC;
  signal RGB1_35_n_142 : STD_LOGIC;
  signal RGB1_35_n_143 : STD_LOGIC;
  signal RGB1_35_n_144 : STD_LOGIC;
  signal RGB1_35_n_145 : STD_LOGIC;
  signal RGB1_35_n_146 : STD_LOGIC;
  signal RGB1_35_n_147 : STD_LOGIC;
  signal RGB1_35_n_148 : STD_LOGIC;
  signal RGB1_35_n_149 : STD_LOGIC;
  signal RGB1_35_n_150 : STD_LOGIC;
  signal RGB1_35_n_151 : STD_LOGIC;
  signal RGB1_35_n_152 : STD_LOGIC;
  signal RGB1_35_n_153 : STD_LOGIC;
  signal RGB1_35_n_72 : STD_LOGIC;
  signal RGB1_35_n_73 : STD_LOGIC;
  signal RGB1_35_n_74 : STD_LOGIC;
  signal RGB1_35_n_75 : STD_LOGIC;
  signal RGB1_35_n_76 : STD_LOGIC;
  signal RGB1_35_n_77 : STD_LOGIC;
  signal RGB1_35_n_78 : STD_LOGIC;
  signal RGB1_35_n_79 : STD_LOGIC;
  signal RGB1_35_n_80 : STD_LOGIC;
  signal RGB1_35_n_81 : STD_LOGIC;
  signal RGB1_35_n_82 : STD_LOGIC;
  signal RGB1_35_n_83 : STD_LOGIC;
  signal RGB1_35_n_84 : STD_LOGIC;
  signal RGB1_35_n_85 : STD_LOGIC;
  signal RGB1_35_n_86 : STD_LOGIC;
  signal RGB1_35_n_87 : STD_LOGIC;
  signal RGB1_35_n_88 : STD_LOGIC;
  signal RGB1_35_n_89 : STD_LOGIC;
  signal RGB1_35_n_90 : STD_LOGIC;
  signal RGB1_35_n_91 : STD_LOGIC;
  signal RGB1_35_n_92 : STD_LOGIC;
  signal RGB1_35_n_93 : STD_LOGIC;
  signal RGB1_35_n_94 : STD_LOGIC;
  signal RGB1_35_n_95 : STD_LOGIC;
  signal RGB1_35_n_96 : STD_LOGIC;
  signal RGB1_35_n_97 : STD_LOGIC;
  signal RGB1_35_n_98 : STD_LOGIC;
  signal RGB1_35_n_99 : STD_LOGIC;
  signal RGB2_30 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB2_3321_in : STD_LOGIC;
  signal RGB2_3329_in : STD_LOGIC;
  signal RGB2_3337_in : STD_LOGIC;
  signal \RGB2_34__0_n_100\ : STD_LOGIC;
  signal \RGB2_34__0_n_101\ : STD_LOGIC;
  signal \RGB2_34__0_n_102\ : STD_LOGIC;
  signal \RGB2_34__0_n_103\ : STD_LOGIC;
  signal \RGB2_34__0_n_104\ : STD_LOGIC;
  signal \RGB2_34__0_n_105\ : STD_LOGIC;
  signal \RGB2_34__0_n_70\ : STD_LOGIC;
  signal \RGB2_34__0_n_71\ : STD_LOGIC;
  signal \RGB2_34__0_n_72\ : STD_LOGIC;
  signal \RGB2_34__0_n_73\ : STD_LOGIC;
  signal \RGB2_34__0_n_74\ : STD_LOGIC;
  signal \RGB2_34__0_n_75\ : STD_LOGIC;
  signal \RGB2_34__0_n_76\ : STD_LOGIC;
  signal \RGB2_34__0_n_77\ : STD_LOGIC;
  signal \RGB2_34__0_n_78\ : STD_LOGIC;
  signal \RGB2_34__0_n_79\ : STD_LOGIC;
  signal \RGB2_34__0_n_80\ : STD_LOGIC;
  signal \RGB2_34__0_n_81\ : STD_LOGIC;
  signal \RGB2_34__0_n_82\ : STD_LOGIC;
  signal \RGB2_34__0_n_83\ : STD_LOGIC;
  signal \RGB2_34__0_n_84\ : STD_LOGIC;
  signal \RGB2_34__0_n_85\ : STD_LOGIC;
  signal \RGB2_34__0_n_86\ : STD_LOGIC;
  signal \RGB2_34__0_n_87\ : STD_LOGIC;
  signal \RGB2_34__0_n_88\ : STD_LOGIC;
  signal \RGB2_34__0_n_89\ : STD_LOGIC;
  signal \RGB2_34__0_n_90\ : STD_LOGIC;
  signal \RGB2_34__0_n_91\ : STD_LOGIC;
  signal \RGB2_34__0_n_92\ : STD_LOGIC;
  signal \RGB2_34__0_n_93\ : STD_LOGIC;
  signal \RGB2_34__0_n_94\ : STD_LOGIC;
  signal \RGB2_34__0_n_95\ : STD_LOGIC;
  signal \RGB2_34__0_n_96\ : STD_LOGIC;
  signal \RGB2_34__0_n_97\ : STD_LOGIC;
  signal \RGB2_34__0_n_98\ : STD_LOGIC;
  signal \RGB2_34__0_n_99\ : STD_LOGIC;
  signal \RGB2_34__1_n_100\ : STD_LOGIC;
  signal \RGB2_34__1_n_101\ : STD_LOGIC;
  signal \RGB2_34__1_n_102\ : STD_LOGIC;
  signal \RGB2_34__1_n_103\ : STD_LOGIC;
  signal \RGB2_34__1_n_104\ : STD_LOGIC;
  signal \RGB2_34__1_n_105\ : STD_LOGIC;
  signal \RGB2_34__1_n_70\ : STD_LOGIC;
  signal \RGB2_34__1_n_71\ : STD_LOGIC;
  signal \RGB2_34__1_n_72\ : STD_LOGIC;
  signal \RGB2_34__1_n_73\ : STD_LOGIC;
  signal \RGB2_34__1_n_74\ : STD_LOGIC;
  signal \RGB2_34__1_n_75\ : STD_LOGIC;
  signal \RGB2_34__1_n_76\ : STD_LOGIC;
  signal \RGB2_34__1_n_77\ : STD_LOGIC;
  signal \RGB2_34__1_n_78\ : STD_LOGIC;
  signal \RGB2_34__1_n_79\ : STD_LOGIC;
  signal \RGB2_34__1_n_80\ : STD_LOGIC;
  signal \RGB2_34__1_n_81\ : STD_LOGIC;
  signal \RGB2_34__1_n_82\ : STD_LOGIC;
  signal \RGB2_34__1_n_83\ : STD_LOGIC;
  signal \RGB2_34__1_n_84\ : STD_LOGIC;
  signal \RGB2_34__1_n_85\ : STD_LOGIC;
  signal \RGB2_34__1_n_86\ : STD_LOGIC;
  signal \RGB2_34__1_n_87\ : STD_LOGIC;
  signal \RGB2_34__1_n_88\ : STD_LOGIC;
  signal \RGB2_34__1_n_89\ : STD_LOGIC;
  signal \RGB2_34__1_n_90\ : STD_LOGIC;
  signal \RGB2_34__1_n_91\ : STD_LOGIC;
  signal \RGB2_34__1_n_92\ : STD_LOGIC;
  signal \RGB2_34__1_n_93\ : STD_LOGIC;
  signal \RGB2_34__1_n_94\ : STD_LOGIC;
  signal \RGB2_34__1_n_95\ : STD_LOGIC;
  signal \RGB2_34__1_n_96\ : STD_LOGIC;
  signal \RGB2_34__1_n_97\ : STD_LOGIC;
  signal \RGB2_34__1_n_98\ : STD_LOGIC;
  signal \RGB2_34__1_n_99\ : STD_LOGIC;
  signal RGB2_34_n_100 : STD_LOGIC;
  signal RGB2_34_n_101 : STD_LOGIC;
  signal RGB2_34_n_102 : STD_LOGIC;
  signal RGB2_34_n_103 : STD_LOGIC;
  signal RGB2_34_n_104 : STD_LOGIC;
  signal RGB2_34_n_105 : STD_LOGIC;
  signal RGB2_34_n_70 : STD_LOGIC;
  signal RGB2_34_n_71 : STD_LOGIC;
  signal RGB2_34_n_72 : STD_LOGIC;
  signal RGB2_34_n_73 : STD_LOGIC;
  signal RGB2_34_n_74 : STD_LOGIC;
  signal RGB2_34_n_75 : STD_LOGIC;
  signal RGB2_34_n_76 : STD_LOGIC;
  signal RGB2_34_n_77 : STD_LOGIC;
  signal RGB2_34_n_78 : STD_LOGIC;
  signal RGB2_34_n_79 : STD_LOGIC;
  signal RGB2_34_n_80 : STD_LOGIC;
  signal RGB2_34_n_81 : STD_LOGIC;
  signal RGB2_34_n_82 : STD_LOGIC;
  signal RGB2_34_n_83 : STD_LOGIC;
  signal RGB2_34_n_84 : STD_LOGIC;
  signal RGB2_34_n_85 : STD_LOGIC;
  signal RGB2_34_n_86 : STD_LOGIC;
  signal RGB2_34_n_87 : STD_LOGIC;
  signal RGB2_34_n_88 : STD_LOGIC;
  signal RGB2_34_n_89 : STD_LOGIC;
  signal RGB2_34_n_90 : STD_LOGIC;
  signal RGB2_34_n_91 : STD_LOGIC;
  signal RGB2_34_n_92 : STD_LOGIC;
  signal RGB2_34_n_93 : STD_LOGIC;
  signal RGB2_34_n_94 : STD_LOGIC;
  signal RGB2_34_n_95 : STD_LOGIC;
  signal RGB2_34_n_96 : STD_LOGIC;
  signal RGB2_34_n_97 : STD_LOGIC;
  signal RGB2_34_n_98 : STD_LOGIC;
  signal RGB2_34_n_99 : STD_LOGIC;
  signal \RGB2_35__0_n_100\ : STD_LOGIC;
  signal \RGB2_35__0_n_101\ : STD_LOGIC;
  signal \RGB2_35__0_n_102\ : STD_LOGIC;
  signal \RGB2_35__0_n_103\ : STD_LOGIC;
  signal \RGB2_35__0_n_104\ : STD_LOGIC;
  signal \RGB2_35__0_n_105\ : STD_LOGIC;
  signal \RGB2_35__0_n_106\ : STD_LOGIC;
  signal \RGB2_35__0_n_107\ : STD_LOGIC;
  signal \RGB2_35__0_n_108\ : STD_LOGIC;
  signal \RGB2_35__0_n_109\ : STD_LOGIC;
  signal \RGB2_35__0_n_110\ : STD_LOGIC;
  signal \RGB2_35__0_n_111\ : STD_LOGIC;
  signal \RGB2_35__0_n_112\ : STD_LOGIC;
  signal \RGB2_35__0_n_113\ : STD_LOGIC;
  signal \RGB2_35__0_n_114\ : STD_LOGIC;
  signal \RGB2_35__0_n_115\ : STD_LOGIC;
  signal \RGB2_35__0_n_116\ : STD_LOGIC;
  signal \RGB2_35__0_n_117\ : STD_LOGIC;
  signal \RGB2_35__0_n_118\ : STD_LOGIC;
  signal \RGB2_35__0_n_119\ : STD_LOGIC;
  signal \RGB2_35__0_n_120\ : STD_LOGIC;
  signal \RGB2_35__0_n_121\ : STD_LOGIC;
  signal \RGB2_35__0_n_122\ : STD_LOGIC;
  signal \RGB2_35__0_n_123\ : STD_LOGIC;
  signal \RGB2_35__0_n_124\ : STD_LOGIC;
  signal \RGB2_35__0_n_125\ : STD_LOGIC;
  signal \RGB2_35__0_n_126\ : STD_LOGIC;
  signal \RGB2_35__0_n_127\ : STD_LOGIC;
  signal \RGB2_35__0_n_128\ : STD_LOGIC;
  signal \RGB2_35__0_n_129\ : STD_LOGIC;
  signal \RGB2_35__0_n_130\ : STD_LOGIC;
  signal \RGB2_35__0_n_131\ : STD_LOGIC;
  signal \RGB2_35__0_n_132\ : STD_LOGIC;
  signal \RGB2_35__0_n_133\ : STD_LOGIC;
  signal \RGB2_35__0_n_134\ : STD_LOGIC;
  signal \RGB2_35__0_n_135\ : STD_LOGIC;
  signal \RGB2_35__0_n_136\ : STD_LOGIC;
  signal \RGB2_35__0_n_137\ : STD_LOGIC;
  signal \RGB2_35__0_n_138\ : STD_LOGIC;
  signal \RGB2_35__0_n_139\ : STD_LOGIC;
  signal \RGB2_35__0_n_140\ : STD_LOGIC;
  signal \RGB2_35__0_n_141\ : STD_LOGIC;
  signal \RGB2_35__0_n_142\ : STD_LOGIC;
  signal \RGB2_35__0_n_143\ : STD_LOGIC;
  signal \RGB2_35__0_n_144\ : STD_LOGIC;
  signal \RGB2_35__0_n_145\ : STD_LOGIC;
  signal \RGB2_35__0_n_146\ : STD_LOGIC;
  signal \RGB2_35__0_n_147\ : STD_LOGIC;
  signal \RGB2_35__0_n_148\ : STD_LOGIC;
  signal \RGB2_35__0_n_149\ : STD_LOGIC;
  signal \RGB2_35__0_n_150\ : STD_LOGIC;
  signal \RGB2_35__0_n_151\ : STD_LOGIC;
  signal \RGB2_35__0_n_152\ : STD_LOGIC;
  signal \RGB2_35__0_n_153\ : STD_LOGIC;
  signal \RGB2_35__0_n_72\ : STD_LOGIC;
  signal \RGB2_35__0_n_73\ : STD_LOGIC;
  signal \RGB2_35__0_n_74\ : STD_LOGIC;
  signal \RGB2_35__0_n_75\ : STD_LOGIC;
  signal \RGB2_35__0_n_76\ : STD_LOGIC;
  signal \RGB2_35__0_n_77\ : STD_LOGIC;
  signal \RGB2_35__0_n_78\ : STD_LOGIC;
  signal \RGB2_35__0_n_79\ : STD_LOGIC;
  signal \RGB2_35__0_n_80\ : STD_LOGIC;
  signal \RGB2_35__0_n_81\ : STD_LOGIC;
  signal \RGB2_35__0_n_82\ : STD_LOGIC;
  signal \RGB2_35__0_n_83\ : STD_LOGIC;
  signal \RGB2_35__0_n_84\ : STD_LOGIC;
  signal \RGB2_35__0_n_85\ : STD_LOGIC;
  signal \RGB2_35__0_n_86\ : STD_LOGIC;
  signal \RGB2_35__0_n_87\ : STD_LOGIC;
  signal \RGB2_35__0_n_88\ : STD_LOGIC;
  signal \RGB2_35__0_n_89\ : STD_LOGIC;
  signal \RGB2_35__0_n_90\ : STD_LOGIC;
  signal \RGB2_35__0_n_91\ : STD_LOGIC;
  signal \RGB2_35__0_n_92\ : STD_LOGIC;
  signal \RGB2_35__0_n_93\ : STD_LOGIC;
  signal \RGB2_35__0_n_94\ : STD_LOGIC;
  signal \RGB2_35__0_n_95\ : STD_LOGIC;
  signal \RGB2_35__0_n_96\ : STD_LOGIC;
  signal \RGB2_35__0_n_97\ : STD_LOGIC;
  signal \RGB2_35__0_n_98\ : STD_LOGIC;
  signal \RGB2_35__0_n_99\ : STD_LOGIC;
  signal \RGB2_35__1_n_100\ : STD_LOGIC;
  signal \RGB2_35__1_n_101\ : STD_LOGIC;
  signal \RGB2_35__1_n_102\ : STD_LOGIC;
  signal \RGB2_35__1_n_103\ : STD_LOGIC;
  signal \RGB2_35__1_n_104\ : STD_LOGIC;
  signal \RGB2_35__1_n_105\ : STD_LOGIC;
  signal \RGB2_35__1_n_106\ : STD_LOGIC;
  signal \RGB2_35__1_n_107\ : STD_LOGIC;
  signal \RGB2_35__1_n_108\ : STD_LOGIC;
  signal \RGB2_35__1_n_109\ : STD_LOGIC;
  signal \RGB2_35__1_n_110\ : STD_LOGIC;
  signal \RGB2_35__1_n_111\ : STD_LOGIC;
  signal \RGB2_35__1_n_112\ : STD_LOGIC;
  signal \RGB2_35__1_n_113\ : STD_LOGIC;
  signal \RGB2_35__1_n_114\ : STD_LOGIC;
  signal \RGB2_35__1_n_115\ : STD_LOGIC;
  signal \RGB2_35__1_n_116\ : STD_LOGIC;
  signal \RGB2_35__1_n_117\ : STD_LOGIC;
  signal \RGB2_35__1_n_118\ : STD_LOGIC;
  signal \RGB2_35__1_n_119\ : STD_LOGIC;
  signal \RGB2_35__1_n_120\ : STD_LOGIC;
  signal \RGB2_35__1_n_121\ : STD_LOGIC;
  signal \RGB2_35__1_n_122\ : STD_LOGIC;
  signal \RGB2_35__1_n_123\ : STD_LOGIC;
  signal \RGB2_35__1_n_124\ : STD_LOGIC;
  signal \RGB2_35__1_n_125\ : STD_LOGIC;
  signal \RGB2_35__1_n_126\ : STD_LOGIC;
  signal \RGB2_35__1_n_127\ : STD_LOGIC;
  signal \RGB2_35__1_n_128\ : STD_LOGIC;
  signal \RGB2_35__1_n_129\ : STD_LOGIC;
  signal \RGB2_35__1_n_130\ : STD_LOGIC;
  signal \RGB2_35__1_n_131\ : STD_LOGIC;
  signal \RGB2_35__1_n_132\ : STD_LOGIC;
  signal \RGB2_35__1_n_133\ : STD_LOGIC;
  signal \RGB2_35__1_n_134\ : STD_LOGIC;
  signal \RGB2_35__1_n_135\ : STD_LOGIC;
  signal \RGB2_35__1_n_136\ : STD_LOGIC;
  signal \RGB2_35__1_n_137\ : STD_LOGIC;
  signal \RGB2_35__1_n_138\ : STD_LOGIC;
  signal \RGB2_35__1_n_139\ : STD_LOGIC;
  signal \RGB2_35__1_n_140\ : STD_LOGIC;
  signal \RGB2_35__1_n_141\ : STD_LOGIC;
  signal \RGB2_35__1_n_142\ : STD_LOGIC;
  signal \RGB2_35__1_n_143\ : STD_LOGIC;
  signal \RGB2_35__1_n_144\ : STD_LOGIC;
  signal \RGB2_35__1_n_145\ : STD_LOGIC;
  signal \RGB2_35__1_n_146\ : STD_LOGIC;
  signal \RGB2_35__1_n_147\ : STD_LOGIC;
  signal \RGB2_35__1_n_148\ : STD_LOGIC;
  signal \RGB2_35__1_n_149\ : STD_LOGIC;
  signal \RGB2_35__1_n_150\ : STD_LOGIC;
  signal \RGB2_35__1_n_151\ : STD_LOGIC;
  signal \RGB2_35__1_n_152\ : STD_LOGIC;
  signal \RGB2_35__1_n_153\ : STD_LOGIC;
  signal \RGB2_35__1_n_72\ : STD_LOGIC;
  signal \RGB2_35__1_n_73\ : STD_LOGIC;
  signal \RGB2_35__1_n_74\ : STD_LOGIC;
  signal \RGB2_35__1_n_75\ : STD_LOGIC;
  signal \RGB2_35__1_n_76\ : STD_LOGIC;
  signal \RGB2_35__1_n_77\ : STD_LOGIC;
  signal \RGB2_35__1_n_78\ : STD_LOGIC;
  signal \RGB2_35__1_n_79\ : STD_LOGIC;
  signal \RGB2_35__1_n_80\ : STD_LOGIC;
  signal \RGB2_35__1_n_81\ : STD_LOGIC;
  signal \RGB2_35__1_n_82\ : STD_LOGIC;
  signal \RGB2_35__1_n_83\ : STD_LOGIC;
  signal \RGB2_35__1_n_84\ : STD_LOGIC;
  signal \RGB2_35__1_n_85\ : STD_LOGIC;
  signal \RGB2_35__1_n_86\ : STD_LOGIC;
  signal \RGB2_35__1_n_87\ : STD_LOGIC;
  signal \RGB2_35__1_n_88\ : STD_LOGIC;
  signal \RGB2_35__1_n_89\ : STD_LOGIC;
  signal \RGB2_35__1_n_90\ : STD_LOGIC;
  signal \RGB2_35__1_n_91\ : STD_LOGIC;
  signal \RGB2_35__1_n_92\ : STD_LOGIC;
  signal \RGB2_35__1_n_93\ : STD_LOGIC;
  signal \RGB2_35__1_n_94\ : STD_LOGIC;
  signal \RGB2_35__1_n_95\ : STD_LOGIC;
  signal \RGB2_35__1_n_96\ : STD_LOGIC;
  signal \RGB2_35__1_n_97\ : STD_LOGIC;
  signal \RGB2_35__1_n_98\ : STD_LOGIC;
  signal \RGB2_35__1_n_99\ : STD_LOGIC;
  signal RGB2_35_n_100 : STD_LOGIC;
  signal RGB2_35_n_101 : STD_LOGIC;
  signal RGB2_35_n_102 : STD_LOGIC;
  signal RGB2_35_n_103 : STD_LOGIC;
  signal RGB2_35_n_104 : STD_LOGIC;
  signal RGB2_35_n_105 : STD_LOGIC;
  signal RGB2_35_n_106 : STD_LOGIC;
  signal RGB2_35_n_107 : STD_LOGIC;
  signal RGB2_35_n_108 : STD_LOGIC;
  signal RGB2_35_n_109 : STD_LOGIC;
  signal RGB2_35_n_110 : STD_LOGIC;
  signal RGB2_35_n_111 : STD_LOGIC;
  signal RGB2_35_n_112 : STD_LOGIC;
  signal RGB2_35_n_113 : STD_LOGIC;
  signal RGB2_35_n_114 : STD_LOGIC;
  signal RGB2_35_n_115 : STD_LOGIC;
  signal RGB2_35_n_116 : STD_LOGIC;
  signal RGB2_35_n_117 : STD_LOGIC;
  signal RGB2_35_n_118 : STD_LOGIC;
  signal RGB2_35_n_119 : STD_LOGIC;
  signal RGB2_35_n_120 : STD_LOGIC;
  signal RGB2_35_n_121 : STD_LOGIC;
  signal RGB2_35_n_122 : STD_LOGIC;
  signal RGB2_35_n_123 : STD_LOGIC;
  signal RGB2_35_n_124 : STD_LOGIC;
  signal RGB2_35_n_125 : STD_LOGIC;
  signal RGB2_35_n_126 : STD_LOGIC;
  signal RGB2_35_n_127 : STD_LOGIC;
  signal RGB2_35_n_128 : STD_LOGIC;
  signal RGB2_35_n_129 : STD_LOGIC;
  signal RGB2_35_n_130 : STD_LOGIC;
  signal RGB2_35_n_131 : STD_LOGIC;
  signal RGB2_35_n_132 : STD_LOGIC;
  signal RGB2_35_n_133 : STD_LOGIC;
  signal RGB2_35_n_134 : STD_LOGIC;
  signal RGB2_35_n_135 : STD_LOGIC;
  signal RGB2_35_n_136 : STD_LOGIC;
  signal RGB2_35_n_137 : STD_LOGIC;
  signal RGB2_35_n_138 : STD_LOGIC;
  signal RGB2_35_n_139 : STD_LOGIC;
  signal RGB2_35_n_140 : STD_LOGIC;
  signal RGB2_35_n_141 : STD_LOGIC;
  signal RGB2_35_n_142 : STD_LOGIC;
  signal RGB2_35_n_143 : STD_LOGIC;
  signal RGB2_35_n_144 : STD_LOGIC;
  signal RGB2_35_n_145 : STD_LOGIC;
  signal RGB2_35_n_146 : STD_LOGIC;
  signal RGB2_35_n_147 : STD_LOGIC;
  signal RGB2_35_n_148 : STD_LOGIC;
  signal RGB2_35_n_149 : STD_LOGIC;
  signal RGB2_35_n_150 : STD_LOGIC;
  signal RGB2_35_n_151 : STD_LOGIC;
  signal RGB2_35_n_152 : STD_LOGIC;
  signal RGB2_35_n_153 : STD_LOGIC;
  signal RGB2_35_n_72 : STD_LOGIC;
  signal RGB2_35_n_73 : STD_LOGIC;
  signal RGB2_35_n_74 : STD_LOGIC;
  signal RGB2_35_n_75 : STD_LOGIC;
  signal RGB2_35_n_76 : STD_LOGIC;
  signal RGB2_35_n_77 : STD_LOGIC;
  signal RGB2_35_n_78 : STD_LOGIC;
  signal RGB2_35_n_79 : STD_LOGIC;
  signal RGB2_35_n_80 : STD_LOGIC;
  signal RGB2_35_n_81 : STD_LOGIC;
  signal RGB2_35_n_82 : STD_LOGIC;
  signal RGB2_35_n_83 : STD_LOGIC;
  signal RGB2_35_n_84 : STD_LOGIC;
  signal RGB2_35_n_85 : STD_LOGIC;
  signal RGB2_35_n_86 : STD_LOGIC;
  signal RGB2_35_n_87 : STD_LOGIC;
  signal RGB2_35_n_88 : STD_LOGIC;
  signal RGB2_35_n_89 : STD_LOGIC;
  signal RGB2_35_n_90 : STD_LOGIC;
  signal RGB2_35_n_91 : STD_LOGIC;
  signal RGB2_35_n_92 : STD_LOGIC;
  signal RGB2_35_n_93 : STD_LOGIC;
  signal RGB2_35_n_94 : STD_LOGIC;
  signal RGB2_35_n_95 : STD_LOGIC;
  signal RGB2_35_n_96 : STD_LOGIC;
  signal RGB2_35_n_97 : STD_LOGIC;
  signal RGB2_35_n_98 : STD_LOGIC;
  signal RGB2_35_n_99 : STD_LOGIC;
  signal RGB3_30 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB3_330_in : STD_LOGIC;
  signal RGB3_3316_in : STD_LOGIC;
  signal RGB3_338_in : STD_LOGIC;
  signal \RGB3_34__0_n_100\ : STD_LOGIC;
  signal \RGB3_34__0_n_101\ : STD_LOGIC;
  signal \RGB3_34__0_n_102\ : STD_LOGIC;
  signal \RGB3_34__0_n_103\ : STD_LOGIC;
  signal \RGB3_34__0_n_104\ : STD_LOGIC;
  signal \RGB3_34__0_n_105\ : STD_LOGIC;
  signal \RGB3_34__0_n_70\ : STD_LOGIC;
  signal \RGB3_34__0_n_71\ : STD_LOGIC;
  signal \RGB3_34__0_n_72\ : STD_LOGIC;
  signal \RGB3_34__0_n_73\ : STD_LOGIC;
  signal \RGB3_34__0_n_74\ : STD_LOGIC;
  signal \RGB3_34__0_n_75\ : STD_LOGIC;
  signal \RGB3_34__0_n_76\ : STD_LOGIC;
  signal \RGB3_34__0_n_77\ : STD_LOGIC;
  signal \RGB3_34__0_n_78\ : STD_LOGIC;
  signal \RGB3_34__0_n_79\ : STD_LOGIC;
  signal \RGB3_34__0_n_80\ : STD_LOGIC;
  signal \RGB3_34__0_n_81\ : STD_LOGIC;
  signal \RGB3_34__0_n_82\ : STD_LOGIC;
  signal \RGB3_34__0_n_83\ : STD_LOGIC;
  signal \RGB3_34__0_n_84\ : STD_LOGIC;
  signal \RGB3_34__0_n_85\ : STD_LOGIC;
  signal \RGB3_34__0_n_86\ : STD_LOGIC;
  signal \RGB3_34__0_n_87\ : STD_LOGIC;
  signal \RGB3_34__0_n_88\ : STD_LOGIC;
  signal \RGB3_34__0_n_89\ : STD_LOGIC;
  signal \RGB3_34__0_n_90\ : STD_LOGIC;
  signal \RGB3_34__0_n_91\ : STD_LOGIC;
  signal \RGB3_34__0_n_92\ : STD_LOGIC;
  signal \RGB3_34__0_n_93\ : STD_LOGIC;
  signal \RGB3_34__0_n_94\ : STD_LOGIC;
  signal \RGB3_34__0_n_95\ : STD_LOGIC;
  signal \RGB3_34__0_n_96\ : STD_LOGIC;
  signal \RGB3_34__0_n_97\ : STD_LOGIC;
  signal \RGB3_34__0_n_98\ : STD_LOGIC;
  signal \RGB3_34__0_n_99\ : STD_LOGIC;
  signal \RGB3_34__1_n_100\ : STD_LOGIC;
  signal \RGB3_34__1_n_101\ : STD_LOGIC;
  signal \RGB3_34__1_n_102\ : STD_LOGIC;
  signal \RGB3_34__1_n_103\ : STD_LOGIC;
  signal \RGB3_34__1_n_104\ : STD_LOGIC;
  signal \RGB3_34__1_n_105\ : STD_LOGIC;
  signal \RGB3_34__1_n_69\ : STD_LOGIC;
  signal \RGB3_34__1_n_70\ : STD_LOGIC;
  signal \RGB3_34__1_n_71\ : STD_LOGIC;
  signal \RGB3_34__1_n_72\ : STD_LOGIC;
  signal \RGB3_34__1_n_73\ : STD_LOGIC;
  signal \RGB3_34__1_n_74\ : STD_LOGIC;
  signal \RGB3_34__1_n_75\ : STD_LOGIC;
  signal \RGB3_34__1_n_76\ : STD_LOGIC;
  signal \RGB3_34__1_n_77\ : STD_LOGIC;
  signal \RGB3_34__1_n_78\ : STD_LOGIC;
  signal \RGB3_34__1_n_79\ : STD_LOGIC;
  signal \RGB3_34__1_n_80\ : STD_LOGIC;
  signal \RGB3_34__1_n_81\ : STD_LOGIC;
  signal \RGB3_34__1_n_82\ : STD_LOGIC;
  signal \RGB3_34__1_n_83\ : STD_LOGIC;
  signal \RGB3_34__1_n_84\ : STD_LOGIC;
  signal \RGB3_34__1_n_85\ : STD_LOGIC;
  signal \RGB3_34__1_n_86\ : STD_LOGIC;
  signal \RGB3_34__1_n_87\ : STD_LOGIC;
  signal \RGB3_34__1_n_88\ : STD_LOGIC;
  signal \RGB3_34__1_n_89\ : STD_LOGIC;
  signal \RGB3_34__1_n_90\ : STD_LOGIC;
  signal \RGB3_34__1_n_91\ : STD_LOGIC;
  signal \RGB3_34__1_n_92\ : STD_LOGIC;
  signal \RGB3_34__1_n_93\ : STD_LOGIC;
  signal \RGB3_34__1_n_94\ : STD_LOGIC;
  signal \RGB3_34__1_n_95\ : STD_LOGIC;
  signal \RGB3_34__1_n_96\ : STD_LOGIC;
  signal \RGB3_34__1_n_97\ : STD_LOGIC;
  signal \RGB3_34__1_n_98\ : STD_LOGIC;
  signal \RGB3_34__1_n_99\ : STD_LOGIC;
  signal RGB3_34_n_100 : STD_LOGIC;
  signal RGB3_34_n_101 : STD_LOGIC;
  signal RGB3_34_n_102 : STD_LOGIC;
  signal RGB3_34_n_103 : STD_LOGIC;
  signal RGB3_34_n_104 : STD_LOGIC;
  signal RGB3_34_n_105 : STD_LOGIC;
  signal RGB3_34_n_70 : STD_LOGIC;
  signal RGB3_34_n_71 : STD_LOGIC;
  signal RGB3_34_n_72 : STD_LOGIC;
  signal RGB3_34_n_73 : STD_LOGIC;
  signal RGB3_34_n_74 : STD_LOGIC;
  signal RGB3_34_n_75 : STD_LOGIC;
  signal RGB3_34_n_76 : STD_LOGIC;
  signal RGB3_34_n_77 : STD_LOGIC;
  signal RGB3_34_n_78 : STD_LOGIC;
  signal RGB3_34_n_79 : STD_LOGIC;
  signal RGB3_34_n_80 : STD_LOGIC;
  signal RGB3_34_n_81 : STD_LOGIC;
  signal RGB3_34_n_82 : STD_LOGIC;
  signal RGB3_34_n_83 : STD_LOGIC;
  signal RGB3_34_n_84 : STD_LOGIC;
  signal RGB3_34_n_85 : STD_LOGIC;
  signal RGB3_34_n_86 : STD_LOGIC;
  signal RGB3_34_n_87 : STD_LOGIC;
  signal RGB3_34_n_88 : STD_LOGIC;
  signal RGB3_34_n_89 : STD_LOGIC;
  signal RGB3_34_n_90 : STD_LOGIC;
  signal RGB3_34_n_91 : STD_LOGIC;
  signal RGB3_34_n_92 : STD_LOGIC;
  signal RGB3_34_n_93 : STD_LOGIC;
  signal RGB3_34_n_94 : STD_LOGIC;
  signal RGB3_34_n_95 : STD_LOGIC;
  signal RGB3_34_n_96 : STD_LOGIC;
  signal RGB3_34_n_97 : STD_LOGIC;
  signal RGB3_34_n_98 : STD_LOGIC;
  signal RGB3_34_n_99 : STD_LOGIC;
  signal \RGB3_35__0_n_100\ : STD_LOGIC;
  signal \RGB3_35__0_n_101\ : STD_LOGIC;
  signal \RGB3_35__0_n_102\ : STD_LOGIC;
  signal \RGB3_35__0_n_103\ : STD_LOGIC;
  signal \RGB3_35__0_n_104\ : STD_LOGIC;
  signal \RGB3_35__0_n_105\ : STD_LOGIC;
  signal \RGB3_35__0_n_106\ : STD_LOGIC;
  signal \RGB3_35__0_n_107\ : STD_LOGIC;
  signal \RGB3_35__0_n_108\ : STD_LOGIC;
  signal \RGB3_35__0_n_109\ : STD_LOGIC;
  signal \RGB3_35__0_n_110\ : STD_LOGIC;
  signal \RGB3_35__0_n_111\ : STD_LOGIC;
  signal \RGB3_35__0_n_112\ : STD_LOGIC;
  signal \RGB3_35__0_n_113\ : STD_LOGIC;
  signal \RGB3_35__0_n_114\ : STD_LOGIC;
  signal \RGB3_35__0_n_115\ : STD_LOGIC;
  signal \RGB3_35__0_n_116\ : STD_LOGIC;
  signal \RGB3_35__0_n_117\ : STD_LOGIC;
  signal \RGB3_35__0_n_118\ : STD_LOGIC;
  signal \RGB3_35__0_n_119\ : STD_LOGIC;
  signal \RGB3_35__0_n_120\ : STD_LOGIC;
  signal \RGB3_35__0_n_121\ : STD_LOGIC;
  signal \RGB3_35__0_n_122\ : STD_LOGIC;
  signal \RGB3_35__0_n_123\ : STD_LOGIC;
  signal \RGB3_35__0_n_124\ : STD_LOGIC;
  signal \RGB3_35__0_n_125\ : STD_LOGIC;
  signal \RGB3_35__0_n_126\ : STD_LOGIC;
  signal \RGB3_35__0_n_127\ : STD_LOGIC;
  signal \RGB3_35__0_n_128\ : STD_LOGIC;
  signal \RGB3_35__0_n_129\ : STD_LOGIC;
  signal \RGB3_35__0_n_130\ : STD_LOGIC;
  signal \RGB3_35__0_n_131\ : STD_LOGIC;
  signal \RGB3_35__0_n_132\ : STD_LOGIC;
  signal \RGB3_35__0_n_133\ : STD_LOGIC;
  signal \RGB3_35__0_n_134\ : STD_LOGIC;
  signal \RGB3_35__0_n_135\ : STD_LOGIC;
  signal \RGB3_35__0_n_136\ : STD_LOGIC;
  signal \RGB3_35__0_n_137\ : STD_LOGIC;
  signal \RGB3_35__0_n_138\ : STD_LOGIC;
  signal \RGB3_35__0_n_139\ : STD_LOGIC;
  signal \RGB3_35__0_n_140\ : STD_LOGIC;
  signal \RGB3_35__0_n_141\ : STD_LOGIC;
  signal \RGB3_35__0_n_142\ : STD_LOGIC;
  signal \RGB3_35__0_n_143\ : STD_LOGIC;
  signal \RGB3_35__0_n_144\ : STD_LOGIC;
  signal \RGB3_35__0_n_145\ : STD_LOGIC;
  signal \RGB3_35__0_n_146\ : STD_LOGIC;
  signal \RGB3_35__0_n_147\ : STD_LOGIC;
  signal \RGB3_35__0_n_148\ : STD_LOGIC;
  signal \RGB3_35__0_n_149\ : STD_LOGIC;
  signal \RGB3_35__0_n_150\ : STD_LOGIC;
  signal \RGB3_35__0_n_151\ : STD_LOGIC;
  signal \RGB3_35__0_n_152\ : STD_LOGIC;
  signal \RGB3_35__0_n_153\ : STD_LOGIC;
  signal \RGB3_35__0_n_72\ : STD_LOGIC;
  signal \RGB3_35__0_n_73\ : STD_LOGIC;
  signal \RGB3_35__0_n_74\ : STD_LOGIC;
  signal \RGB3_35__0_n_75\ : STD_LOGIC;
  signal \RGB3_35__0_n_76\ : STD_LOGIC;
  signal \RGB3_35__0_n_77\ : STD_LOGIC;
  signal \RGB3_35__0_n_78\ : STD_LOGIC;
  signal \RGB3_35__0_n_79\ : STD_LOGIC;
  signal \RGB3_35__0_n_80\ : STD_LOGIC;
  signal \RGB3_35__0_n_81\ : STD_LOGIC;
  signal \RGB3_35__0_n_82\ : STD_LOGIC;
  signal \RGB3_35__0_n_83\ : STD_LOGIC;
  signal \RGB3_35__0_n_84\ : STD_LOGIC;
  signal \RGB3_35__0_n_85\ : STD_LOGIC;
  signal \RGB3_35__0_n_86\ : STD_LOGIC;
  signal \RGB3_35__0_n_87\ : STD_LOGIC;
  signal \RGB3_35__0_n_88\ : STD_LOGIC;
  signal \RGB3_35__0_n_89\ : STD_LOGIC;
  signal \RGB3_35__0_n_90\ : STD_LOGIC;
  signal \RGB3_35__0_n_91\ : STD_LOGIC;
  signal \RGB3_35__0_n_92\ : STD_LOGIC;
  signal \RGB3_35__0_n_93\ : STD_LOGIC;
  signal \RGB3_35__0_n_94\ : STD_LOGIC;
  signal \RGB3_35__0_n_95\ : STD_LOGIC;
  signal \RGB3_35__0_n_96\ : STD_LOGIC;
  signal \RGB3_35__0_n_97\ : STD_LOGIC;
  signal \RGB3_35__0_n_98\ : STD_LOGIC;
  signal \RGB3_35__0_n_99\ : STD_LOGIC;
  signal \RGB3_35__1_n_100\ : STD_LOGIC;
  signal \RGB3_35__1_n_101\ : STD_LOGIC;
  signal \RGB3_35__1_n_102\ : STD_LOGIC;
  signal \RGB3_35__1_n_103\ : STD_LOGIC;
  signal \RGB3_35__1_n_104\ : STD_LOGIC;
  signal \RGB3_35__1_n_105\ : STD_LOGIC;
  signal \RGB3_35__1_n_106\ : STD_LOGIC;
  signal \RGB3_35__1_n_107\ : STD_LOGIC;
  signal \RGB3_35__1_n_108\ : STD_LOGIC;
  signal \RGB3_35__1_n_109\ : STD_LOGIC;
  signal \RGB3_35__1_n_110\ : STD_LOGIC;
  signal \RGB3_35__1_n_111\ : STD_LOGIC;
  signal \RGB3_35__1_n_112\ : STD_LOGIC;
  signal \RGB3_35__1_n_113\ : STD_LOGIC;
  signal \RGB3_35__1_n_114\ : STD_LOGIC;
  signal \RGB3_35__1_n_115\ : STD_LOGIC;
  signal \RGB3_35__1_n_116\ : STD_LOGIC;
  signal \RGB3_35__1_n_117\ : STD_LOGIC;
  signal \RGB3_35__1_n_118\ : STD_LOGIC;
  signal \RGB3_35__1_n_119\ : STD_LOGIC;
  signal \RGB3_35__1_n_120\ : STD_LOGIC;
  signal \RGB3_35__1_n_121\ : STD_LOGIC;
  signal \RGB3_35__1_n_122\ : STD_LOGIC;
  signal \RGB3_35__1_n_123\ : STD_LOGIC;
  signal \RGB3_35__1_n_124\ : STD_LOGIC;
  signal \RGB3_35__1_n_125\ : STD_LOGIC;
  signal \RGB3_35__1_n_126\ : STD_LOGIC;
  signal \RGB3_35__1_n_127\ : STD_LOGIC;
  signal \RGB3_35__1_n_128\ : STD_LOGIC;
  signal \RGB3_35__1_n_129\ : STD_LOGIC;
  signal \RGB3_35__1_n_130\ : STD_LOGIC;
  signal \RGB3_35__1_n_131\ : STD_LOGIC;
  signal \RGB3_35__1_n_132\ : STD_LOGIC;
  signal \RGB3_35__1_n_133\ : STD_LOGIC;
  signal \RGB3_35__1_n_134\ : STD_LOGIC;
  signal \RGB3_35__1_n_135\ : STD_LOGIC;
  signal \RGB3_35__1_n_136\ : STD_LOGIC;
  signal \RGB3_35__1_n_137\ : STD_LOGIC;
  signal \RGB3_35__1_n_138\ : STD_LOGIC;
  signal \RGB3_35__1_n_139\ : STD_LOGIC;
  signal \RGB3_35__1_n_140\ : STD_LOGIC;
  signal \RGB3_35__1_n_141\ : STD_LOGIC;
  signal \RGB3_35__1_n_142\ : STD_LOGIC;
  signal \RGB3_35__1_n_143\ : STD_LOGIC;
  signal \RGB3_35__1_n_144\ : STD_LOGIC;
  signal \RGB3_35__1_n_145\ : STD_LOGIC;
  signal \RGB3_35__1_n_146\ : STD_LOGIC;
  signal \RGB3_35__1_n_147\ : STD_LOGIC;
  signal \RGB3_35__1_n_148\ : STD_LOGIC;
  signal \RGB3_35__1_n_149\ : STD_LOGIC;
  signal \RGB3_35__1_n_150\ : STD_LOGIC;
  signal \RGB3_35__1_n_151\ : STD_LOGIC;
  signal \RGB3_35__1_n_152\ : STD_LOGIC;
  signal \RGB3_35__1_n_153\ : STD_LOGIC;
  signal \RGB3_35__1_n_72\ : STD_LOGIC;
  signal \RGB3_35__1_n_73\ : STD_LOGIC;
  signal \RGB3_35__1_n_74\ : STD_LOGIC;
  signal \RGB3_35__1_n_75\ : STD_LOGIC;
  signal \RGB3_35__1_n_76\ : STD_LOGIC;
  signal \RGB3_35__1_n_77\ : STD_LOGIC;
  signal \RGB3_35__1_n_78\ : STD_LOGIC;
  signal \RGB3_35__1_n_79\ : STD_LOGIC;
  signal \RGB3_35__1_n_80\ : STD_LOGIC;
  signal \RGB3_35__1_n_81\ : STD_LOGIC;
  signal \RGB3_35__1_n_82\ : STD_LOGIC;
  signal \RGB3_35__1_n_83\ : STD_LOGIC;
  signal \RGB3_35__1_n_84\ : STD_LOGIC;
  signal \RGB3_35__1_n_85\ : STD_LOGIC;
  signal \RGB3_35__1_n_86\ : STD_LOGIC;
  signal \RGB3_35__1_n_87\ : STD_LOGIC;
  signal \RGB3_35__1_n_88\ : STD_LOGIC;
  signal \RGB3_35__1_n_89\ : STD_LOGIC;
  signal \RGB3_35__1_n_90\ : STD_LOGIC;
  signal \RGB3_35__1_n_91\ : STD_LOGIC;
  signal \RGB3_35__1_n_92\ : STD_LOGIC;
  signal \RGB3_35__1_n_93\ : STD_LOGIC;
  signal \RGB3_35__1_n_94\ : STD_LOGIC;
  signal \RGB3_35__1_n_95\ : STD_LOGIC;
  signal \RGB3_35__1_n_96\ : STD_LOGIC;
  signal \RGB3_35__1_n_97\ : STD_LOGIC;
  signal \RGB3_35__1_n_98\ : STD_LOGIC;
  signal \RGB3_35__1_n_99\ : STD_LOGIC;
  signal RGB3_35_n_100 : STD_LOGIC;
  signal RGB3_35_n_101 : STD_LOGIC;
  signal RGB3_35_n_102 : STD_LOGIC;
  signal RGB3_35_n_103 : STD_LOGIC;
  signal RGB3_35_n_104 : STD_LOGIC;
  signal RGB3_35_n_105 : STD_LOGIC;
  signal RGB3_35_n_106 : STD_LOGIC;
  signal RGB3_35_n_107 : STD_LOGIC;
  signal RGB3_35_n_108 : STD_LOGIC;
  signal RGB3_35_n_109 : STD_LOGIC;
  signal RGB3_35_n_110 : STD_LOGIC;
  signal RGB3_35_n_111 : STD_LOGIC;
  signal RGB3_35_n_112 : STD_LOGIC;
  signal RGB3_35_n_113 : STD_LOGIC;
  signal RGB3_35_n_114 : STD_LOGIC;
  signal RGB3_35_n_115 : STD_LOGIC;
  signal RGB3_35_n_116 : STD_LOGIC;
  signal RGB3_35_n_117 : STD_LOGIC;
  signal RGB3_35_n_118 : STD_LOGIC;
  signal RGB3_35_n_119 : STD_LOGIC;
  signal RGB3_35_n_120 : STD_LOGIC;
  signal RGB3_35_n_121 : STD_LOGIC;
  signal RGB3_35_n_122 : STD_LOGIC;
  signal RGB3_35_n_123 : STD_LOGIC;
  signal RGB3_35_n_124 : STD_LOGIC;
  signal RGB3_35_n_125 : STD_LOGIC;
  signal RGB3_35_n_126 : STD_LOGIC;
  signal RGB3_35_n_127 : STD_LOGIC;
  signal RGB3_35_n_128 : STD_LOGIC;
  signal RGB3_35_n_129 : STD_LOGIC;
  signal RGB3_35_n_130 : STD_LOGIC;
  signal RGB3_35_n_131 : STD_LOGIC;
  signal RGB3_35_n_132 : STD_LOGIC;
  signal RGB3_35_n_133 : STD_LOGIC;
  signal RGB3_35_n_134 : STD_LOGIC;
  signal RGB3_35_n_135 : STD_LOGIC;
  signal RGB3_35_n_136 : STD_LOGIC;
  signal RGB3_35_n_137 : STD_LOGIC;
  signal RGB3_35_n_138 : STD_LOGIC;
  signal RGB3_35_n_139 : STD_LOGIC;
  signal RGB3_35_n_140 : STD_LOGIC;
  signal RGB3_35_n_141 : STD_LOGIC;
  signal RGB3_35_n_142 : STD_LOGIC;
  signal RGB3_35_n_143 : STD_LOGIC;
  signal RGB3_35_n_144 : STD_LOGIC;
  signal RGB3_35_n_145 : STD_LOGIC;
  signal RGB3_35_n_146 : STD_LOGIC;
  signal RGB3_35_n_147 : STD_LOGIC;
  signal RGB3_35_n_148 : STD_LOGIC;
  signal RGB3_35_n_149 : STD_LOGIC;
  signal RGB3_35_n_150 : STD_LOGIC;
  signal RGB3_35_n_151 : STD_LOGIC;
  signal RGB3_35_n_152 : STD_LOGIC;
  signal RGB3_35_n_153 : STD_LOGIC;
  signal RGB3_35_n_72 : STD_LOGIC;
  signal RGB3_35_n_73 : STD_LOGIC;
  signal RGB3_35_n_74 : STD_LOGIC;
  signal RGB3_35_n_75 : STD_LOGIC;
  signal RGB3_35_n_76 : STD_LOGIC;
  signal RGB3_35_n_77 : STD_LOGIC;
  signal RGB3_35_n_78 : STD_LOGIC;
  signal RGB3_35_n_79 : STD_LOGIC;
  signal RGB3_35_n_80 : STD_LOGIC;
  signal RGB3_35_n_81 : STD_LOGIC;
  signal RGB3_35_n_82 : STD_LOGIC;
  signal RGB3_35_n_83 : STD_LOGIC;
  signal RGB3_35_n_84 : STD_LOGIC;
  signal RGB3_35_n_85 : STD_LOGIC;
  signal RGB3_35_n_86 : STD_LOGIC;
  signal RGB3_35_n_87 : STD_LOGIC;
  signal RGB3_35_n_88 : STD_LOGIC;
  signal RGB3_35_n_89 : STD_LOGIC;
  signal RGB3_35_n_90 : STD_LOGIC;
  signal RGB3_35_n_91 : STD_LOGIC;
  signal RGB3_35_n_92 : STD_LOGIC;
  signal RGB3_35_n_93 : STD_LOGIC;
  signal RGB3_35_n_94 : STD_LOGIC;
  signal RGB3_35_n_95 : STD_LOGIC;
  signal RGB3_35_n_96 : STD_LOGIC;
  signal RGB3_35_n_97 : STD_LOGIC;
  signal RGB3_35_n_98 : STD_LOGIC;
  signal RGB3_35_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in20_in : STD_LOGIC;
  signal p_1_in26_in : STD_LOGIC;
  signal p_1_in34_in : STD_LOGIC;
  signal p_1_in41_in : STD_LOGIC;
  signal p_1_in47_in : STD_LOGIC;
  signal p_1_in55_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_1_in63_in : STD_LOGIC;
  signal p_1_in70_in : STD_LOGIC;
  signal p_1_in78_in : STD_LOGIC;
  signal \NLW_Delay1_reg_reg[0][17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay1_reg_reg[0][17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Delay1_reg_reg[1][17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay1_reg_reg[1][17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Delay1_reg_reg[2][17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay1_reg_reg[2][17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Delay4_reg_reg[0][17]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay4_reg_reg[0][17]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Delay4_reg_reg[1][17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay4_reg_reg[1][17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Delay4_reg_reg[2][17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay4_reg_reg[2][17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Delay5_reg_reg[0][17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay5_reg_reg[0][17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Delay5_reg_reg[1][17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay5_reg_reg[1][17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Delay5_reg_reg[2][17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay5_reg_reg[2][17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Delay_reg_reg[0][17]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay_reg_reg[0][17]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Delay_reg_reg[1][17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay_reg_reg[1][17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Delay_reg_reg[2][17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Delay_reg_reg[2][17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_RGB0_34_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB0_34_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB0_34_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB0_34_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB0_34_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB0_34_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_RGB0_34_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_RGB0_34_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RGB0_34_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal NLW_RGB0_34_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_RGB0_34__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_34__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_34__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_34__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_34__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_34__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB0_34__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB0_34__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB0_34__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal \NLW_RGB0_34__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_RGB0_34__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_34__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_34__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_34__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_34__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_34__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB0_34__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB0_34__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB0_34__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal \NLW_RGB0_34__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_RGB0_35_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB0_35_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB0_35_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB0_35_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB0_35_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB0_35_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB0_35_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_RGB0_35_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_RGB0_35_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RGB0_35_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal \NLW_RGB0_35__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_35__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_35__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_35__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_35__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_35__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_35__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB0_35__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB0_35__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB0_35__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal \NLW_RGB0_35__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_35__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_35__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_35__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_35__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_35__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB0_35__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB0_35__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB0_35__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB0_35__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_RGB1_34_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB1_34_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB1_34_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB1_34_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB1_34_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB1_34_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_RGB1_34_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_RGB1_34_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RGB1_34_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal NLW_RGB1_34_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_RGB1_34__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_34__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_34__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_34__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_34__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_34__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB1_34__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB1_34__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB1_34__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal \NLW_RGB1_34__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_RGB1_34__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_34__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_34__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_34__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_34__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_34__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB1_34__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB1_34__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB1_34__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal \NLW_RGB1_34__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_RGB1_35_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB1_35_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB1_35_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB1_35_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB1_35_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB1_35_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB1_35_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_RGB1_35_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_RGB1_35_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RGB1_35_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal \NLW_RGB1_35__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_35__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_35__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_35__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_35__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_35__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_35__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB1_35__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB1_35__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB1_35__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal \NLW_RGB1_35__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_35__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_35__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_35__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_35__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_35__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB1_35__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB1_35__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB1_35__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB1_35__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_RGB2_34_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB2_34_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB2_34_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB2_34_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB2_34_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB2_34_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_RGB2_34_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_RGB2_34_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RGB2_34_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal NLW_RGB2_34_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_RGB2_34__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_34__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_34__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_34__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_34__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_34__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB2_34__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB2_34__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB2_34__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal \NLW_RGB2_34__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_RGB2_34__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_34__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_34__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_34__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_34__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_34__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB2_34__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB2_34__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB2_34__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal \NLW_RGB2_34__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_RGB2_35_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB2_35_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB2_35_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB2_35_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB2_35_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB2_35_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB2_35_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_RGB2_35_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_RGB2_35_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RGB2_35_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal \NLW_RGB2_35__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_35__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_35__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_35__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_35__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_35__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_35__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB2_35__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB2_35__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB2_35__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal \NLW_RGB2_35__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_35__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_35__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_35__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_35__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_35__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB2_35__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB2_35__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB2_35__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB2_35__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_RGB3_34_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB3_34_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB3_34_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB3_34_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB3_34_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB3_34_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_RGB3_34_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_RGB3_34_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RGB3_34_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal NLW_RGB3_34_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_RGB3_34__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_34__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_34__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_34__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_34__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_34__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB3_34__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB3_34__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB3_34__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal \NLW_RGB3_34__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_RGB3_34__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_34__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_34__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_34__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_34__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_34__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB3_34__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB3_34__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB3_34__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal \NLW_RGB3_34__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_RGB3_35_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB3_35_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB3_35_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB3_35_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB3_35_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB3_35_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_RGB3_35_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_RGB3_35_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_RGB3_35_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RGB3_35_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal \NLW_RGB3_35__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_35__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_35__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_35__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_35__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_35__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_35__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB3_35__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB3_35__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB3_35__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal \NLW_RGB3_35__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_35__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_35__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_35__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_35__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_35__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RGB3_35__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_RGB3_35__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_RGB3_35__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RGB3_35__1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 34 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Delay1_reg[0][17]_i_10\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Delay1_reg[0][17]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Delay1_reg[1][17]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Delay1_reg[1][17]_i_9\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Delay1_reg[2][17]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Delay1_reg[2][17]_i_9\ : label is "soft_lutpair112";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[0][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[0][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[0][17]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[0][3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[0][7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[1][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[1][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[1][17]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[1][3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[1][7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[2][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[2][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[2][17]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[2][3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay1_reg_reg[2][7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \Delay4_reg[0][17]_i_11\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Delay4_reg[0][17]_i_5\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Delay4_reg[1][17]_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Delay4_reg[1][17]_i_9\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Delay4_reg[2][17]_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \Delay4_reg[2][17]_i_9\ : label is "soft_lutpair115";
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[0][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[0][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[0][17]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[0][3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[0][7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[1][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[1][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[1][17]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[1][3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[1][7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[2][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[2][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[2][17]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[2][3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay4_reg_reg[2][7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \Delay5_reg[0][17]_i_4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Delay5_reg[0][17]_i_6\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Delay5_reg[1][17]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Delay5_reg[1][17]_i_5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Delay5_reg[2][17]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Delay5_reg[2][17]_i_5\ : label is "soft_lutpair118";
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[0][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[0][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[0][17]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[0][3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[0][7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[1][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[1][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[1][17]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[1][3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[1][7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[2][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[2][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[2][17]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[2][3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay5_reg_reg[2][7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \Delay_reg[0][17]_i_13\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Delay_reg[0][17]_i_6\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Delay_reg[1][17]_i_4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Delay_reg[1][17]_i_9\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Delay_reg[2][17]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Delay_reg[2][17]_i_9\ : label is "soft_lutpair109";
  attribute ADDER_THRESHOLD of \Delay_reg_reg[0][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[0][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[0][17]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[0][3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[0][7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[1][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[1][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[1][17]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[1][3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[1][7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[2][11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[2][15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[2][17]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[2][3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Delay_reg_reg[2][7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RGB0_34 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB0_34__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB0_34__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of RGB0_35 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB0_35__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB0_35__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of RGB1_34 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB1_34__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB1_34__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of RGB1_35 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB1_35__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB1_35__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of RGB2_34 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB2_34__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB2_34__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of RGB2_35 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB2_35__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB2_35__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of RGB3_34 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB3_34__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB3_34__1\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of RGB3_35 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB3_35__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \RGB3_35__1\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
\Delay1_reg[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB1_30(0),
      I1 => \Delay1_reg[0][17]_i_2_n_0\,
      I2 => \Delay1_reg[0][17]_i_4_n_0\,
      I3 => RGB1_35_0(0),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => RGB1_34_0(0)
    );
\Delay1_reg[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB1_35_0(10),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[0][17]_i_4_n_0\,
      I4 => \Delay1_reg[0][17]_i_2_n_0\,
      I5 => RGB1_30(10),
      O => RGB1_34_0(10)
    );
\Delay1_reg[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB1_35_0(11),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[0][17]_i_4_n_0\,
      I4 => \Delay1_reg[0][17]_i_2_n_0\,
      I5 => RGB1_30(11),
      O => RGB1_34_0(11)
    );
\Delay1_reg[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB1_35_0(12),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[0][17]_i_4_n_0\,
      I4 => \Delay1_reg[0][17]_i_2_n_0\,
      I5 => RGB1_30(12),
      O => RGB1_34_0(12)
    );
\Delay1_reg[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB1_35_0(13),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[0][17]_i_4_n_0\,
      I4 => \Delay1_reg[0][17]_i_2_n_0\,
      I5 => RGB1_30(13),
      O => RGB1_34_0(13)
    );
\Delay1_reg[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB1_35_0(14),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[0][17]_i_4_n_0\,
      I4 => \Delay1_reg[0][17]_i_2_n_0\,
      I5 => RGB1_30(14),
      O => RGB1_34_0(14)
    );
\Delay1_reg[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB1_30(15),
      I1 => \Delay1_reg[0][17]_i_2_n_0\,
      I2 => \Delay1_reg[0][17]_i_4_n_0\,
      I3 => RGB1_35_0(15),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => RGB1_34_0(15)
    );
\Delay1_reg[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAEFF00"
    )
        port map (
      I0 => \Delay1_reg[0][17]_i_4_n_0\,
      I1 => RGB1_30(16),
      I2 => \Delay1_reg[0][17]_i_2_n_0\,
      I3 => RGB1_35_0(16),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => RGB1_34_0(16)
    );
\Delay1_reg[0][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0EFF00"
    )
        port map (
      I0 => \Delay1_reg[0][17]_i_2_n_0\,
      I1 => RGB1_30(17),
      I2 => \Delay1_reg[0][17]_i_4_n_0\,
      I3 => RGB1_35_0(17),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => RGB1_34_0(17)
    );
\Delay1_reg[0][17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RGB1_34_n_70,
      I1 => RGB1_34_n_72,
      I2 => RGB1_34_n_71,
      I3 => RGB1_34_n_73,
      O => \Delay1_reg[0][17]_i_10_n_0\
    );
\Delay1_reg[0][17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => p_1_in55_in,
      I1 => RGB1_34_n_73,
      I2 => RGB1_34_n_71,
      I3 => RGB1_34_n_72,
      I4 => RGB1_34_n_70,
      O => \Delay1_reg[0][17]_i_2_n_0\
    );
\Delay1_reg[0][17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => RGB1_3358_in,
      I1 => \Delay1_reg[0][17]_i_6_n_0\,
      I2 => \Delay1_reg[0][17]_i_7_n_0\,
      I3 => \Delay1_reg[0][17]_i_8_n_0\,
      I4 => \Delay1_reg[0][17]_i_9_n_0\,
      I5 => \Delay1_reg[0][17]_i_10_n_0\,
      O => \Delay1_reg[0][17]_i_4_n_0\
    );
\Delay1_reg[0][17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => RGB1_34_n_83,
      I1 => RGB1_34_n_86,
      I2 => RGB1_34_n_80,
      I3 => RGB1_34_n_81,
      O => \Delay1_reg[0][17]_i_6_n_0\
    );
\Delay1_reg[0][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => RGB1_34_n_88,
      I1 => RGB1_34_n_89,
      I2 => RGB1_34_n_87,
      I3 => RGB1_34_n_90,
      O => \Delay1_reg[0][17]_i_7_n_0\
    );
\Delay1_reg[0][17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => RGB1_34_n_84,
      I1 => RGB1_34_n_85,
      I2 => RGB1_34_n_79,
      I3 => RGB1_34_n_82,
      O => \Delay1_reg[0][17]_i_8_n_0\
    );
\Delay1_reg[0][17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => RGB1_34_n_76,
      I1 => RGB1_34_n_77,
      I2 => RGB1_34_n_78,
      I3 => RGB1_34_n_75,
      I4 => RGB1_34_n_73,
      I5 => RGB1_34_n_74,
      O => \Delay1_reg[0][17]_i_9_n_0\
    );
\Delay1_reg[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB1_30(1),
      I1 => \Delay1_reg[0][17]_i_2_n_0\,
      I2 => \Delay1_reg[0][17]_i_4_n_0\,
      I3 => RGB1_35_0(1),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => RGB1_34_0(1)
    );
\Delay1_reg[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB1_30(2),
      I1 => \Delay1_reg[0][17]_i_2_n_0\,
      I2 => \Delay1_reg[0][17]_i_4_n_0\,
      I3 => RGB1_35_0(2),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => RGB1_34_0(2)
    );
\Delay1_reg[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB1_30(3),
      I1 => \Delay1_reg[0][17]_i_2_n_0\,
      I2 => \Delay1_reg[0][17]_i_4_n_0\,
      I3 => RGB1_35_0(3),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => RGB1_34_0(3)
    );
\Delay1_reg[0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RGB1_34_n_90,
      I1 => RGB1_34_n_91,
      O => \Delay1_reg[0][3]_i_3_n_0\
    );
\Delay1_reg[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB1_30(4),
      I1 => \Delay1_reg[0][17]_i_2_n_0\,
      I2 => \Delay1_reg[0][17]_i_4_n_0\,
      I3 => RGB1_35_0(4),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => RGB1_34_0(4)
    );
\Delay1_reg[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB1_30(5),
      I1 => \Delay1_reg[0][17]_i_2_n_0\,
      I2 => \Delay1_reg[0][17]_i_4_n_0\,
      I3 => RGB1_35_0(5),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => RGB1_34_0(5)
    );
\Delay1_reg[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB1_30(6),
      I1 => \Delay1_reg[0][17]_i_2_n_0\,
      I2 => \Delay1_reg[0][17]_i_4_n_0\,
      I3 => RGB1_35_0(6),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => RGB1_34_0(6)
    );
\Delay1_reg[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB1_30(7),
      I1 => \Delay1_reg[0][17]_i_2_n_0\,
      I2 => \Delay1_reg[0][17]_i_4_n_0\,
      I3 => RGB1_35_0(7),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => RGB1_34_0(7)
    );
\Delay1_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB1_35_0(8),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[0][17]_i_4_n_0\,
      I4 => \Delay1_reg[0][17]_i_2_n_0\,
      I5 => RGB1_30(8),
      O => RGB1_34_0(8)
    );
\Delay1_reg[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB1_35_0(9),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[0][17]_i_4_n_0\,
      I4 => \Delay1_reg[0][17]_i_2_n_0\,
      I5 => RGB1_30(9),
      O => RGB1_34_0(9)
    );
\Delay1_reg[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[1][3]_i_2_n_7\,
      I1 => \Delay1_reg[1][17]_i_2_n_0\,
      I2 => \Delay1_reg[1][17]_i_4_n_0\,
      I3 => \RGB1_35__0_0\(0),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \RGB1_34__0_0\(0)
    );
\Delay1_reg[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB1_35__0_0\(10),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[1][17]_i_4_n_0\,
      I4 => \Delay1_reg[1][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[1][11]_i_2_n_5\,
      O => \RGB1_34__0_0\(10)
    );
\Delay1_reg[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB1_35__0_0\(11),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[1][17]_i_4_n_0\,
      I4 => \Delay1_reg[1][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[1][11]_i_2_n_4\,
      O => \RGB1_34__0_0\(11)
    );
\Delay1_reg[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB1_35__0_0\(12),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[1][17]_i_4_n_0\,
      I4 => \Delay1_reg[1][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[1][15]_i_2_n_7\,
      O => \RGB1_34__0_0\(12)
    );
\Delay1_reg[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB1_35__0_0\(13),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[1][17]_i_4_n_0\,
      I4 => \Delay1_reg[1][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[1][15]_i_2_n_6\,
      O => \RGB1_34__0_0\(13)
    );
\Delay1_reg[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB1_35__0_0\(14),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[1][17]_i_4_n_0\,
      I4 => \Delay1_reg[1][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[1][15]_i_2_n_5\,
      O => \RGB1_34__0_0\(14)
    );
\Delay1_reg[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[1][15]_i_2_n_4\,
      I1 => \Delay1_reg[1][17]_i_2_n_0\,
      I2 => \Delay1_reg[1][17]_i_4_n_0\,
      I3 => \RGB1_35__0_0\(15),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \RGB1_34__0_0\(15)
    );
\Delay1_reg[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAEFF00"
    )
        port map (
      I0 => \Delay1_reg[1][17]_i_4_n_0\,
      I1 => \Delay1_reg_reg[1][17]_i_3_n_7\,
      I2 => \Delay1_reg[1][17]_i_2_n_0\,
      I3 => \RGB1_35__0_0\(16),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \RGB1_34__0_0\(16)
    );
\Delay1_reg[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0EFF00"
    )
        port map (
      I0 => \Delay1_reg[1][17]_i_2_n_0\,
      I1 => \Delay1_reg_reg[1][17]_i_3_n_6\,
      I2 => \Delay1_reg[1][17]_i_4_n_0\,
      I3 => \RGB1_35__0_0\(17),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \RGB1_34__0_0\(17)
    );
\Delay1_reg[1][17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => p_1_in47_in,
      I1 => \RGB1_34__0_n_73\,
      I2 => \RGB1_34__0_n_71\,
      I3 => \RGB1_34__0_n_72\,
      I4 => \RGB1_34__0_n_70\,
      O => \Delay1_reg[1][17]_i_2_n_0\
    );
\Delay1_reg[1][17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => RGB1_3350_in,
      I1 => \Delay1_reg[1][17]_i_5_n_0\,
      I2 => \Delay1_reg[1][17]_i_6_n_0\,
      I3 => \Delay1_reg[1][17]_i_7_n_0\,
      I4 => \Delay1_reg[1][17]_i_8_n_0\,
      I5 => \Delay1_reg[1][17]_i_9_n_0\,
      O => \Delay1_reg[1][17]_i_4_n_0\
    );
\Delay1_reg[1][17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \RGB1_34__0_n_83\,
      I1 => \RGB1_34__0_n_86\,
      I2 => \RGB1_34__0_n_80\,
      I3 => \RGB1_34__0_n_81\,
      O => \Delay1_reg[1][17]_i_5_n_0\
    );
\Delay1_reg[1][17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB1_34__0_n_88\,
      I1 => \RGB1_34__0_n_89\,
      I2 => \RGB1_34__0_n_87\,
      I3 => \RGB1_34__0_n_90\,
      O => \Delay1_reg[1][17]_i_6_n_0\
    );
\Delay1_reg[1][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB1_34__0_n_84\,
      I1 => \RGB1_34__0_n_85\,
      I2 => \RGB1_34__0_n_79\,
      I3 => \RGB1_34__0_n_82\,
      O => \Delay1_reg[1][17]_i_7_n_0\
    );
\Delay1_reg[1][17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \RGB1_34__0_n_76\,
      I1 => \RGB1_34__0_n_77\,
      I2 => \RGB1_34__0_n_78\,
      I3 => \RGB1_34__0_n_75\,
      I4 => \RGB1_34__0_n_73\,
      I5 => \RGB1_34__0_n_74\,
      O => \Delay1_reg[1][17]_i_8_n_0\
    );
\Delay1_reg[1][17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RGB1_34__0_n_70\,
      I1 => \RGB1_34__0_n_72\,
      I2 => \RGB1_34__0_n_71\,
      I3 => \RGB1_34__0_n_73\,
      O => \Delay1_reg[1][17]_i_9_n_0\
    );
\Delay1_reg[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[1][3]_i_2_n_6\,
      I1 => \Delay1_reg[1][17]_i_2_n_0\,
      I2 => \Delay1_reg[1][17]_i_4_n_0\,
      I3 => \RGB1_35__0_0\(1),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \RGB1_34__0_0\(1)
    );
\Delay1_reg[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[1][3]_i_2_n_5\,
      I1 => \Delay1_reg[1][17]_i_2_n_0\,
      I2 => \Delay1_reg[1][17]_i_4_n_0\,
      I3 => \RGB1_35__0_0\(2),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \RGB1_34__0_0\(2)
    );
\Delay1_reg[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[1][3]_i_2_n_4\,
      I1 => \Delay1_reg[1][17]_i_2_n_0\,
      I2 => \Delay1_reg[1][17]_i_4_n_0\,
      I3 => \RGB1_35__0_0\(3),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \RGB1_34__0_0\(3)
    );
\Delay1_reg[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RGB1_34__0_n_90\,
      I1 => \RGB1_34__0_n_91\,
      O => \Delay1_reg[1][3]_i_3_n_0\
    );
\Delay1_reg[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[1][7]_i_2_n_7\,
      I1 => \Delay1_reg[1][17]_i_2_n_0\,
      I2 => \Delay1_reg[1][17]_i_4_n_0\,
      I3 => \RGB1_35__0_0\(4),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \RGB1_34__0_0\(4)
    );
\Delay1_reg[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[1][7]_i_2_n_6\,
      I1 => \Delay1_reg[1][17]_i_2_n_0\,
      I2 => \Delay1_reg[1][17]_i_4_n_0\,
      I3 => \RGB1_35__0_0\(5),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \RGB1_34__0_0\(5)
    );
\Delay1_reg[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[1][7]_i_2_n_5\,
      I1 => \Delay1_reg[1][17]_i_2_n_0\,
      I2 => \Delay1_reg[1][17]_i_4_n_0\,
      I3 => \RGB1_35__0_0\(6),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \RGB1_34__0_0\(6)
    );
\Delay1_reg[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[1][7]_i_2_n_4\,
      I1 => \Delay1_reg[1][17]_i_2_n_0\,
      I2 => \Delay1_reg[1][17]_i_4_n_0\,
      I3 => \RGB1_35__0_0\(7),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \RGB1_34__0_0\(7)
    );
\Delay1_reg[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB1_35__0_0\(8),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[1][17]_i_4_n_0\,
      I4 => \Delay1_reg[1][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[1][11]_i_2_n_7\,
      O => \RGB1_34__0_0\(8)
    );
\Delay1_reg[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB1_35__0_0\(9),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[1][17]_i_4_n_0\,
      I4 => \Delay1_reg[1][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[1][11]_i_2_n_6\,
      O => \RGB1_34__0_0\(9)
    );
\Delay1_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[2][3]_i_2_n_7\,
      I1 => \Delay1_reg[2][17]_i_2_n_0\,
      I2 => \Delay1_reg[2][17]_i_4_n_0\,
      I3 => \RGB1_35__1_0\(0),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \RGB1_34__1_0\(0)
    );
\Delay1_reg[2][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB1_35__1_0\(10),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[2][17]_i_4_n_0\,
      I4 => \Delay1_reg[2][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[2][11]_i_2_n_5\,
      O => \RGB1_34__1_0\(10)
    );
\Delay1_reg[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB1_35__1_0\(11),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[2][17]_i_4_n_0\,
      I4 => \Delay1_reg[2][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[2][11]_i_2_n_4\,
      O => \RGB1_34__1_0\(11)
    );
\Delay1_reg[2][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB1_35__1_0\(12),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[2][17]_i_4_n_0\,
      I4 => \Delay1_reg[2][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[2][15]_i_2_n_7\,
      O => \RGB1_34__1_0\(12)
    );
\Delay1_reg[2][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB1_35__1_0\(13),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[2][17]_i_4_n_0\,
      I4 => \Delay1_reg[2][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[2][15]_i_2_n_6\,
      O => \RGB1_34__1_0\(13)
    );
\Delay1_reg[2][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB1_35__1_0\(14),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[2][17]_i_4_n_0\,
      I4 => \Delay1_reg[2][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[2][15]_i_2_n_5\,
      O => \RGB1_34__1_0\(14)
    );
\Delay1_reg[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[2][15]_i_2_n_4\,
      I1 => \Delay1_reg[2][17]_i_2_n_0\,
      I2 => \Delay1_reg[2][17]_i_4_n_0\,
      I3 => \RGB1_35__1_0\(15),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \RGB1_34__1_0\(15)
    );
\Delay1_reg[2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAEFF00"
    )
        port map (
      I0 => \Delay1_reg[2][17]_i_4_n_0\,
      I1 => \Delay1_reg_reg[2][17]_i_3_n_7\,
      I2 => \Delay1_reg[2][17]_i_2_n_0\,
      I3 => \RGB1_35__1_0\(16),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \RGB1_34__1_0\(16)
    );
\Delay1_reg[2][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0EFF00"
    )
        port map (
      I0 => \Delay1_reg[2][17]_i_2_n_0\,
      I1 => \Delay1_reg_reg[2][17]_i_3_n_6\,
      I2 => \Delay1_reg[2][17]_i_4_n_0\,
      I3 => \RGB1_35__1_0\(17),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \RGB1_34__1_0\(17)
    );
\Delay1_reg[2][17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => p_1_in41_in,
      I1 => \RGB1_34__1_n_73\,
      I2 => \RGB1_34__1_n_71\,
      I3 => \RGB1_34__1_n_72\,
      I4 => \RGB1_34__1_n_70\,
      O => \Delay1_reg[2][17]_i_2_n_0\
    );
\Delay1_reg[2][17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => RGB1_3342_in,
      I1 => \Delay1_reg[2][17]_i_5_n_0\,
      I2 => \Delay1_reg[2][17]_i_6_n_0\,
      I3 => \Delay1_reg[2][17]_i_7_n_0\,
      I4 => \Delay1_reg[2][17]_i_8_n_0\,
      I5 => \Delay1_reg[2][17]_i_9_n_0\,
      O => \Delay1_reg[2][17]_i_4_n_0\
    );
\Delay1_reg[2][17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \RGB1_34__1_n_83\,
      I1 => \RGB1_34__1_n_86\,
      I2 => \RGB1_34__1_n_80\,
      I3 => \RGB1_34__1_n_81\,
      O => \Delay1_reg[2][17]_i_5_n_0\
    );
\Delay1_reg[2][17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB1_34__1_n_88\,
      I1 => \RGB1_34__1_n_89\,
      I2 => \RGB1_34__1_n_87\,
      I3 => \RGB1_34__1_n_90\,
      O => \Delay1_reg[2][17]_i_6_n_0\
    );
\Delay1_reg[2][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB1_34__1_n_84\,
      I1 => \RGB1_34__1_n_85\,
      I2 => \RGB1_34__1_n_79\,
      I3 => \RGB1_34__1_n_82\,
      O => \Delay1_reg[2][17]_i_7_n_0\
    );
\Delay1_reg[2][17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \RGB1_34__1_n_76\,
      I1 => \RGB1_34__1_n_77\,
      I2 => \RGB1_34__1_n_78\,
      I3 => \RGB1_34__1_n_75\,
      I4 => \RGB1_34__1_n_73\,
      I5 => \RGB1_34__1_n_74\,
      O => \Delay1_reg[2][17]_i_8_n_0\
    );
\Delay1_reg[2][17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RGB1_34__1_n_70\,
      I1 => \RGB1_34__1_n_72\,
      I2 => \RGB1_34__1_n_71\,
      I3 => \RGB1_34__1_n_73\,
      O => \Delay1_reg[2][17]_i_9_n_0\
    );
\Delay1_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[2][3]_i_2_n_6\,
      I1 => \Delay1_reg[2][17]_i_2_n_0\,
      I2 => \Delay1_reg[2][17]_i_4_n_0\,
      I3 => \RGB1_35__1_0\(1),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \RGB1_34__1_0\(1)
    );
\Delay1_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[2][3]_i_2_n_5\,
      I1 => \Delay1_reg[2][17]_i_2_n_0\,
      I2 => \Delay1_reg[2][17]_i_4_n_0\,
      I3 => \RGB1_35__1_0\(2),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \RGB1_34__1_0\(2)
    );
\Delay1_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[2][3]_i_2_n_4\,
      I1 => \Delay1_reg[2][17]_i_2_n_0\,
      I2 => \Delay1_reg[2][17]_i_4_n_0\,
      I3 => \RGB1_35__1_0\(3),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \RGB1_34__1_0\(3)
    );
\Delay1_reg[2][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RGB1_34__1_n_90\,
      I1 => \RGB1_34__1_n_91\,
      O => \Delay1_reg[2][3]_i_3_n_0\
    );
\Delay1_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[2][7]_i_2_n_7\,
      I1 => \Delay1_reg[2][17]_i_2_n_0\,
      I2 => \Delay1_reg[2][17]_i_4_n_0\,
      I3 => \RGB1_35__1_0\(4),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \RGB1_34__1_0\(4)
    );
\Delay1_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[2][7]_i_2_n_6\,
      I1 => \Delay1_reg[2][17]_i_2_n_0\,
      I2 => \Delay1_reg[2][17]_i_4_n_0\,
      I3 => \RGB1_35__1_0\(5),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \RGB1_34__1_0\(5)
    );
\Delay1_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[2][7]_i_2_n_5\,
      I1 => \Delay1_reg[2][17]_i_2_n_0\,
      I2 => \Delay1_reg[2][17]_i_4_n_0\,
      I3 => \RGB1_35__1_0\(6),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \RGB1_34__1_0\(6)
    );
\Delay1_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay1_reg_reg[2][7]_i_2_n_4\,
      I1 => \Delay1_reg[2][17]_i_2_n_0\,
      I2 => \Delay1_reg[2][17]_i_4_n_0\,
      I3 => \RGB1_35__1_0\(7),
      I4 => \Delay1_reg_reg[2][0]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \RGB1_34__1_0\(7)
    );
\Delay1_reg[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB1_35__1_0\(8),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[2][17]_i_4_n_0\,
      I4 => \Delay1_reg[2][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[2][11]_i_2_n_7\,
      O => \RGB1_34__1_0\(8)
    );
\Delay1_reg[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB1_35__1_0\(9),
      I2 => \Delay1_reg_reg[2][0]\,
      I3 => \Delay1_reg[2][17]_i_4_n_0\,
      I4 => \Delay1_reg[2][17]_i_2_n_0\,
      I5 => \Delay1_reg_reg[2][11]_i_2_n_6\,
      O => \RGB1_34__1_0\(9)
    );
\Delay1_reg_reg[0][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_reg_reg[0][7]_i_2_n_0\,
      CO(3) => \Delay1_reg_reg[0][11]_i_2_n_0\,
      CO(2) => \Delay1_reg_reg[0][11]_i_2_n_1\,
      CO(1) => \Delay1_reg_reg[0][11]_i_2_n_2\,
      CO(0) => \Delay1_reg_reg[0][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RGB1_30(11 downto 8),
      S(3) => RGB1_34_n_79,
      S(2) => RGB1_34_n_80,
      S(1) => RGB1_34_n_81,
      S(0) => RGB1_34_n_82
    );
\Delay1_reg_reg[0][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_reg_reg[0][11]_i_2_n_0\,
      CO(3) => \Delay1_reg_reg[0][15]_i_2_n_0\,
      CO(2) => \Delay1_reg_reg[0][15]_i_2_n_1\,
      CO(1) => \Delay1_reg_reg[0][15]_i_2_n_2\,
      CO(0) => \Delay1_reg_reg[0][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RGB1_30(15 downto 12),
      S(3) => RGB1_34_n_75,
      S(2) => RGB1_34_n_76,
      S(1) => RGB1_34_n_77,
      S(0) => RGB1_34_n_78
    );
\Delay1_reg_reg[0][17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_reg_reg[0][15]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Delay1_reg_reg[0][17]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Delay1_reg_reg[0][17]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Delay1_reg_reg[0][17]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => RGB1_30(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => RGB1_34_n_73,
      S(0) => RGB1_34_n_74
    );
\Delay1_reg_reg[0][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay1_reg_reg[0][3]_i_2_n_0\,
      CO(2) => \Delay1_reg_reg[0][3]_i_2_n_1\,
      CO(1) => \Delay1_reg_reg[0][3]_i_2_n_2\,
      CO(0) => \Delay1_reg_reg[0][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => RGB1_34_n_90,
      O(3 downto 0) => RGB1_30(3 downto 0),
      S(3) => RGB1_34_n_87,
      S(2) => RGB1_34_n_88,
      S(1) => RGB1_34_n_89,
      S(0) => \Delay1_reg[0][3]_i_3_n_0\
    );
\Delay1_reg_reg[0][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_reg_reg[0][3]_i_2_n_0\,
      CO(3) => \Delay1_reg_reg[0][7]_i_2_n_0\,
      CO(2) => \Delay1_reg_reg[0][7]_i_2_n_1\,
      CO(1) => \Delay1_reg_reg[0][7]_i_2_n_2\,
      CO(0) => \Delay1_reg_reg[0][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RGB1_30(7 downto 4),
      S(3) => RGB1_34_n_83,
      S(2) => RGB1_34_n_84,
      S(1) => RGB1_34_n_85,
      S(0) => RGB1_34_n_86
    );
\Delay1_reg_reg[1][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_reg_reg[1][7]_i_2_n_0\,
      CO(3) => \Delay1_reg_reg[1][11]_i_2_n_0\,
      CO(2) => \Delay1_reg_reg[1][11]_i_2_n_1\,
      CO(1) => \Delay1_reg_reg[1][11]_i_2_n_2\,
      CO(0) => \Delay1_reg_reg[1][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay1_reg_reg[1][11]_i_2_n_4\,
      O(2) => \Delay1_reg_reg[1][11]_i_2_n_5\,
      O(1) => \Delay1_reg_reg[1][11]_i_2_n_6\,
      O(0) => \Delay1_reg_reg[1][11]_i_2_n_7\,
      S(3) => \RGB1_34__0_n_79\,
      S(2) => \RGB1_34__0_n_80\,
      S(1) => \RGB1_34__0_n_81\,
      S(0) => \RGB1_34__0_n_82\
    );
\Delay1_reg_reg[1][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_reg_reg[1][11]_i_2_n_0\,
      CO(3) => \Delay1_reg_reg[1][15]_i_2_n_0\,
      CO(2) => \Delay1_reg_reg[1][15]_i_2_n_1\,
      CO(1) => \Delay1_reg_reg[1][15]_i_2_n_2\,
      CO(0) => \Delay1_reg_reg[1][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay1_reg_reg[1][15]_i_2_n_4\,
      O(2) => \Delay1_reg_reg[1][15]_i_2_n_5\,
      O(1) => \Delay1_reg_reg[1][15]_i_2_n_6\,
      O(0) => \Delay1_reg_reg[1][15]_i_2_n_7\,
      S(3) => \RGB1_34__0_n_75\,
      S(2) => \RGB1_34__0_n_76\,
      S(1) => \RGB1_34__0_n_77\,
      S(0) => \RGB1_34__0_n_78\
    );
\Delay1_reg_reg[1][17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_reg_reg[1][15]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Delay1_reg_reg[1][17]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Delay1_reg_reg[1][17]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Delay1_reg_reg[1][17]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \Delay1_reg_reg[1][17]_i_3_n_6\,
      O(0) => \Delay1_reg_reg[1][17]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \RGB1_34__0_n_73\,
      S(0) => \RGB1_34__0_n_74\
    );
\Delay1_reg_reg[1][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay1_reg_reg[1][3]_i_2_n_0\,
      CO(2) => \Delay1_reg_reg[1][3]_i_2_n_1\,
      CO(1) => \Delay1_reg_reg[1][3]_i_2_n_2\,
      CO(0) => \Delay1_reg_reg[1][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \RGB1_34__0_n_90\,
      O(3) => \Delay1_reg_reg[1][3]_i_2_n_4\,
      O(2) => \Delay1_reg_reg[1][3]_i_2_n_5\,
      O(1) => \Delay1_reg_reg[1][3]_i_2_n_6\,
      O(0) => \Delay1_reg_reg[1][3]_i_2_n_7\,
      S(3) => \RGB1_34__0_n_87\,
      S(2) => \RGB1_34__0_n_88\,
      S(1) => \RGB1_34__0_n_89\,
      S(0) => \Delay1_reg[1][3]_i_3_n_0\
    );
\Delay1_reg_reg[1][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_reg_reg[1][3]_i_2_n_0\,
      CO(3) => \Delay1_reg_reg[1][7]_i_2_n_0\,
      CO(2) => \Delay1_reg_reg[1][7]_i_2_n_1\,
      CO(1) => \Delay1_reg_reg[1][7]_i_2_n_2\,
      CO(0) => \Delay1_reg_reg[1][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay1_reg_reg[1][7]_i_2_n_4\,
      O(2) => \Delay1_reg_reg[1][7]_i_2_n_5\,
      O(1) => \Delay1_reg_reg[1][7]_i_2_n_6\,
      O(0) => \Delay1_reg_reg[1][7]_i_2_n_7\,
      S(3) => \RGB1_34__0_n_83\,
      S(2) => \RGB1_34__0_n_84\,
      S(1) => \RGB1_34__0_n_85\,
      S(0) => \RGB1_34__0_n_86\
    );
\Delay1_reg_reg[2][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_reg_reg[2][7]_i_2_n_0\,
      CO(3) => \Delay1_reg_reg[2][11]_i_2_n_0\,
      CO(2) => \Delay1_reg_reg[2][11]_i_2_n_1\,
      CO(1) => \Delay1_reg_reg[2][11]_i_2_n_2\,
      CO(0) => \Delay1_reg_reg[2][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay1_reg_reg[2][11]_i_2_n_4\,
      O(2) => \Delay1_reg_reg[2][11]_i_2_n_5\,
      O(1) => \Delay1_reg_reg[2][11]_i_2_n_6\,
      O(0) => \Delay1_reg_reg[2][11]_i_2_n_7\,
      S(3) => \RGB1_34__1_n_79\,
      S(2) => \RGB1_34__1_n_80\,
      S(1) => \RGB1_34__1_n_81\,
      S(0) => \RGB1_34__1_n_82\
    );
\Delay1_reg_reg[2][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_reg_reg[2][11]_i_2_n_0\,
      CO(3) => \Delay1_reg_reg[2][15]_i_2_n_0\,
      CO(2) => \Delay1_reg_reg[2][15]_i_2_n_1\,
      CO(1) => \Delay1_reg_reg[2][15]_i_2_n_2\,
      CO(0) => \Delay1_reg_reg[2][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay1_reg_reg[2][15]_i_2_n_4\,
      O(2) => \Delay1_reg_reg[2][15]_i_2_n_5\,
      O(1) => \Delay1_reg_reg[2][15]_i_2_n_6\,
      O(0) => \Delay1_reg_reg[2][15]_i_2_n_7\,
      S(3) => \RGB1_34__1_n_75\,
      S(2) => \RGB1_34__1_n_76\,
      S(1) => \RGB1_34__1_n_77\,
      S(0) => \RGB1_34__1_n_78\
    );
\Delay1_reg_reg[2][17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_reg_reg[2][15]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Delay1_reg_reg[2][17]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Delay1_reg_reg[2][17]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Delay1_reg_reg[2][17]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \Delay1_reg_reg[2][17]_i_3_n_6\,
      O(0) => \Delay1_reg_reg[2][17]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \RGB1_34__1_n_73\,
      S(0) => \RGB1_34__1_n_74\
    );
\Delay1_reg_reg[2][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay1_reg_reg[2][3]_i_2_n_0\,
      CO(2) => \Delay1_reg_reg[2][3]_i_2_n_1\,
      CO(1) => \Delay1_reg_reg[2][3]_i_2_n_2\,
      CO(0) => \Delay1_reg_reg[2][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \RGB1_34__1_n_90\,
      O(3) => \Delay1_reg_reg[2][3]_i_2_n_4\,
      O(2) => \Delay1_reg_reg[2][3]_i_2_n_5\,
      O(1) => \Delay1_reg_reg[2][3]_i_2_n_6\,
      O(0) => \Delay1_reg_reg[2][3]_i_2_n_7\,
      S(3) => \RGB1_34__1_n_87\,
      S(2) => \RGB1_34__1_n_88\,
      S(1) => \RGB1_34__1_n_89\,
      S(0) => \Delay1_reg[2][3]_i_3_n_0\
    );
\Delay1_reg_reg[2][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay1_reg_reg[2][3]_i_2_n_0\,
      CO(3) => \Delay1_reg_reg[2][7]_i_2_n_0\,
      CO(2) => \Delay1_reg_reg[2][7]_i_2_n_1\,
      CO(1) => \Delay1_reg_reg[2][7]_i_2_n_2\,
      CO(0) => \Delay1_reg_reg[2][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay1_reg_reg[2][7]_i_2_n_4\,
      O(2) => \Delay1_reg_reg[2][7]_i_2_n_5\,
      O(1) => \Delay1_reg_reg[2][7]_i_2_n_6\,
      O(0) => \Delay1_reg_reg[2][7]_i_2_n_7\,
      S(3) => \RGB1_34__1_n_83\,
      S(2) => \RGB1_34__1_n_84\,
      S(1) => \RGB1_34__1_n_85\,
      S(0) => \RGB1_34__1_n_86\
    );
\Delay4_reg[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB2_30(0),
      I1 => \Delay4_reg[0][17]_i_5_n_0\,
      I2 => \Delay4_reg[0][17]_i_3_n_0\,
      I3 => RGB2_35_0(0),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \vStart_reg_reg[7]_1\(0)
    );
\Delay4_reg[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB2_35_0(10),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[0][17]_i_3_n_0\,
      I4 => \Delay4_reg[0][17]_i_5_n_0\,
      I5 => RGB2_30(10),
      O => \vStart_reg_reg[7]_1\(10)
    );
\Delay4_reg[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB2_35_0(11),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[0][17]_i_3_n_0\,
      I4 => \Delay4_reg[0][17]_i_5_n_0\,
      I5 => RGB2_30(11),
      O => \vStart_reg_reg[7]_1\(11)
    );
\Delay4_reg[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB2_35_0(12),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[0][17]_i_3_n_0\,
      I4 => \Delay4_reg[0][17]_i_5_n_0\,
      I5 => RGB2_30(12),
      O => \vStart_reg_reg[7]_1\(12)
    );
\Delay4_reg[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB2_35_0(13),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[0][17]_i_3_n_0\,
      I4 => \Delay4_reg[0][17]_i_5_n_0\,
      I5 => RGB2_30(13),
      O => \vStart_reg_reg[7]_1\(13)
    );
\Delay4_reg[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB2_35_0(14),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[0][17]_i_3_n_0\,
      I4 => \Delay4_reg[0][17]_i_5_n_0\,
      I5 => RGB2_30(14),
      O => \vStart_reg_reg[7]_1\(14)
    );
\Delay4_reg[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB2_30(15),
      I1 => \Delay4_reg[0][17]_i_5_n_0\,
      I2 => \Delay4_reg[0][17]_i_3_n_0\,
      I3 => RGB2_35_0(15),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \vStart_reg_reg[7]_1\(15)
    );
\Delay4_reg[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAEFF00"
    )
        port map (
      I0 => \Delay4_reg[0][17]_i_3_n_0\,
      I1 => RGB2_30(16),
      I2 => \Delay4_reg[0][17]_i_5_n_0\,
      I3 => RGB2_35_0(16),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \vStart_reg_reg[7]_1\(16)
    );
\Delay4_reg[0][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A808A808A80808"
    )
        port map (
      I0 => \Delay4_reg_reg[2][17]\,
      I1 => RGB2_35_0(17),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[0][17]_i_3_n_0\,
      I4 => RGB2_30(17),
      I5 => \Delay4_reg[0][17]_i_5_n_0\,
      O => \vStart_reg_reg[7]_1\(17)
    );
\Delay4_reg[0][17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => RGB2_34_n_76,
      I1 => RGB2_34_n_77,
      I2 => RGB2_34_n_78,
      I3 => RGB2_34_n_75,
      I4 => RGB2_34_n_73,
      I5 => RGB2_34_n_74,
      O => \Delay4_reg[0][17]_i_10_n_0\
    );
\Delay4_reg[0][17]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RGB2_34_n_70,
      I1 => RGB2_34_n_72,
      I2 => RGB2_34_n_71,
      I3 => RGB2_34_n_73,
      O => \Delay4_reg[0][17]_i_11_n_0\
    );
\Delay4_reg[0][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => RGB2_3337_in,
      I1 => \Delay4_reg[0][17]_i_7_n_0\,
      I2 => \Delay4_reg[0][17]_i_8_n_0\,
      I3 => \Delay4_reg[0][17]_i_9_n_0\,
      I4 => \Delay4_reg[0][17]_i_10_n_0\,
      I5 => \Delay4_reg[0][17]_i_11_n_0\,
      O => \Delay4_reg[0][17]_i_3_n_0\
    );
\Delay4_reg[0][17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => p_1_in34_in,
      I1 => RGB2_34_n_73,
      I2 => RGB2_34_n_71,
      I3 => RGB2_34_n_72,
      I4 => RGB2_34_n_70,
      O => \Delay4_reg[0][17]_i_5_n_0\
    );
\Delay4_reg[0][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => RGB2_34_n_83,
      I1 => RGB2_34_n_86,
      I2 => RGB2_34_n_80,
      I3 => RGB2_34_n_81,
      O => \Delay4_reg[0][17]_i_7_n_0\
    );
\Delay4_reg[0][17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => RGB2_34_n_88,
      I1 => RGB2_34_n_89,
      I2 => RGB2_34_n_87,
      I3 => RGB2_34_n_90,
      O => \Delay4_reg[0][17]_i_8_n_0\
    );
\Delay4_reg[0][17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => RGB2_34_n_84,
      I1 => RGB2_34_n_85,
      I2 => RGB2_34_n_79,
      I3 => RGB2_34_n_82,
      O => \Delay4_reg[0][17]_i_9_n_0\
    );
\Delay4_reg[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB2_30(1),
      I1 => \Delay4_reg[0][17]_i_5_n_0\,
      I2 => \Delay4_reg[0][17]_i_3_n_0\,
      I3 => RGB2_35_0(1),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \vStart_reg_reg[7]_1\(1)
    );
\Delay4_reg[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB2_30(2),
      I1 => \Delay4_reg[0][17]_i_5_n_0\,
      I2 => \Delay4_reg[0][17]_i_3_n_0\,
      I3 => RGB2_35_0(2),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \vStart_reg_reg[7]_1\(2)
    );
\Delay4_reg[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB2_30(3),
      I1 => \Delay4_reg[0][17]_i_5_n_0\,
      I2 => \Delay4_reg[0][17]_i_3_n_0\,
      I3 => RGB2_35_0(3),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \vStart_reg_reg[7]_1\(3)
    );
\Delay4_reg[0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RGB2_34_n_90,
      I1 => RGB2_34_n_91,
      O => \Delay4_reg[0][3]_i_3_n_0\
    );
\Delay4_reg[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB2_30(4),
      I1 => \Delay4_reg[0][17]_i_5_n_0\,
      I2 => \Delay4_reg[0][17]_i_3_n_0\,
      I3 => RGB2_35_0(4),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \vStart_reg_reg[7]_1\(4)
    );
\Delay4_reg[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB2_30(5),
      I1 => \Delay4_reg[0][17]_i_5_n_0\,
      I2 => \Delay4_reg[0][17]_i_3_n_0\,
      I3 => RGB2_35_0(5),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \vStart_reg_reg[7]_1\(5)
    );
\Delay4_reg[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB2_30(6),
      I1 => \Delay4_reg[0][17]_i_5_n_0\,
      I2 => \Delay4_reg[0][17]_i_3_n_0\,
      I3 => RGB2_35_0(6),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \vStart_reg_reg[7]_1\(6)
    );
\Delay4_reg[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB2_30(7),
      I1 => \Delay4_reg[0][17]_i_5_n_0\,
      I2 => \Delay4_reg[0][17]_i_3_n_0\,
      I3 => RGB2_35_0(7),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \vStart_reg_reg[7]_1\(7)
    );
\Delay4_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB2_35_0(8),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[0][17]_i_3_n_0\,
      I4 => \Delay4_reg[0][17]_i_5_n_0\,
      I5 => RGB2_30(8),
      O => \vStart_reg_reg[7]_1\(8)
    );
\Delay4_reg[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB2_35_0(9),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[0][17]_i_3_n_0\,
      I4 => \Delay4_reg[0][17]_i_5_n_0\,
      I5 => RGB2_30(9),
      O => \vStart_reg_reg[7]_1\(9)
    );
\Delay4_reg[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[1][3]_i_2_n_7\,
      I1 => \Delay4_reg[1][17]_i_4_n_0\,
      I2 => \Delay4_reg[1][17]_i_2_n_0\,
      I3 => \RGB2_35__0_0\(0),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_0\(0)
    );
\Delay4_reg[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB2_35__0_0\(10),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[1][17]_i_2_n_0\,
      I4 => \Delay4_reg[1][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[1][11]_i_2_n_5\,
      O => \vStart_reg_reg[7]_0\(10)
    );
\Delay4_reg[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB2_35__0_0\(11),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[1][17]_i_2_n_0\,
      I4 => \Delay4_reg[1][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[1][11]_i_2_n_4\,
      O => \vStart_reg_reg[7]_0\(11)
    );
\Delay4_reg[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB2_35__0_0\(12),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[1][17]_i_2_n_0\,
      I4 => \Delay4_reg[1][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[1][15]_i_2_n_7\,
      O => \vStart_reg_reg[7]_0\(12)
    );
\Delay4_reg[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB2_35__0_0\(13),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[1][17]_i_2_n_0\,
      I4 => \Delay4_reg[1][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[1][15]_i_2_n_6\,
      O => \vStart_reg_reg[7]_0\(13)
    );
\Delay4_reg[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB2_35__0_0\(14),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[1][17]_i_2_n_0\,
      I4 => \Delay4_reg[1][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[1][15]_i_2_n_5\,
      O => \vStart_reg_reg[7]_0\(14)
    );
\Delay4_reg[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[1][15]_i_2_n_4\,
      I1 => \Delay4_reg[1][17]_i_4_n_0\,
      I2 => \Delay4_reg[1][17]_i_2_n_0\,
      I3 => \RGB2_35__0_0\(15),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_0\(15)
    );
\Delay4_reg[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAEFF00"
    )
        port map (
      I0 => \Delay4_reg[1][17]_i_2_n_0\,
      I1 => \Delay4_reg_reg[1][17]_i_3_n_7\,
      I2 => \Delay4_reg[1][17]_i_4_n_0\,
      I3 => \RGB2_35__0_0\(16),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_0\(16)
    );
\Delay4_reg[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A808A808A80808"
    )
        port map (
      I0 => \Delay4_reg_reg[2][17]\,
      I1 => \RGB2_35__0_0\(17),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[1][17]_i_2_n_0\,
      I4 => \Delay4_reg_reg[1][17]_i_3_n_6\,
      I5 => \Delay4_reg[1][17]_i_4_n_0\,
      O => \vStart_reg_reg[7]_0\(17)
    );
\Delay4_reg[1][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => RGB2_3329_in,
      I1 => \Delay4_reg[1][17]_i_5_n_0\,
      I2 => \Delay4_reg[1][17]_i_6_n_0\,
      I3 => \Delay4_reg[1][17]_i_7_n_0\,
      I4 => \Delay4_reg[1][17]_i_8_n_0\,
      I5 => \Delay4_reg[1][17]_i_9_n_0\,
      O => \Delay4_reg[1][17]_i_2_n_0\
    );
\Delay4_reg[1][17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => p_1_in26_in,
      I1 => \RGB2_34__0_n_73\,
      I2 => \RGB2_34__0_n_71\,
      I3 => \RGB2_34__0_n_72\,
      I4 => \RGB2_34__0_n_70\,
      O => \Delay4_reg[1][17]_i_4_n_0\
    );
\Delay4_reg[1][17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \RGB2_34__0_n_83\,
      I1 => \RGB2_34__0_n_86\,
      I2 => \RGB2_34__0_n_80\,
      I3 => \RGB2_34__0_n_81\,
      O => \Delay4_reg[1][17]_i_5_n_0\
    );
\Delay4_reg[1][17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB2_34__0_n_88\,
      I1 => \RGB2_34__0_n_89\,
      I2 => \RGB2_34__0_n_87\,
      I3 => \RGB2_34__0_n_90\,
      O => \Delay4_reg[1][17]_i_6_n_0\
    );
\Delay4_reg[1][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB2_34__0_n_84\,
      I1 => \RGB2_34__0_n_85\,
      I2 => \RGB2_34__0_n_79\,
      I3 => \RGB2_34__0_n_82\,
      O => \Delay4_reg[1][17]_i_7_n_0\
    );
\Delay4_reg[1][17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \RGB2_34__0_n_76\,
      I1 => \RGB2_34__0_n_77\,
      I2 => \RGB2_34__0_n_78\,
      I3 => \RGB2_34__0_n_75\,
      I4 => \RGB2_34__0_n_73\,
      I5 => \RGB2_34__0_n_74\,
      O => \Delay4_reg[1][17]_i_8_n_0\
    );
\Delay4_reg[1][17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RGB2_34__0_n_70\,
      I1 => \RGB2_34__0_n_72\,
      I2 => \RGB2_34__0_n_71\,
      I3 => \RGB2_34__0_n_73\,
      O => \Delay4_reg[1][17]_i_9_n_0\
    );
\Delay4_reg[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[1][3]_i_2_n_6\,
      I1 => \Delay4_reg[1][17]_i_4_n_0\,
      I2 => \Delay4_reg[1][17]_i_2_n_0\,
      I3 => \RGB2_35__0_0\(1),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_0\(1)
    );
\Delay4_reg[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[1][3]_i_2_n_5\,
      I1 => \Delay4_reg[1][17]_i_4_n_0\,
      I2 => \Delay4_reg[1][17]_i_2_n_0\,
      I3 => \RGB2_35__0_0\(2),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_0\(2)
    );
\Delay4_reg[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[1][3]_i_2_n_4\,
      I1 => \Delay4_reg[1][17]_i_4_n_0\,
      I2 => \Delay4_reg[1][17]_i_2_n_0\,
      I3 => \RGB2_35__0_0\(3),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_0\(3)
    );
\Delay4_reg[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RGB2_34__0_n_90\,
      I1 => \RGB2_34__0_n_91\,
      O => \Delay4_reg[1][3]_i_3_n_0\
    );
\Delay4_reg[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[1][7]_i_2_n_7\,
      I1 => \Delay4_reg[1][17]_i_4_n_0\,
      I2 => \Delay4_reg[1][17]_i_2_n_0\,
      I3 => \RGB2_35__0_0\(4),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_0\(4)
    );
\Delay4_reg[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[1][7]_i_2_n_6\,
      I1 => \Delay4_reg[1][17]_i_4_n_0\,
      I2 => \Delay4_reg[1][17]_i_2_n_0\,
      I3 => \RGB2_35__0_0\(5),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_0\(5)
    );
\Delay4_reg[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[1][7]_i_2_n_5\,
      I1 => \Delay4_reg[1][17]_i_4_n_0\,
      I2 => \Delay4_reg[1][17]_i_2_n_0\,
      I3 => \RGB2_35__0_0\(6),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_0\(6)
    );
\Delay4_reg[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[1][7]_i_2_n_4\,
      I1 => \Delay4_reg[1][17]_i_4_n_0\,
      I2 => \Delay4_reg[1][17]_i_2_n_0\,
      I3 => \RGB2_35__0_0\(7),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_0\(7)
    );
\Delay4_reg[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB2_35__0_0\(8),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[1][17]_i_2_n_0\,
      I4 => \Delay4_reg[1][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[1][11]_i_2_n_7\,
      O => \vStart_reg_reg[7]_0\(8)
    );
\Delay4_reg[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB2_35__0_0\(9),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[1][17]_i_2_n_0\,
      I4 => \Delay4_reg[1][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[1][11]_i_2_n_6\,
      O => \vStart_reg_reg[7]_0\(9)
    );
\Delay4_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[2][3]_i_2_n_7\,
      I1 => \Delay4_reg[2][17]_i_4_n_0\,
      I2 => \Delay4_reg[2][17]_i_2_n_0\,
      I3 => \RGB2_35__1_0\(0),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]\(0)
    );
\Delay4_reg[2][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB2_35__1_0\(10),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[2][17]_i_2_n_0\,
      I4 => \Delay4_reg[2][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[2][11]_i_2_n_5\,
      O => \vStart_reg_reg[7]\(10)
    );
\Delay4_reg[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB2_35__1_0\(11),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[2][17]_i_2_n_0\,
      I4 => \Delay4_reg[2][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[2][11]_i_2_n_4\,
      O => \vStart_reg_reg[7]\(11)
    );
\Delay4_reg[2][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB2_35__1_0\(12),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[2][17]_i_2_n_0\,
      I4 => \Delay4_reg[2][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[2][15]_i_2_n_7\,
      O => \vStart_reg_reg[7]\(12)
    );
\Delay4_reg[2][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB2_35__1_0\(13),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[2][17]_i_2_n_0\,
      I4 => \Delay4_reg[2][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[2][15]_i_2_n_6\,
      O => \vStart_reg_reg[7]\(13)
    );
\Delay4_reg[2][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB2_35__1_0\(14),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[2][17]_i_2_n_0\,
      I4 => \Delay4_reg[2][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[2][15]_i_2_n_5\,
      O => \vStart_reg_reg[7]\(14)
    );
\Delay4_reg[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[2][15]_i_2_n_4\,
      I1 => \Delay4_reg[2][17]_i_4_n_0\,
      I2 => \Delay4_reg[2][17]_i_2_n_0\,
      I3 => \RGB2_35__1_0\(15),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]\(15)
    );
\Delay4_reg[2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAEFF00"
    )
        port map (
      I0 => \Delay4_reg[2][17]_i_2_n_0\,
      I1 => \Delay4_reg_reg[2][17]_i_3_n_7\,
      I2 => \Delay4_reg[2][17]_i_4_n_0\,
      I3 => \RGB2_35__1_0\(16),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]\(16)
    );
\Delay4_reg[2][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A808A808A80808"
    )
        port map (
      I0 => \Delay4_reg_reg[2][17]\,
      I1 => \RGB2_35__1_0\(17),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[2][17]_i_2_n_0\,
      I4 => \Delay4_reg_reg[2][17]_i_3_n_6\,
      I5 => \Delay4_reg[2][17]_i_4_n_0\,
      O => \vStart_reg_reg[7]\(17)
    );
\Delay4_reg[2][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => RGB2_3321_in,
      I1 => \Delay4_reg[2][17]_i_5_n_0\,
      I2 => \Delay4_reg[2][17]_i_6_n_0\,
      I3 => \Delay4_reg[2][17]_i_7_n_0\,
      I4 => \Delay4_reg[2][17]_i_8_n_0\,
      I5 => \Delay4_reg[2][17]_i_9_n_0\,
      O => \Delay4_reg[2][17]_i_2_n_0\
    );
\Delay4_reg[2][17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => p_1_in20_in,
      I1 => \RGB2_34__1_n_73\,
      I2 => \RGB2_34__1_n_71\,
      I3 => \RGB2_34__1_n_72\,
      I4 => \RGB2_34__1_n_70\,
      O => \Delay4_reg[2][17]_i_4_n_0\
    );
\Delay4_reg[2][17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \RGB2_34__1_n_83\,
      I1 => \RGB2_34__1_n_86\,
      I2 => \RGB2_34__1_n_80\,
      I3 => \RGB2_34__1_n_81\,
      O => \Delay4_reg[2][17]_i_5_n_0\
    );
\Delay4_reg[2][17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB2_34__1_n_88\,
      I1 => \RGB2_34__1_n_89\,
      I2 => \RGB2_34__1_n_87\,
      I3 => \RGB2_34__1_n_90\,
      O => \Delay4_reg[2][17]_i_6_n_0\
    );
\Delay4_reg[2][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB2_34__1_n_84\,
      I1 => \RGB2_34__1_n_85\,
      I2 => \RGB2_34__1_n_79\,
      I3 => \RGB2_34__1_n_82\,
      O => \Delay4_reg[2][17]_i_7_n_0\
    );
\Delay4_reg[2][17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \RGB2_34__1_n_76\,
      I1 => \RGB2_34__1_n_77\,
      I2 => \RGB2_34__1_n_78\,
      I3 => \RGB2_34__1_n_75\,
      I4 => \RGB2_34__1_n_73\,
      I5 => \RGB2_34__1_n_74\,
      O => \Delay4_reg[2][17]_i_8_n_0\
    );
\Delay4_reg[2][17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RGB2_34__1_n_70\,
      I1 => \RGB2_34__1_n_72\,
      I2 => \RGB2_34__1_n_71\,
      I3 => \RGB2_34__1_n_73\,
      O => \Delay4_reg[2][17]_i_9_n_0\
    );
\Delay4_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[2][3]_i_2_n_6\,
      I1 => \Delay4_reg[2][17]_i_4_n_0\,
      I2 => \Delay4_reg[2][17]_i_2_n_0\,
      I3 => \RGB2_35__1_0\(1),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]\(1)
    );
\Delay4_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[2][3]_i_2_n_5\,
      I1 => \Delay4_reg[2][17]_i_4_n_0\,
      I2 => \Delay4_reg[2][17]_i_2_n_0\,
      I3 => \RGB2_35__1_0\(2),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]\(2)
    );
\Delay4_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[2][3]_i_2_n_4\,
      I1 => \Delay4_reg[2][17]_i_4_n_0\,
      I2 => \Delay4_reg[2][17]_i_2_n_0\,
      I3 => \RGB2_35__1_0\(3),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]\(3)
    );
\Delay4_reg[2][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RGB2_34__1_n_90\,
      I1 => \RGB2_34__1_n_91\,
      O => \Delay4_reg[2][3]_i_3_n_0\
    );
\Delay4_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[2][7]_i_2_n_7\,
      I1 => \Delay4_reg[2][17]_i_4_n_0\,
      I2 => \Delay4_reg[2][17]_i_2_n_0\,
      I3 => \RGB2_35__1_0\(4),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]\(4)
    );
\Delay4_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[2][7]_i_2_n_6\,
      I1 => \Delay4_reg[2][17]_i_4_n_0\,
      I2 => \Delay4_reg[2][17]_i_2_n_0\,
      I3 => \RGB2_35__1_0\(5),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]\(5)
    );
\Delay4_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[2][7]_i_2_n_5\,
      I1 => \Delay4_reg[2][17]_i_4_n_0\,
      I2 => \Delay4_reg[2][17]_i_2_n_0\,
      I3 => \RGB2_35__1_0\(6),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]\(6)
    );
\Delay4_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay4_reg_reg[2][7]_i_2_n_4\,
      I1 => \Delay4_reg[2][17]_i_4_n_0\,
      I2 => \Delay4_reg[2][17]_i_2_n_0\,
      I3 => \RGB2_35__1_0\(7),
      I4 => \Delay4_reg_reg[2][17]_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]\(7)
    );
\Delay4_reg[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB2_35__1_0\(8),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[2][17]_i_2_n_0\,
      I4 => \Delay4_reg[2][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[2][11]_i_2_n_7\,
      O => \vStart_reg_reg[7]\(8)
    );
\Delay4_reg[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB2_35__1_0\(9),
      I2 => \Delay4_reg_reg[2][17]_0\,
      I3 => \Delay4_reg[2][17]_i_2_n_0\,
      I4 => \Delay4_reg[2][17]_i_4_n_0\,
      I5 => \Delay4_reg_reg[2][11]_i_2_n_6\,
      O => \vStart_reg_reg[7]\(9)
    );
\Delay4_reg_reg[0][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[0][7]_i_2_n_0\,
      CO(3) => \Delay4_reg_reg[0][11]_i_2_n_0\,
      CO(2) => \Delay4_reg_reg[0][11]_i_2_n_1\,
      CO(1) => \Delay4_reg_reg[0][11]_i_2_n_2\,
      CO(0) => \Delay4_reg_reg[0][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RGB2_30(11 downto 8),
      S(3) => RGB2_34_n_79,
      S(2) => RGB2_34_n_80,
      S(1) => RGB2_34_n_81,
      S(0) => RGB2_34_n_82
    );
\Delay4_reg_reg[0][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[0][11]_i_2_n_0\,
      CO(3) => \Delay4_reg_reg[0][15]_i_2_n_0\,
      CO(2) => \Delay4_reg_reg[0][15]_i_2_n_1\,
      CO(1) => \Delay4_reg_reg[0][15]_i_2_n_2\,
      CO(0) => \Delay4_reg_reg[0][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RGB2_30(15 downto 12),
      S(3) => RGB2_34_n_75,
      S(2) => RGB2_34_n_76,
      S(1) => RGB2_34_n_77,
      S(0) => RGB2_34_n_78
    );
\Delay4_reg_reg[0][17]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[0][15]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Delay4_reg_reg[0][17]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Delay4_reg_reg[0][17]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Delay4_reg_reg[0][17]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => RGB2_30(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => RGB2_34_n_73,
      S(0) => RGB2_34_n_74
    );
\Delay4_reg_reg[0][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay4_reg_reg[0][3]_i_2_n_0\,
      CO(2) => \Delay4_reg_reg[0][3]_i_2_n_1\,
      CO(1) => \Delay4_reg_reg[0][3]_i_2_n_2\,
      CO(0) => \Delay4_reg_reg[0][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => RGB2_34_n_90,
      O(3 downto 0) => RGB2_30(3 downto 0),
      S(3) => RGB2_34_n_87,
      S(2) => RGB2_34_n_88,
      S(1) => RGB2_34_n_89,
      S(0) => \Delay4_reg[0][3]_i_3_n_0\
    );
\Delay4_reg_reg[0][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[0][3]_i_2_n_0\,
      CO(3) => \Delay4_reg_reg[0][7]_i_2_n_0\,
      CO(2) => \Delay4_reg_reg[0][7]_i_2_n_1\,
      CO(1) => \Delay4_reg_reg[0][7]_i_2_n_2\,
      CO(0) => \Delay4_reg_reg[0][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RGB2_30(7 downto 4),
      S(3) => RGB2_34_n_83,
      S(2) => RGB2_34_n_84,
      S(1) => RGB2_34_n_85,
      S(0) => RGB2_34_n_86
    );
\Delay4_reg_reg[1][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[1][7]_i_2_n_0\,
      CO(3) => \Delay4_reg_reg[1][11]_i_2_n_0\,
      CO(2) => \Delay4_reg_reg[1][11]_i_2_n_1\,
      CO(1) => \Delay4_reg_reg[1][11]_i_2_n_2\,
      CO(0) => \Delay4_reg_reg[1][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay4_reg_reg[1][11]_i_2_n_4\,
      O(2) => \Delay4_reg_reg[1][11]_i_2_n_5\,
      O(1) => \Delay4_reg_reg[1][11]_i_2_n_6\,
      O(0) => \Delay4_reg_reg[1][11]_i_2_n_7\,
      S(3) => \RGB2_34__0_n_79\,
      S(2) => \RGB2_34__0_n_80\,
      S(1) => \RGB2_34__0_n_81\,
      S(0) => \RGB2_34__0_n_82\
    );
\Delay4_reg_reg[1][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[1][11]_i_2_n_0\,
      CO(3) => \Delay4_reg_reg[1][15]_i_2_n_0\,
      CO(2) => \Delay4_reg_reg[1][15]_i_2_n_1\,
      CO(1) => \Delay4_reg_reg[1][15]_i_2_n_2\,
      CO(0) => \Delay4_reg_reg[1][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay4_reg_reg[1][15]_i_2_n_4\,
      O(2) => \Delay4_reg_reg[1][15]_i_2_n_5\,
      O(1) => \Delay4_reg_reg[1][15]_i_2_n_6\,
      O(0) => \Delay4_reg_reg[1][15]_i_2_n_7\,
      S(3) => \RGB2_34__0_n_75\,
      S(2) => \RGB2_34__0_n_76\,
      S(1) => \RGB2_34__0_n_77\,
      S(0) => \RGB2_34__0_n_78\
    );
\Delay4_reg_reg[1][17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[1][15]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Delay4_reg_reg[1][17]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Delay4_reg_reg[1][17]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Delay4_reg_reg[1][17]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \Delay4_reg_reg[1][17]_i_3_n_6\,
      O(0) => \Delay4_reg_reg[1][17]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \RGB2_34__0_n_73\,
      S(0) => \RGB2_34__0_n_74\
    );
\Delay4_reg_reg[1][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay4_reg_reg[1][3]_i_2_n_0\,
      CO(2) => \Delay4_reg_reg[1][3]_i_2_n_1\,
      CO(1) => \Delay4_reg_reg[1][3]_i_2_n_2\,
      CO(0) => \Delay4_reg_reg[1][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \RGB2_34__0_n_90\,
      O(3) => \Delay4_reg_reg[1][3]_i_2_n_4\,
      O(2) => \Delay4_reg_reg[1][3]_i_2_n_5\,
      O(1) => \Delay4_reg_reg[1][3]_i_2_n_6\,
      O(0) => \Delay4_reg_reg[1][3]_i_2_n_7\,
      S(3) => \RGB2_34__0_n_87\,
      S(2) => \RGB2_34__0_n_88\,
      S(1) => \RGB2_34__0_n_89\,
      S(0) => \Delay4_reg[1][3]_i_3_n_0\
    );
\Delay4_reg_reg[1][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[1][3]_i_2_n_0\,
      CO(3) => \Delay4_reg_reg[1][7]_i_2_n_0\,
      CO(2) => \Delay4_reg_reg[1][7]_i_2_n_1\,
      CO(1) => \Delay4_reg_reg[1][7]_i_2_n_2\,
      CO(0) => \Delay4_reg_reg[1][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay4_reg_reg[1][7]_i_2_n_4\,
      O(2) => \Delay4_reg_reg[1][7]_i_2_n_5\,
      O(1) => \Delay4_reg_reg[1][7]_i_2_n_6\,
      O(0) => \Delay4_reg_reg[1][7]_i_2_n_7\,
      S(3) => \RGB2_34__0_n_83\,
      S(2) => \RGB2_34__0_n_84\,
      S(1) => \RGB2_34__0_n_85\,
      S(0) => \RGB2_34__0_n_86\
    );
\Delay4_reg_reg[2][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[2][7]_i_2_n_0\,
      CO(3) => \Delay4_reg_reg[2][11]_i_2_n_0\,
      CO(2) => \Delay4_reg_reg[2][11]_i_2_n_1\,
      CO(1) => \Delay4_reg_reg[2][11]_i_2_n_2\,
      CO(0) => \Delay4_reg_reg[2][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay4_reg_reg[2][11]_i_2_n_4\,
      O(2) => \Delay4_reg_reg[2][11]_i_2_n_5\,
      O(1) => \Delay4_reg_reg[2][11]_i_2_n_6\,
      O(0) => \Delay4_reg_reg[2][11]_i_2_n_7\,
      S(3) => \RGB2_34__1_n_79\,
      S(2) => \RGB2_34__1_n_80\,
      S(1) => \RGB2_34__1_n_81\,
      S(0) => \RGB2_34__1_n_82\
    );
\Delay4_reg_reg[2][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[2][11]_i_2_n_0\,
      CO(3) => \Delay4_reg_reg[2][15]_i_2_n_0\,
      CO(2) => \Delay4_reg_reg[2][15]_i_2_n_1\,
      CO(1) => \Delay4_reg_reg[2][15]_i_2_n_2\,
      CO(0) => \Delay4_reg_reg[2][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay4_reg_reg[2][15]_i_2_n_4\,
      O(2) => \Delay4_reg_reg[2][15]_i_2_n_5\,
      O(1) => \Delay4_reg_reg[2][15]_i_2_n_6\,
      O(0) => \Delay4_reg_reg[2][15]_i_2_n_7\,
      S(3) => \RGB2_34__1_n_75\,
      S(2) => \RGB2_34__1_n_76\,
      S(1) => \RGB2_34__1_n_77\,
      S(0) => \RGB2_34__1_n_78\
    );
\Delay4_reg_reg[2][17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[2][15]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Delay4_reg_reg[2][17]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Delay4_reg_reg[2][17]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Delay4_reg_reg[2][17]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \Delay4_reg_reg[2][17]_i_3_n_6\,
      O(0) => \Delay4_reg_reg[2][17]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \RGB2_34__1_n_73\,
      S(0) => \RGB2_34__1_n_74\
    );
\Delay4_reg_reg[2][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay4_reg_reg[2][3]_i_2_n_0\,
      CO(2) => \Delay4_reg_reg[2][3]_i_2_n_1\,
      CO(1) => \Delay4_reg_reg[2][3]_i_2_n_2\,
      CO(0) => \Delay4_reg_reg[2][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \RGB2_34__1_n_90\,
      O(3) => \Delay4_reg_reg[2][3]_i_2_n_4\,
      O(2) => \Delay4_reg_reg[2][3]_i_2_n_5\,
      O(1) => \Delay4_reg_reg[2][3]_i_2_n_6\,
      O(0) => \Delay4_reg_reg[2][3]_i_2_n_7\,
      S(3) => \RGB2_34__1_n_87\,
      S(2) => \RGB2_34__1_n_88\,
      S(1) => \RGB2_34__1_n_89\,
      S(0) => \Delay4_reg[2][3]_i_3_n_0\
    );
\Delay4_reg_reg[2][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[2][3]_i_2_n_0\,
      CO(3) => \Delay4_reg_reg[2][7]_i_2_n_0\,
      CO(2) => \Delay4_reg_reg[2][7]_i_2_n_1\,
      CO(1) => \Delay4_reg_reg[2][7]_i_2_n_2\,
      CO(0) => \Delay4_reg_reg[2][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay4_reg_reg[2][7]_i_2_n_4\,
      O(2) => \Delay4_reg_reg[2][7]_i_2_n_5\,
      O(1) => \Delay4_reg_reg[2][7]_i_2_n_6\,
      O(0) => \Delay4_reg_reg[2][7]_i_2_n_7\,
      S(3) => \RGB2_34__1_n_83\,
      S(2) => \RGB2_34__1_n_84\,
      S(1) => \RGB2_34__1_n_85\,
      S(0) => \RGB2_34__1_n_86\
    );
\Delay5_reg[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => RGB3_35_0(0),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[0][17]_i_5_n_0\,
      I3 => RGB3_30(0),
      I4 => \Delay5_reg[0][17]_i_4_n_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(0)
    );
\Delay5_reg[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[0][17]_i_5_n_0\,
      I1 => \Delay5_reg[0][17]_i_4_n_0\,
      I2 => RGB3_30(10),
      I3 => RGB3_35_0(10),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(10)
    );
\Delay5_reg[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[0][17]_i_5_n_0\,
      I1 => \Delay5_reg[0][17]_i_4_n_0\,
      I2 => RGB3_30(11),
      I3 => RGB3_35_0(11),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(11)
    );
\Delay5_reg[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[0][17]_i_5_n_0\,
      I1 => \Delay5_reg[0][17]_i_4_n_0\,
      I2 => RGB3_30(12),
      I3 => RGB3_35_0(12),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(12)
    );
\Delay5_reg[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[0][17]_i_5_n_0\,
      I1 => \Delay5_reg[0][17]_i_4_n_0\,
      I2 => RGB3_30(13),
      I3 => RGB3_35_0(13),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(13)
    );
\Delay5_reg[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[0][17]_i_5_n_0\,
      I1 => \Delay5_reg[0][17]_i_4_n_0\,
      I2 => RGB3_30(14),
      I3 => RGB3_35_0(14),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(14)
    );
\Delay5_reg[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => RGB3_35_0(15),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[0][17]_i_5_n_0\,
      I3 => RGB3_30(15),
      I4 => \Delay5_reg[0][17]_i_4_n_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(15)
    );
\Delay5_reg[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => RGB3_35_0(16),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[0][17]_i_5_n_0\,
      I3 => RGB3_30(16),
      I4 => \Delay5_reg[0][17]_i_4_n_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(16)
    );
\Delay5_reg[0][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540404040404"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => RGB3_35_0(17),
      I2 => \Delay5_reg_reg[0][17]\,
      I3 => RGB3_30(17),
      I4 => \Delay5_reg[0][17]_i_4_n_0\,
      I5 => \Delay5_reg[0][17]_i_5_n_0\,
      O => D(17)
    );
\Delay5_reg[0][17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => RGB3_34_n_76,
      I1 => RGB3_34_n_77,
      I2 => RGB3_34_n_78,
      I3 => RGB3_34_n_75,
      I4 => RGB3_34_n_73,
      I5 => RGB3_34_n_74,
      O => \Delay5_reg[0][17]_i_10_n_0\
    );
\Delay5_reg[0][17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => p_1_in13_in,
      I1 => RGB3_34_n_73,
      I2 => RGB3_34_n_71,
      I3 => RGB3_34_n_72,
      I4 => RGB3_34_n_70,
      O => \Delay5_reg[0][17]_i_4_n_0\
    );
\Delay5_reg[0][17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDD5D"
    )
        port map (
      I0 => RGB3_3316_in,
      I1 => \Delay5_reg[0][17]_i_6_n_0\,
      I2 => \Delay5_reg[0][17]_i_7_n_0\,
      I3 => \Delay5_reg[0][17]_i_8_n_0\,
      I4 => \Delay5_reg[0][17]_i_9_n_0\,
      I5 => \Delay5_reg[0][17]_i_10_n_0\,
      O => \Delay5_reg[0][17]_i_5_n_0\
    );
\Delay5_reg[0][17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RGB3_34_n_70,
      I1 => RGB3_34_n_72,
      I2 => RGB3_34_n_71,
      I3 => RGB3_34_n_73,
      O => \Delay5_reg[0][17]_i_6_n_0\
    );
\Delay5_reg[0][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => RGB3_34_n_83,
      I1 => RGB3_34_n_86,
      I2 => RGB3_34_n_80,
      I3 => RGB3_34_n_81,
      O => \Delay5_reg[0][17]_i_7_n_0\
    );
\Delay5_reg[0][17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => RGB3_34_n_88,
      I1 => RGB3_34_n_89,
      I2 => RGB3_34_n_87,
      I3 => RGB3_34_n_90,
      O => \Delay5_reg[0][17]_i_8_n_0\
    );
\Delay5_reg[0][17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => RGB3_34_n_84,
      I1 => RGB3_34_n_85,
      I2 => RGB3_34_n_79,
      I3 => RGB3_34_n_82,
      O => \Delay5_reg[0][17]_i_9_n_0\
    );
\Delay5_reg[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => RGB3_35_0(1),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[0][17]_i_5_n_0\,
      I3 => RGB3_30(1),
      I4 => \Delay5_reg[0][17]_i_4_n_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(1)
    );
\Delay5_reg[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => RGB3_35_0(2),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[0][17]_i_5_n_0\,
      I3 => RGB3_30(2),
      I4 => \Delay5_reg[0][17]_i_4_n_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(2)
    );
\Delay5_reg[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => RGB3_35_0(3),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[0][17]_i_5_n_0\,
      I3 => RGB3_30(3),
      I4 => \Delay5_reg[0][17]_i_4_n_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(3)
    );
\Delay5_reg[0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RGB3_34_n_90,
      I1 => RGB3_34_n_91,
      O => \Delay5_reg[0][3]_i_3_n_0\
    );
\Delay5_reg[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => RGB3_35_0(4),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[0][17]_i_5_n_0\,
      I3 => RGB3_30(4),
      I4 => \Delay5_reg[0][17]_i_4_n_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(4)
    );
\Delay5_reg[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => RGB3_35_0(5),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[0][17]_i_5_n_0\,
      I3 => RGB3_30(5),
      I4 => \Delay5_reg[0][17]_i_4_n_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(5)
    );
\Delay5_reg[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => RGB3_35_0(6),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[0][17]_i_5_n_0\,
      I3 => RGB3_30(6),
      I4 => \Delay5_reg[0][17]_i_4_n_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(6)
    );
\Delay5_reg[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => RGB3_35_0(7),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[0][17]_i_5_n_0\,
      I3 => RGB3_30(7),
      I4 => \Delay5_reg[0][17]_i_4_n_0\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(7)
    );
\Delay5_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[0][17]_i_5_n_0\,
      I1 => \Delay5_reg[0][17]_i_4_n_0\,
      I2 => RGB3_30(8),
      I3 => RGB3_35_0(8),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(8)
    );
\Delay5_reg[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[0][17]_i_5_n_0\,
      I1 => \Delay5_reg[0][17]_i_4_n_0\,
      I2 => RGB3_30(9),
      I3 => RGB3_35_0(9),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => D(9)
    );
\Delay5_reg[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__0_0\(0),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[1][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[1][3]_i_2_n_7\,
      I4 => \Delay5_reg[1][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(0)
    );
\Delay5_reg[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[1][17]_i_4_n_0\,
      I1 => \Delay5_reg[1][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[1][11]_i_2_n_5\,
      I3 => \RGB3_35__0_0\(10),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(10)
    );
\Delay5_reg[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[1][17]_i_4_n_0\,
      I1 => \Delay5_reg[1][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[1][11]_i_2_n_4\,
      I3 => \RGB3_35__0_0\(11),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(11)
    );
\Delay5_reg[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[1][17]_i_4_n_0\,
      I1 => \Delay5_reg[1][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[1][15]_i_2_n_7\,
      I3 => \RGB3_35__0_0\(12),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(12)
    );
\Delay5_reg[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[1][17]_i_4_n_0\,
      I1 => \Delay5_reg[1][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[1][15]_i_2_n_6\,
      I3 => \RGB3_35__0_0\(13),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(13)
    );
\Delay5_reg[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[1][17]_i_4_n_0\,
      I1 => \Delay5_reg[1][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[1][15]_i_2_n_5\,
      I3 => \RGB3_35__0_0\(14),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(14)
    );
\Delay5_reg[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__0_0\(15),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[1][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[1][15]_i_2_n_4\,
      I4 => \Delay5_reg[1][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(15)
    );
\Delay5_reg[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__0_0\(16),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[1][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[1][17]_i_2_n_7\,
      I4 => \Delay5_reg[1][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(16)
    );
\Delay5_reg[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540404040404"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB3_35__0_0\(17),
      I2 => \Delay5_reg_reg[0][17]\,
      I3 => \Delay5_reg_reg[1][17]_i_2_n_6\,
      I4 => \Delay5_reg[1][17]_i_3_n_0\,
      I5 => \Delay5_reg[1][17]_i_4_n_0\,
      O => \HDL_Counter_out1_reg[0]\(17)
    );
\Delay5_reg[1][17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => \RGB3_34__0_n_73\,
      I2 => \RGB3_34__0_n_71\,
      I3 => \RGB3_34__0_n_72\,
      I4 => \RGB3_34__0_n_70\,
      O => \Delay5_reg[1][17]_i_3_n_0\
    );
\Delay5_reg[1][17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDD5D"
    )
        port map (
      I0 => RGB3_338_in,
      I1 => \Delay5_reg[1][17]_i_5_n_0\,
      I2 => \Delay5_reg[1][17]_i_6_n_0\,
      I3 => \Delay5_reg[1][17]_i_7_n_0\,
      I4 => \Delay5_reg[1][17]_i_8_n_0\,
      I5 => \Delay5_reg[1][17]_i_9_n_0\,
      O => \Delay5_reg[1][17]_i_4_n_0\
    );
\Delay5_reg[1][17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RGB3_34__0_n_70\,
      I1 => \RGB3_34__0_n_72\,
      I2 => \RGB3_34__0_n_71\,
      I3 => \RGB3_34__0_n_73\,
      O => \Delay5_reg[1][17]_i_5_n_0\
    );
\Delay5_reg[1][17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \RGB3_34__0_n_83\,
      I1 => \RGB3_34__0_n_86\,
      I2 => \RGB3_34__0_n_80\,
      I3 => \RGB3_34__0_n_81\,
      O => \Delay5_reg[1][17]_i_6_n_0\
    );
\Delay5_reg[1][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB3_34__0_n_88\,
      I1 => \RGB3_34__0_n_89\,
      I2 => \RGB3_34__0_n_87\,
      I3 => \RGB3_34__0_n_90\,
      O => \Delay5_reg[1][17]_i_7_n_0\
    );
\Delay5_reg[1][17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB3_34__0_n_84\,
      I1 => \RGB3_34__0_n_85\,
      I2 => \RGB3_34__0_n_79\,
      I3 => \RGB3_34__0_n_82\,
      O => \Delay5_reg[1][17]_i_8_n_0\
    );
\Delay5_reg[1][17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \RGB3_34__0_n_76\,
      I1 => \RGB3_34__0_n_77\,
      I2 => \RGB3_34__0_n_78\,
      I3 => \RGB3_34__0_n_75\,
      I4 => \RGB3_34__0_n_73\,
      I5 => \RGB3_34__0_n_74\,
      O => \Delay5_reg[1][17]_i_9_n_0\
    );
\Delay5_reg[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__0_0\(1),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[1][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[1][3]_i_2_n_6\,
      I4 => \Delay5_reg[1][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(1)
    );
\Delay5_reg[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__0_0\(2),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[1][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[1][3]_i_2_n_5\,
      I4 => \Delay5_reg[1][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(2)
    );
\Delay5_reg[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__0_0\(3),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[1][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[1][3]_i_2_n_4\,
      I4 => \Delay5_reg[1][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(3)
    );
\Delay5_reg[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RGB3_34__0_n_90\,
      I1 => \RGB3_34__0_n_91\,
      O => \Delay5_reg[1][3]_i_3_n_0\
    );
\Delay5_reg[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__0_0\(4),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[1][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[1][7]_i_2_n_7\,
      I4 => \Delay5_reg[1][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(4)
    );
\Delay5_reg[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__0_0\(5),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[1][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[1][7]_i_2_n_6\,
      I4 => \Delay5_reg[1][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(5)
    );
\Delay5_reg[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__0_0\(6),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[1][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[1][7]_i_2_n_5\,
      I4 => \Delay5_reg[1][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(6)
    );
\Delay5_reg[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__0_0\(7),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[1][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[1][7]_i_2_n_4\,
      I4 => \Delay5_reg[1][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(7)
    );
\Delay5_reg[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[1][17]_i_4_n_0\,
      I1 => \Delay5_reg[1][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[1][11]_i_2_n_7\,
      I3 => \RGB3_35__0_0\(8),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(8)
    );
\Delay5_reg[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[1][17]_i_4_n_0\,
      I1 => \Delay5_reg[1][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[1][11]_i_2_n_6\,
      I3 => \RGB3_35__0_0\(9),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \HDL_Counter_out1_reg[0]\(9)
    );
\Delay5_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__1_0\(0),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[2][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[2][3]_i_2_n_7\,
      I4 => \Delay5_reg[2][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(0)
    );
\Delay5_reg[2][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[2][17]_i_4_n_0\,
      I1 => \Delay5_reg[2][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[2][11]_i_2_n_5\,
      I3 => \RGB3_35__1_0\(10),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(10)
    );
\Delay5_reg[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[2][17]_i_4_n_0\,
      I1 => \Delay5_reg[2][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[2][11]_i_2_n_4\,
      I3 => \RGB3_35__1_0\(11),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(11)
    );
\Delay5_reg[2][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[2][17]_i_4_n_0\,
      I1 => \Delay5_reg[2][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[2][15]_i_2_n_7\,
      I3 => \RGB3_35__1_0\(12),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(12)
    );
\Delay5_reg[2][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[2][17]_i_4_n_0\,
      I1 => \Delay5_reg[2][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[2][15]_i_2_n_6\,
      I3 => \RGB3_35__1_0\(13),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(13)
    );
\Delay5_reg[2][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[2][17]_i_4_n_0\,
      I1 => \Delay5_reg[2][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[2][15]_i_2_n_5\,
      I3 => \RGB3_35__1_0\(14),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(14)
    );
\Delay5_reg[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__1_0\(15),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[2][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[2][15]_i_2_n_4\,
      I4 => \Delay5_reg[2][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(15)
    );
\Delay5_reg[2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__1_0\(16),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[2][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[2][17]_i_2_n_7\,
      I4 => \Delay5_reg[2][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(16)
    );
\Delay5_reg[2][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540404040404"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB3_35__1_0\(17),
      I2 => \Delay5_reg_reg[0][17]\,
      I3 => \Delay5_reg_reg[2][17]_i_2_n_6\,
      I4 => \Delay5_reg[2][17]_i_3_n_0\,
      I5 => \Delay5_reg[2][17]_i_4_n_0\,
      O => \HDL_Counter_out1_reg[0]_0\(17)
    );
\Delay5_reg[2][17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \RGB3_34__1_n_69\,
      I1 => \RGB3_34__1_n_73\,
      I2 => \RGB3_34__1_n_71\,
      I3 => \RGB3_34__1_n_72\,
      I4 => \RGB3_34__1_n_70\,
      O => \Delay5_reg[2][17]_i_3_n_0\
    );
\Delay5_reg[2][17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDD5D"
    )
        port map (
      I0 => RGB3_330_in,
      I1 => \Delay5_reg[2][17]_i_5_n_0\,
      I2 => \Delay5_reg[2][17]_i_6_n_0\,
      I3 => \Delay5_reg[2][17]_i_7_n_0\,
      I4 => \Delay5_reg[2][17]_i_8_n_0\,
      I5 => \Delay5_reg[2][17]_i_9_n_0\,
      O => \Delay5_reg[2][17]_i_4_n_0\
    );
\Delay5_reg[2][17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RGB3_34__1_n_70\,
      I1 => \RGB3_34__1_n_72\,
      I2 => \RGB3_34__1_n_71\,
      I3 => \RGB3_34__1_n_73\,
      O => \Delay5_reg[2][17]_i_5_n_0\
    );
\Delay5_reg[2][17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \RGB3_34__1_n_83\,
      I1 => \RGB3_34__1_n_86\,
      I2 => \RGB3_34__1_n_80\,
      I3 => \RGB3_34__1_n_81\,
      O => \Delay5_reg[2][17]_i_6_n_0\
    );
\Delay5_reg[2][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB3_34__1_n_88\,
      I1 => \RGB3_34__1_n_89\,
      I2 => \RGB3_34__1_n_87\,
      I3 => \RGB3_34__1_n_90\,
      O => \Delay5_reg[2][17]_i_7_n_0\
    );
\Delay5_reg[2][17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB3_34__1_n_84\,
      I1 => \RGB3_34__1_n_85\,
      I2 => \RGB3_34__1_n_79\,
      I3 => \RGB3_34__1_n_82\,
      O => \Delay5_reg[2][17]_i_8_n_0\
    );
\Delay5_reg[2][17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \RGB3_34__1_n_76\,
      I1 => \RGB3_34__1_n_77\,
      I2 => \RGB3_34__1_n_78\,
      I3 => \RGB3_34__1_n_75\,
      I4 => \RGB3_34__1_n_73\,
      I5 => \RGB3_34__1_n_74\,
      O => \Delay5_reg[2][17]_i_9_n_0\
    );
\Delay5_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__1_0\(1),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[2][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[2][3]_i_2_n_6\,
      I4 => \Delay5_reg[2][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(1)
    );
\Delay5_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__1_0\(2),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[2][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[2][3]_i_2_n_5\,
      I4 => \Delay5_reg[2][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(2)
    );
\Delay5_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__1_0\(3),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[2][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[2][3]_i_2_n_4\,
      I4 => \Delay5_reg[2][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(3)
    );
\Delay5_reg[2][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RGB3_34__1_n_90\,
      I1 => \RGB3_34__1_n_91\,
      O => \Delay5_reg[2][3]_i_3_n_0\
    );
\Delay5_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__1_0\(4),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[2][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[2][7]_i_2_n_7\,
      I4 => \Delay5_reg[2][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(4)
    );
\Delay5_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__1_0\(5),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[2][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[2][7]_i_2_n_6\,
      I4 => \Delay5_reg[2][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(5)
    );
\Delay5_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__1_0\(6),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[2][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[2][7]_i_2_n_5\,
      I4 => \Delay5_reg[2][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(6)
    );
\Delay5_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2EEE2E"
    )
        port map (
      I0 => \RGB3_35__1_0\(7),
      I1 => \Delay5_reg_reg[0][17]\,
      I2 => \Delay5_reg[2][17]_i_4_n_0\,
      I3 => \Delay5_reg_reg[2][7]_i_2_n_4\,
      I4 => \Delay5_reg[2][17]_i_3_n_0\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(7)
    );
\Delay5_reg[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[2][17]_i_4_n_0\,
      I1 => \Delay5_reg[2][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[2][11]_i_2_n_7\,
      I3 => \RGB3_35__1_0\(8),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(8)
    );
\Delay5_reg[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7575FF00"
    )
        port map (
      I0 => \Delay5_reg[2][17]_i_4_n_0\,
      I1 => \Delay5_reg[2][17]_i_3_n_0\,
      I2 => \Delay5_reg_reg[2][11]_i_2_n_6\,
      I3 => \RGB3_35__1_0\(9),
      I4 => \Delay5_reg_reg[0][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \HDL_Counter_out1_reg[0]_0\(9)
    );
\Delay5_reg_reg[0][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay5_reg_reg[0][7]_i_2_n_0\,
      CO(3) => \Delay5_reg_reg[0][11]_i_2_n_0\,
      CO(2) => \Delay5_reg_reg[0][11]_i_2_n_1\,
      CO(1) => \Delay5_reg_reg[0][11]_i_2_n_2\,
      CO(0) => \Delay5_reg_reg[0][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RGB3_30(11 downto 8),
      S(3) => RGB3_34_n_79,
      S(2) => RGB3_34_n_80,
      S(1) => RGB3_34_n_81,
      S(0) => RGB3_34_n_82
    );
\Delay5_reg_reg[0][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay5_reg_reg[0][11]_i_2_n_0\,
      CO(3) => \Delay5_reg_reg[0][15]_i_2_n_0\,
      CO(2) => \Delay5_reg_reg[0][15]_i_2_n_1\,
      CO(1) => \Delay5_reg_reg[0][15]_i_2_n_2\,
      CO(0) => \Delay5_reg_reg[0][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RGB3_30(15 downto 12),
      S(3) => RGB3_34_n_75,
      S(2) => RGB3_34_n_76,
      S(1) => RGB3_34_n_77,
      S(0) => RGB3_34_n_78
    );
\Delay5_reg_reg[0][17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay5_reg_reg[0][15]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Delay5_reg_reg[0][17]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Delay5_reg_reg[0][17]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Delay5_reg_reg[0][17]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => RGB3_30(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => RGB3_34_n_73,
      S(0) => RGB3_34_n_74
    );
\Delay5_reg_reg[0][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay5_reg_reg[0][3]_i_2_n_0\,
      CO(2) => \Delay5_reg_reg[0][3]_i_2_n_1\,
      CO(1) => \Delay5_reg_reg[0][3]_i_2_n_2\,
      CO(0) => \Delay5_reg_reg[0][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => RGB3_34_n_90,
      O(3 downto 0) => RGB3_30(3 downto 0),
      S(3) => RGB3_34_n_87,
      S(2) => RGB3_34_n_88,
      S(1) => RGB3_34_n_89,
      S(0) => \Delay5_reg[0][3]_i_3_n_0\
    );
\Delay5_reg_reg[0][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay5_reg_reg[0][3]_i_2_n_0\,
      CO(3) => \Delay5_reg_reg[0][7]_i_2_n_0\,
      CO(2) => \Delay5_reg_reg[0][7]_i_2_n_1\,
      CO(1) => \Delay5_reg_reg[0][7]_i_2_n_2\,
      CO(0) => \Delay5_reg_reg[0][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RGB3_30(7 downto 4),
      S(3) => RGB3_34_n_83,
      S(2) => RGB3_34_n_84,
      S(1) => RGB3_34_n_85,
      S(0) => RGB3_34_n_86
    );
\Delay5_reg_reg[1][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay5_reg_reg[1][7]_i_2_n_0\,
      CO(3) => \Delay5_reg_reg[1][11]_i_2_n_0\,
      CO(2) => \Delay5_reg_reg[1][11]_i_2_n_1\,
      CO(1) => \Delay5_reg_reg[1][11]_i_2_n_2\,
      CO(0) => \Delay5_reg_reg[1][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay5_reg_reg[1][11]_i_2_n_4\,
      O(2) => \Delay5_reg_reg[1][11]_i_2_n_5\,
      O(1) => \Delay5_reg_reg[1][11]_i_2_n_6\,
      O(0) => \Delay5_reg_reg[1][11]_i_2_n_7\,
      S(3) => \RGB3_34__0_n_79\,
      S(2) => \RGB3_34__0_n_80\,
      S(1) => \RGB3_34__0_n_81\,
      S(0) => \RGB3_34__0_n_82\
    );
\Delay5_reg_reg[1][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay5_reg_reg[1][11]_i_2_n_0\,
      CO(3) => \Delay5_reg_reg[1][15]_i_2_n_0\,
      CO(2) => \Delay5_reg_reg[1][15]_i_2_n_1\,
      CO(1) => \Delay5_reg_reg[1][15]_i_2_n_2\,
      CO(0) => \Delay5_reg_reg[1][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay5_reg_reg[1][15]_i_2_n_4\,
      O(2) => \Delay5_reg_reg[1][15]_i_2_n_5\,
      O(1) => \Delay5_reg_reg[1][15]_i_2_n_6\,
      O(0) => \Delay5_reg_reg[1][15]_i_2_n_7\,
      S(3) => \RGB3_34__0_n_75\,
      S(2) => \RGB3_34__0_n_76\,
      S(1) => \RGB3_34__0_n_77\,
      S(0) => \RGB3_34__0_n_78\
    );
\Delay5_reg_reg[1][17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay5_reg_reg[1][15]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Delay5_reg_reg[1][17]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Delay5_reg_reg[1][17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Delay5_reg_reg[1][17]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \Delay5_reg_reg[1][17]_i_2_n_6\,
      O(0) => \Delay5_reg_reg[1][17]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \RGB3_34__0_n_73\,
      S(0) => \RGB3_34__0_n_74\
    );
\Delay5_reg_reg[1][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay5_reg_reg[1][3]_i_2_n_0\,
      CO(2) => \Delay5_reg_reg[1][3]_i_2_n_1\,
      CO(1) => \Delay5_reg_reg[1][3]_i_2_n_2\,
      CO(0) => \Delay5_reg_reg[1][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \RGB3_34__0_n_90\,
      O(3) => \Delay5_reg_reg[1][3]_i_2_n_4\,
      O(2) => \Delay5_reg_reg[1][3]_i_2_n_5\,
      O(1) => \Delay5_reg_reg[1][3]_i_2_n_6\,
      O(0) => \Delay5_reg_reg[1][3]_i_2_n_7\,
      S(3) => \RGB3_34__0_n_87\,
      S(2) => \RGB3_34__0_n_88\,
      S(1) => \RGB3_34__0_n_89\,
      S(0) => \Delay5_reg[1][3]_i_3_n_0\
    );
\Delay5_reg_reg[1][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay5_reg_reg[1][3]_i_2_n_0\,
      CO(3) => \Delay5_reg_reg[1][7]_i_2_n_0\,
      CO(2) => \Delay5_reg_reg[1][7]_i_2_n_1\,
      CO(1) => \Delay5_reg_reg[1][7]_i_2_n_2\,
      CO(0) => \Delay5_reg_reg[1][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay5_reg_reg[1][7]_i_2_n_4\,
      O(2) => \Delay5_reg_reg[1][7]_i_2_n_5\,
      O(1) => \Delay5_reg_reg[1][7]_i_2_n_6\,
      O(0) => \Delay5_reg_reg[1][7]_i_2_n_7\,
      S(3) => \RGB3_34__0_n_83\,
      S(2) => \RGB3_34__0_n_84\,
      S(1) => \RGB3_34__0_n_85\,
      S(0) => \RGB3_34__0_n_86\
    );
\Delay5_reg_reg[2][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay5_reg_reg[2][7]_i_2_n_0\,
      CO(3) => \Delay5_reg_reg[2][11]_i_2_n_0\,
      CO(2) => \Delay5_reg_reg[2][11]_i_2_n_1\,
      CO(1) => \Delay5_reg_reg[2][11]_i_2_n_2\,
      CO(0) => \Delay5_reg_reg[2][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay5_reg_reg[2][11]_i_2_n_4\,
      O(2) => \Delay5_reg_reg[2][11]_i_2_n_5\,
      O(1) => \Delay5_reg_reg[2][11]_i_2_n_6\,
      O(0) => \Delay5_reg_reg[2][11]_i_2_n_7\,
      S(3) => \RGB3_34__1_n_79\,
      S(2) => \RGB3_34__1_n_80\,
      S(1) => \RGB3_34__1_n_81\,
      S(0) => \RGB3_34__1_n_82\
    );
\Delay5_reg_reg[2][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay5_reg_reg[2][11]_i_2_n_0\,
      CO(3) => \Delay5_reg_reg[2][15]_i_2_n_0\,
      CO(2) => \Delay5_reg_reg[2][15]_i_2_n_1\,
      CO(1) => \Delay5_reg_reg[2][15]_i_2_n_2\,
      CO(0) => \Delay5_reg_reg[2][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay5_reg_reg[2][15]_i_2_n_4\,
      O(2) => \Delay5_reg_reg[2][15]_i_2_n_5\,
      O(1) => \Delay5_reg_reg[2][15]_i_2_n_6\,
      O(0) => \Delay5_reg_reg[2][15]_i_2_n_7\,
      S(3) => \RGB3_34__1_n_75\,
      S(2) => \RGB3_34__1_n_76\,
      S(1) => \RGB3_34__1_n_77\,
      S(0) => \RGB3_34__1_n_78\
    );
\Delay5_reg_reg[2][17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay5_reg_reg[2][15]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Delay5_reg_reg[2][17]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Delay5_reg_reg[2][17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Delay5_reg_reg[2][17]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \Delay5_reg_reg[2][17]_i_2_n_6\,
      O(0) => \Delay5_reg_reg[2][17]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \RGB3_34__1_n_73\,
      S(0) => \RGB3_34__1_n_74\
    );
\Delay5_reg_reg[2][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay5_reg_reg[2][3]_i_2_n_0\,
      CO(2) => \Delay5_reg_reg[2][3]_i_2_n_1\,
      CO(1) => \Delay5_reg_reg[2][3]_i_2_n_2\,
      CO(0) => \Delay5_reg_reg[2][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \RGB3_34__1_n_90\,
      O(3) => \Delay5_reg_reg[2][3]_i_2_n_4\,
      O(2) => \Delay5_reg_reg[2][3]_i_2_n_5\,
      O(1) => \Delay5_reg_reg[2][3]_i_2_n_6\,
      O(0) => \Delay5_reg_reg[2][3]_i_2_n_7\,
      S(3) => \RGB3_34__1_n_87\,
      S(2) => \RGB3_34__1_n_88\,
      S(1) => \RGB3_34__1_n_89\,
      S(0) => \Delay5_reg[2][3]_i_3_n_0\
    );
\Delay5_reg_reg[2][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay5_reg_reg[2][3]_i_2_n_0\,
      CO(3) => \Delay5_reg_reg[2][7]_i_2_n_0\,
      CO(2) => \Delay5_reg_reg[2][7]_i_2_n_1\,
      CO(1) => \Delay5_reg_reg[2][7]_i_2_n_2\,
      CO(0) => \Delay5_reg_reg[2][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay5_reg_reg[2][7]_i_2_n_4\,
      O(2) => \Delay5_reg_reg[2][7]_i_2_n_5\,
      O(1) => \Delay5_reg_reg[2][7]_i_2_n_6\,
      O(0) => \Delay5_reg_reg[2][7]_i_2_n_7\,
      S(3) => \RGB3_34__1_n_83\,
      S(2) => \RGB3_34__1_n_84\,
      S(1) => \RGB3_34__1_n_85\,
      S(0) => \RGB3_34__1_n_86\
    );
\Delay_reg[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB0_30(0),
      I1 => \Delay_reg[0][17]_i_6_n_0\,
      I2 => \Delay_reg[0][17]_i_4_n_0\,
      I3 => A(0),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \Delay_reg_reg[0][17]\(0)
    );
\Delay_reg[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => A(10),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => RGB0_30(10),
      I4 => \Delay_reg[0][17]_i_6_n_0\,
      I5 => \Delay_reg[0][17]_i_4_n_0\,
      O => \Delay_reg_reg[0][17]\(10)
    );
\Delay_reg[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => A(11),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => RGB0_30(11),
      I4 => \Delay_reg[0][17]_i_6_n_0\,
      I5 => \Delay_reg[0][17]_i_4_n_0\,
      O => \Delay_reg_reg[0][17]\(11)
    );
\Delay_reg[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => A(12),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => RGB0_30(12),
      I4 => \Delay_reg[0][17]_i_6_n_0\,
      I5 => \Delay_reg[0][17]_i_4_n_0\,
      O => \Delay_reg_reg[0][17]\(12)
    );
\Delay_reg[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => A(13),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => RGB0_30(13),
      I4 => \Delay_reg[0][17]_i_6_n_0\,
      I5 => \Delay_reg[0][17]_i_4_n_0\,
      O => \Delay_reg_reg[0][17]\(13)
    );
\Delay_reg[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => A(14),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => RGB0_30(14),
      I4 => \Delay_reg[0][17]_i_6_n_0\,
      I5 => \Delay_reg[0][17]_i_4_n_0\,
      O => \Delay_reg_reg[0][17]\(14)
    );
\Delay_reg[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB0_30(15),
      I1 => \Delay_reg[0][17]_i_6_n_0\,
      I2 => \Delay_reg[0][17]_i_4_n_0\,
      I3 => A(15),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \Delay_reg_reg[0][17]\(15)
    );
\Delay_reg[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAEFF00"
    )
        port map (
      I0 => \Delay_reg[0][17]_i_4_n_0\,
      I1 => RGB0_30(16),
      I2 => \Delay_reg[0][17]_i_6_n_0\,
      I3 => A(16),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \Delay_reg_reg[0][17]\(16)
    );
\Delay_reg[0][17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => RGB0_34_n_88,
      I1 => RGB0_34_n_89,
      I2 => RGB0_34_n_87,
      I3 => RGB0_34_n_90,
      O => \Delay_reg[0][17]_i_10_n_0\
    );
\Delay_reg[0][17]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => RGB0_34_n_84,
      I1 => RGB0_34_n_85,
      I2 => RGB0_34_n_79,
      I3 => RGB0_34_n_82,
      O => \Delay_reg[0][17]_i_11_n_0\
    );
\Delay_reg[0][17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => RGB0_34_n_76,
      I1 => RGB0_34_n_77,
      I2 => RGB0_34_n_78,
      I3 => RGB0_34_n_75,
      I4 => p_0_in(0),
      I5 => RGB0_34_n_74,
      O => \Delay_reg[0][17]_i_12_n_0\
    );
\Delay_reg[0][17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => p_0_in(0),
      O => \Delay_reg[0][17]_i_13_n_0\
    );
\Delay_reg[0][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2200000000"
    )
        port map (
      I0 => A(17),
      I1 => \Delay_reg_reg[2][17]\,
      I2 => \Delay_reg[0][17]_i_4_n_0\,
      I3 => RGB0_30(17),
      I4 => \Delay_reg[0][17]_i_6_n_0\,
      I5 => \Delay4_reg_reg[2][17]\,
      O => \Delay_reg_reg[0][17]\(17)
    );
\Delay_reg[0][17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => RGB0_3381_in,
      I1 => \Delay_reg[0][17]_i_9_n_0\,
      I2 => \Delay_reg[0][17]_i_10_n_0\,
      I3 => \Delay_reg[0][17]_i_11_n_0\,
      I4 => \Delay_reg[0][17]_i_12_n_0\,
      I5 => \Delay_reg[0][17]_i_13_n_0\,
      O => \Delay_reg[0][17]_i_4_n_0\
    );
\Delay_reg[0][17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => p_1_in78_in,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      O => \Delay_reg[0][17]_i_6_n_0\
    );
\Delay_reg[0][17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => RGB0_34_n_83,
      I1 => RGB0_34_n_86,
      I2 => RGB0_34_n_80,
      I3 => RGB0_34_n_81,
      O => \Delay_reg[0][17]_i_9_n_0\
    );
\Delay_reg[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB0_30(1),
      I1 => \Delay_reg[0][17]_i_6_n_0\,
      I2 => \Delay_reg[0][17]_i_4_n_0\,
      I3 => A(1),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \Delay_reg_reg[0][17]\(1)
    );
\Delay_reg[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB0_30(2),
      I1 => \Delay_reg[0][17]_i_6_n_0\,
      I2 => \Delay_reg[0][17]_i_4_n_0\,
      I3 => A(2),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \Delay_reg_reg[0][17]\(2)
    );
\Delay_reg[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB0_30(3),
      I1 => \Delay_reg[0][17]_i_6_n_0\,
      I2 => \Delay_reg[0][17]_i_4_n_0\,
      I3 => A(3),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \Delay_reg_reg[0][17]\(3)
    );
\Delay_reg[0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RGB0_34_n_90,
      I1 => \p_0_in__0\,
      O => \Delay_reg[0][3]_i_3_n_0\
    );
\Delay_reg[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB0_30(4),
      I1 => \Delay_reg[0][17]_i_6_n_0\,
      I2 => \Delay_reg[0][17]_i_4_n_0\,
      I3 => A(4),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \Delay_reg_reg[0][17]\(4)
    );
\Delay_reg[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB0_30(5),
      I1 => \Delay_reg[0][17]_i_6_n_0\,
      I2 => \Delay_reg[0][17]_i_4_n_0\,
      I3 => A(5),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \Delay_reg_reg[0][17]\(5)
    );
\Delay_reg[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB0_30(6),
      I1 => \Delay_reg[0][17]_i_6_n_0\,
      I2 => \Delay_reg[0][17]_i_4_n_0\,
      I3 => A(6),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \Delay_reg_reg[0][17]\(6)
    );
\Delay_reg[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => RGB0_30(7),
      I1 => \Delay_reg[0][17]_i_6_n_0\,
      I2 => \Delay_reg[0][17]_i_4_n_0\,
      I3 => A(7),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay_reg_reg[0][16]\,
      O => \Delay_reg_reg[0][17]\(7)
    );
\Delay_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => A(8),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => RGB0_30(8),
      I4 => \Delay_reg[0][17]_i_6_n_0\,
      I5 => \Delay_reg[0][17]_i_4_n_0\,
      O => \Delay_reg_reg[0][17]\(8)
    );
\Delay_reg[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]\,
      I1 => A(9),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => RGB0_30(9),
      I4 => \Delay_reg[0][17]_i_6_n_0\,
      I5 => \Delay_reg[0][17]_i_4_n_0\,
      O => \Delay_reg_reg[0][17]\(9)
    );
\Delay_reg[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[1][3]_i_2_n_7\,
      I1 => \Delay_reg[1][17]_i_4_n_0\,
      I2 => \Delay_reg[1][17]_i_2_n_0\,
      I3 => \RGB0_35__0_0\(0),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_3\(0)
    );
\Delay_reg[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB0_35__0_0\(10),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[1][11]_i_2_n_5\,
      I4 => \Delay_reg[1][17]_i_4_n_0\,
      I5 => \Delay_reg[1][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_3\(10)
    );
\Delay_reg[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB0_35__0_0\(11),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[1][11]_i_2_n_4\,
      I4 => \Delay_reg[1][17]_i_4_n_0\,
      I5 => \Delay_reg[1][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_3\(11)
    );
\Delay_reg[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB0_35__0_0\(12),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[1][15]_i_2_n_7\,
      I4 => \Delay_reg[1][17]_i_4_n_0\,
      I5 => \Delay_reg[1][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_3\(12)
    );
\Delay_reg[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB0_35__0_0\(13),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[1][15]_i_2_n_6\,
      I4 => \Delay_reg[1][17]_i_4_n_0\,
      I5 => \Delay_reg[1][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_3\(13)
    );
\Delay_reg[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB0_35__0_0\(14),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[1][15]_i_2_n_5\,
      I4 => \Delay_reg[1][17]_i_4_n_0\,
      I5 => \Delay_reg[1][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_3\(14)
    );
\Delay_reg[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[1][15]_i_2_n_4\,
      I1 => \Delay_reg[1][17]_i_4_n_0\,
      I2 => \Delay_reg[1][17]_i_2_n_0\,
      I3 => \RGB0_35__0_0\(15),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_3\(15)
    );
\Delay_reg[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAEFF00"
    )
        port map (
      I0 => \Delay_reg[1][17]_i_2_n_0\,
      I1 => \Delay_reg_reg[1][17]_i_3_n_7\,
      I2 => \Delay_reg[1][17]_i_4_n_0\,
      I3 => \RGB0_35__0_0\(16),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_3\(16)
    );
\Delay_reg[1][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A808A808A80808"
    )
        port map (
      I0 => \Delay4_reg_reg[2][17]\,
      I1 => \RGB0_35__0_0\(17),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg[1][17]_i_2_n_0\,
      I4 => \Delay_reg_reg[1][17]_i_3_n_6\,
      I5 => \Delay_reg[1][17]_i_4_n_0\,
      O => \vStart_reg_reg[7]_3\(17)
    );
\Delay_reg[1][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => RGB0_3373_in,
      I1 => \Delay_reg[1][17]_i_5_n_0\,
      I2 => \Delay_reg[1][17]_i_6_n_0\,
      I3 => \Delay_reg[1][17]_i_7_n_0\,
      I4 => \Delay_reg[1][17]_i_8_n_0\,
      I5 => \Delay_reg[1][17]_i_9_n_0\,
      O => \Delay_reg[1][17]_i_2_n_0\
    );
\Delay_reg[1][17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => p_1_in70_in,
      I1 => \RGB0_34__0_n_73\,
      I2 => \RGB0_34__0_n_71\,
      I3 => \RGB0_34__0_n_72\,
      I4 => \RGB0_34__0_n_70\,
      O => \Delay_reg[1][17]_i_4_n_0\
    );
\Delay_reg[1][17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \RGB0_34__0_n_83\,
      I1 => \RGB0_34__0_n_86\,
      I2 => \RGB0_34__0_n_80\,
      I3 => \RGB0_34__0_n_81\,
      O => \Delay_reg[1][17]_i_5_n_0\
    );
\Delay_reg[1][17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB0_34__0_n_88\,
      I1 => \RGB0_34__0_n_89\,
      I2 => \RGB0_34__0_n_87\,
      I3 => \RGB0_34__0_n_90\,
      O => \Delay_reg[1][17]_i_6_n_0\
    );
\Delay_reg[1][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB0_34__0_n_84\,
      I1 => \RGB0_34__0_n_85\,
      I2 => \RGB0_34__0_n_79\,
      I3 => \RGB0_34__0_n_82\,
      O => \Delay_reg[1][17]_i_7_n_0\
    );
\Delay_reg[1][17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \RGB0_34__0_n_76\,
      I1 => \RGB0_34__0_n_77\,
      I2 => \RGB0_34__0_n_78\,
      I3 => \RGB0_34__0_n_75\,
      I4 => \RGB0_34__0_n_73\,
      I5 => \RGB0_34__0_n_74\,
      O => \Delay_reg[1][17]_i_8_n_0\
    );
\Delay_reg[1][17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RGB0_34__0_n_70\,
      I1 => \RGB0_34__0_n_72\,
      I2 => \RGB0_34__0_n_71\,
      I3 => \RGB0_34__0_n_73\,
      O => \Delay_reg[1][17]_i_9_n_0\
    );
\Delay_reg[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[1][3]_i_2_n_6\,
      I1 => \Delay_reg[1][17]_i_4_n_0\,
      I2 => \Delay_reg[1][17]_i_2_n_0\,
      I3 => \RGB0_35__0_0\(1),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_3\(1)
    );
\Delay_reg[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[1][3]_i_2_n_5\,
      I1 => \Delay_reg[1][17]_i_4_n_0\,
      I2 => \Delay_reg[1][17]_i_2_n_0\,
      I3 => \RGB0_35__0_0\(2),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_3\(2)
    );
\Delay_reg[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[1][3]_i_2_n_4\,
      I1 => \Delay_reg[1][17]_i_4_n_0\,
      I2 => \Delay_reg[1][17]_i_2_n_0\,
      I3 => \RGB0_35__0_0\(3),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_3\(3)
    );
\Delay_reg[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RGB0_34__0_n_90\,
      I1 => \RGB0_34__0_n_91\,
      O => \Delay_reg[1][3]_i_3_n_0\
    );
\Delay_reg[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[1][7]_i_2_n_7\,
      I1 => \Delay_reg[1][17]_i_4_n_0\,
      I2 => \Delay_reg[1][17]_i_2_n_0\,
      I3 => \RGB0_35__0_0\(4),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_3\(4)
    );
\Delay_reg[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[1][7]_i_2_n_6\,
      I1 => \Delay_reg[1][17]_i_4_n_0\,
      I2 => \Delay_reg[1][17]_i_2_n_0\,
      I3 => \RGB0_35__0_0\(5),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_3\(5)
    );
\Delay_reg[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[1][7]_i_2_n_5\,
      I1 => \Delay_reg[1][17]_i_4_n_0\,
      I2 => \Delay_reg[1][17]_i_2_n_0\,
      I3 => \RGB0_35__0_0\(6),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_3\(6)
    );
\Delay_reg[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[1][7]_i_2_n_4\,
      I1 => \Delay_reg[1][17]_i_4_n_0\,
      I2 => \Delay_reg[1][17]_i_2_n_0\,
      I3 => \RGB0_35__0_0\(7),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[1][17]\,
      O => \vStart_reg_reg[7]_3\(7)
    );
\Delay_reg[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB0_35__0_0\(8),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[1][11]_i_2_n_7\,
      I4 => \Delay_reg[1][17]_i_4_n_0\,
      I5 => \Delay_reg[1][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_3\(8)
    );
\Delay_reg[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[1][17]\,
      I1 => \RGB0_35__0_0\(9),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[1][11]_i_2_n_6\,
      I4 => \Delay_reg[1][17]_i_4_n_0\,
      I5 => \Delay_reg[1][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_3\(9)
    );
\Delay_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[2][3]_i_2_n_7\,
      I1 => \Delay_reg[2][17]_i_4_n_0\,
      I2 => \Delay_reg[2][17]_i_2_n_0\,
      I3 => \RGB0_35__1_0\(0),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]_2\(0)
    );
\Delay_reg[2][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB0_35__1_0\(10),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[2][11]_i_2_n_5\,
      I4 => \Delay_reg[2][17]_i_4_n_0\,
      I5 => \Delay_reg[2][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_2\(10)
    );
\Delay_reg[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB0_35__1_0\(11),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[2][11]_i_2_n_4\,
      I4 => \Delay_reg[2][17]_i_4_n_0\,
      I5 => \Delay_reg[2][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_2\(11)
    );
\Delay_reg[2][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB0_35__1_0\(12),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[2][15]_i_2_n_7\,
      I4 => \Delay_reg[2][17]_i_4_n_0\,
      I5 => \Delay_reg[2][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_2\(12)
    );
\Delay_reg[2][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB0_35__1_0\(13),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[2][15]_i_2_n_6\,
      I4 => \Delay_reg[2][17]_i_4_n_0\,
      I5 => \Delay_reg[2][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_2\(13)
    );
\Delay_reg[2][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB0_35__1_0\(14),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[2][15]_i_2_n_5\,
      I4 => \Delay_reg[2][17]_i_4_n_0\,
      I5 => \Delay_reg[2][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_2\(14)
    );
\Delay_reg[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[2][15]_i_2_n_4\,
      I1 => \Delay_reg[2][17]_i_4_n_0\,
      I2 => \Delay_reg[2][17]_i_2_n_0\,
      I3 => \RGB0_35__1_0\(15),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]_2\(15)
    );
\Delay_reg[2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAEFF00"
    )
        port map (
      I0 => \Delay_reg[2][17]_i_2_n_0\,
      I1 => \Delay_reg_reg[2][17]_i_3_n_7\,
      I2 => \Delay_reg[2][17]_i_4_n_0\,
      I3 => \RGB0_35__1_0\(16),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]_2\(16)
    );
\Delay_reg[2][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A808A808A80808"
    )
        port map (
      I0 => \Delay4_reg_reg[2][17]\,
      I1 => \RGB0_35__1_0\(17),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg[2][17]_i_2_n_0\,
      I4 => \Delay_reg_reg[2][17]_i_3_n_6\,
      I5 => \Delay_reg[2][17]_i_4_n_0\,
      O => \vStart_reg_reg[7]_2\(17)
    );
\Delay_reg[2][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => RGB0_3365_in,
      I1 => \Delay_reg[2][17]_i_5_n_0\,
      I2 => \Delay_reg[2][17]_i_6_n_0\,
      I3 => \Delay_reg[2][17]_i_7_n_0\,
      I4 => \Delay_reg[2][17]_i_8_n_0\,
      I5 => \Delay_reg[2][17]_i_9_n_0\,
      O => \Delay_reg[2][17]_i_2_n_0\
    );
\Delay_reg[2][17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => p_1_in63_in,
      I1 => \RGB0_34__1_n_73\,
      I2 => \RGB0_34__1_n_71\,
      I3 => \RGB0_34__1_n_72\,
      I4 => \RGB0_34__1_n_70\,
      O => \Delay_reg[2][17]_i_4_n_0\
    );
\Delay_reg[2][17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \RGB0_34__1_n_83\,
      I1 => \RGB0_34__1_n_86\,
      I2 => \RGB0_34__1_n_80\,
      I3 => \RGB0_34__1_n_81\,
      O => \Delay_reg[2][17]_i_5_n_0\
    );
\Delay_reg[2][17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB0_34__1_n_88\,
      I1 => \RGB0_34__1_n_89\,
      I2 => \RGB0_34__1_n_87\,
      I3 => \RGB0_34__1_n_90\,
      O => \Delay_reg[2][17]_i_6_n_0\
    );
\Delay_reg[2][17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \RGB0_34__1_n_84\,
      I1 => \RGB0_34__1_n_85\,
      I2 => \RGB0_34__1_n_79\,
      I3 => \RGB0_34__1_n_82\,
      O => \Delay_reg[2][17]_i_7_n_0\
    );
\Delay_reg[2][17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \RGB0_34__1_n_76\,
      I1 => \RGB0_34__1_n_77\,
      I2 => \RGB0_34__1_n_78\,
      I3 => \RGB0_34__1_n_75\,
      I4 => \RGB0_34__1_n_73\,
      I5 => \RGB0_34__1_n_74\,
      O => \Delay_reg[2][17]_i_8_n_0\
    );
\Delay_reg[2][17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \RGB0_34__1_n_70\,
      I1 => \RGB0_34__1_n_72\,
      I2 => \RGB0_34__1_n_71\,
      I3 => \RGB0_34__1_n_73\,
      O => \Delay_reg[2][17]_i_9_n_0\
    );
\Delay_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[2][3]_i_2_n_6\,
      I1 => \Delay_reg[2][17]_i_4_n_0\,
      I2 => \Delay_reg[2][17]_i_2_n_0\,
      I3 => \RGB0_35__1_0\(1),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]_2\(1)
    );
\Delay_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[2][3]_i_2_n_5\,
      I1 => \Delay_reg[2][17]_i_4_n_0\,
      I2 => \Delay_reg[2][17]_i_2_n_0\,
      I3 => \RGB0_35__1_0\(2),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]_2\(2)
    );
\Delay_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[2][3]_i_2_n_4\,
      I1 => \Delay_reg[2][17]_i_4_n_0\,
      I2 => \Delay_reg[2][17]_i_2_n_0\,
      I3 => \RGB0_35__1_0\(3),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]_2\(3)
    );
\Delay_reg[2][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \RGB0_34__1_n_90\,
      I1 => \RGB0_34__1_n_91\,
      O => \Delay_reg[2][3]_i_3_n_0\
    );
\Delay_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[2][7]_i_2_n_7\,
      I1 => \Delay_reg[2][17]_i_4_n_0\,
      I2 => \Delay_reg[2][17]_i_2_n_0\,
      I3 => \RGB0_35__1_0\(4),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]_2\(4)
    );
\Delay_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[2][7]_i_2_n_6\,
      I1 => \Delay_reg[2][17]_i_4_n_0\,
      I2 => \Delay_reg[2][17]_i_2_n_0\,
      I3 => \RGB0_35__1_0\(5),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]_2\(5)
    );
\Delay_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[2][7]_i_2_n_5\,
      I1 => \Delay_reg[2][17]_i_4_n_0\,
      I2 => \Delay_reg[2][17]_i_2_n_0\,
      I3 => \RGB0_35__1_0\(6),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]_2\(6)
    );
\Delay_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2FF00"
    )
        port map (
      I0 => \Delay_reg_reg[2][7]_i_2_n_4\,
      I1 => \Delay_reg[2][17]_i_4_n_0\,
      I2 => \Delay_reg[2][17]_i_2_n_0\,
      I3 => \RGB0_35__1_0\(7),
      I4 => \Delay_reg_reg[2][17]\,
      I5 => \Delay5_reg_reg[2][17]\,
      O => \vStart_reg_reg[7]_2\(7)
    );
\Delay_reg[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB0_35__1_0\(8),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[2][11]_i_2_n_7\,
      I4 => \Delay_reg[2][17]_i_4_n_0\,
      I5 => \Delay_reg[2][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_2\(8)
    );
\Delay_reg[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEFEAE"
    )
        port map (
      I0 => \Delay5_reg_reg[2][17]\,
      I1 => \RGB0_35__1_0\(9),
      I2 => \Delay_reg_reg[2][17]\,
      I3 => \Delay_reg_reg[2][11]_i_2_n_6\,
      I4 => \Delay_reg[2][17]_i_4_n_0\,
      I5 => \Delay_reg[2][17]_i_2_n_0\,
      O => \vStart_reg_reg[7]_2\(9)
    );
\Delay_reg_reg[0][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[0][7]_i_2_n_0\,
      CO(3) => \Delay_reg_reg[0][11]_i_2_n_0\,
      CO(2) => \Delay_reg_reg[0][11]_i_2_n_1\,
      CO(1) => \Delay_reg_reg[0][11]_i_2_n_2\,
      CO(0) => \Delay_reg_reg[0][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RGB0_30(11 downto 8),
      S(3) => RGB0_34_n_79,
      S(2) => RGB0_34_n_80,
      S(1) => RGB0_34_n_81,
      S(0) => RGB0_34_n_82
    );
\Delay_reg_reg[0][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[0][11]_i_2_n_0\,
      CO(3) => \Delay_reg_reg[0][15]_i_2_n_0\,
      CO(2) => \Delay_reg_reg[0][15]_i_2_n_1\,
      CO(1) => \Delay_reg_reg[0][15]_i_2_n_2\,
      CO(0) => \Delay_reg_reg[0][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RGB0_30(15 downto 12),
      S(3) => RGB0_34_n_75,
      S(2) => RGB0_34_n_76,
      S(1) => RGB0_34_n_77,
      S(0) => RGB0_34_n_78
    );
\Delay_reg_reg[0][17]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[0][15]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Delay_reg_reg[0][17]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Delay_reg_reg[0][17]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Delay_reg_reg[0][17]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => RGB0_30(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => p_0_in(0),
      S(0) => RGB0_34_n_74
    );
\Delay_reg_reg[0][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay_reg_reg[0][3]_i_2_n_0\,
      CO(2) => \Delay_reg_reg[0][3]_i_2_n_1\,
      CO(1) => \Delay_reg_reg[0][3]_i_2_n_2\,
      CO(0) => \Delay_reg_reg[0][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => RGB0_34_n_90,
      O(3 downto 0) => RGB0_30(3 downto 0),
      S(3) => RGB0_34_n_87,
      S(2) => RGB0_34_n_88,
      S(1) => RGB0_34_n_89,
      S(0) => \Delay_reg[0][3]_i_3_n_0\
    );
\Delay_reg_reg[0][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[0][3]_i_2_n_0\,
      CO(3) => \Delay_reg_reg[0][7]_i_2_n_0\,
      CO(2) => \Delay_reg_reg[0][7]_i_2_n_1\,
      CO(1) => \Delay_reg_reg[0][7]_i_2_n_2\,
      CO(0) => \Delay_reg_reg[0][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => RGB0_30(7 downto 4),
      S(3) => RGB0_34_n_83,
      S(2) => RGB0_34_n_84,
      S(1) => RGB0_34_n_85,
      S(0) => RGB0_34_n_86
    );
\Delay_reg_reg[1][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[1][7]_i_2_n_0\,
      CO(3) => \Delay_reg_reg[1][11]_i_2_n_0\,
      CO(2) => \Delay_reg_reg[1][11]_i_2_n_1\,
      CO(1) => \Delay_reg_reg[1][11]_i_2_n_2\,
      CO(0) => \Delay_reg_reg[1][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay_reg_reg[1][11]_i_2_n_4\,
      O(2) => \Delay_reg_reg[1][11]_i_2_n_5\,
      O(1) => \Delay_reg_reg[1][11]_i_2_n_6\,
      O(0) => \Delay_reg_reg[1][11]_i_2_n_7\,
      S(3) => \RGB0_34__0_n_79\,
      S(2) => \RGB0_34__0_n_80\,
      S(1) => \RGB0_34__0_n_81\,
      S(0) => \RGB0_34__0_n_82\
    );
\Delay_reg_reg[1][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[1][11]_i_2_n_0\,
      CO(3) => \Delay_reg_reg[1][15]_i_2_n_0\,
      CO(2) => \Delay_reg_reg[1][15]_i_2_n_1\,
      CO(1) => \Delay_reg_reg[1][15]_i_2_n_2\,
      CO(0) => \Delay_reg_reg[1][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay_reg_reg[1][15]_i_2_n_4\,
      O(2) => \Delay_reg_reg[1][15]_i_2_n_5\,
      O(1) => \Delay_reg_reg[1][15]_i_2_n_6\,
      O(0) => \Delay_reg_reg[1][15]_i_2_n_7\,
      S(3) => \RGB0_34__0_n_75\,
      S(2) => \RGB0_34__0_n_76\,
      S(1) => \RGB0_34__0_n_77\,
      S(0) => \RGB0_34__0_n_78\
    );
\Delay_reg_reg[1][17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[1][15]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Delay_reg_reg[1][17]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Delay_reg_reg[1][17]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Delay_reg_reg[1][17]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \Delay_reg_reg[1][17]_i_3_n_6\,
      O(0) => \Delay_reg_reg[1][17]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \RGB0_34__0_n_73\,
      S(0) => \RGB0_34__0_n_74\
    );
\Delay_reg_reg[1][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay_reg_reg[1][3]_i_2_n_0\,
      CO(2) => \Delay_reg_reg[1][3]_i_2_n_1\,
      CO(1) => \Delay_reg_reg[1][3]_i_2_n_2\,
      CO(0) => \Delay_reg_reg[1][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \RGB0_34__0_n_90\,
      O(3) => \Delay_reg_reg[1][3]_i_2_n_4\,
      O(2) => \Delay_reg_reg[1][3]_i_2_n_5\,
      O(1) => \Delay_reg_reg[1][3]_i_2_n_6\,
      O(0) => \Delay_reg_reg[1][3]_i_2_n_7\,
      S(3) => \RGB0_34__0_n_87\,
      S(2) => \RGB0_34__0_n_88\,
      S(1) => \RGB0_34__0_n_89\,
      S(0) => \Delay_reg[1][3]_i_3_n_0\
    );
\Delay_reg_reg[1][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[1][3]_i_2_n_0\,
      CO(3) => \Delay_reg_reg[1][7]_i_2_n_0\,
      CO(2) => \Delay_reg_reg[1][7]_i_2_n_1\,
      CO(1) => \Delay_reg_reg[1][7]_i_2_n_2\,
      CO(0) => \Delay_reg_reg[1][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay_reg_reg[1][7]_i_2_n_4\,
      O(2) => \Delay_reg_reg[1][7]_i_2_n_5\,
      O(1) => \Delay_reg_reg[1][7]_i_2_n_6\,
      O(0) => \Delay_reg_reg[1][7]_i_2_n_7\,
      S(3) => \RGB0_34__0_n_83\,
      S(2) => \RGB0_34__0_n_84\,
      S(1) => \RGB0_34__0_n_85\,
      S(0) => \RGB0_34__0_n_86\
    );
\Delay_reg_reg[2][11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[2][7]_i_2_n_0\,
      CO(3) => \Delay_reg_reg[2][11]_i_2_n_0\,
      CO(2) => \Delay_reg_reg[2][11]_i_2_n_1\,
      CO(1) => \Delay_reg_reg[2][11]_i_2_n_2\,
      CO(0) => \Delay_reg_reg[2][11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay_reg_reg[2][11]_i_2_n_4\,
      O(2) => \Delay_reg_reg[2][11]_i_2_n_5\,
      O(1) => \Delay_reg_reg[2][11]_i_2_n_6\,
      O(0) => \Delay_reg_reg[2][11]_i_2_n_7\,
      S(3) => \RGB0_34__1_n_79\,
      S(2) => \RGB0_34__1_n_80\,
      S(1) => \RGB0_34__1_n_81\,
      S(0) => \RGB0_34__1_n_82\
    );
\Delay_reg_reg[2][15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[2][11]_i_2_n_0\,
      CO(3) => \Delay_reg_reg[2][15]_i_2_n_0\,
      CO(2) => \Delay_reg_reg[2][15]_i_2_n_1\,
      CO(1) => \Delay_reg_reg[2][15]_i_2_n_2\,
      CO(0) => \Delay_reg_reg[2][15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay_reg_reg[2][15]_i_2_n_4\,
      O(2) => \Delay_reg_reg[2][15]_i_2_n_5\,
      O(1) => \Delay_reg_reg[2][15]_i_2_n_6\,
      O(0) => \Delay_reg_reg[2][15]_i_2_n_7\,
      S(3) => \RGB0_34__1_n_75\,
      S(2) => \RGB0_34__1_n_76\,
      S(1) => \RGB0_34__1_n_77\,
      S(0) => \RGB0_34__1_n_78\
    );
\Delay_reg_reg[2][17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[2][15]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Delay_reg_reg[2][17]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Delay_reg_reg[2][17]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Delay_reg_reg[2][17]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \Delay_reg_reg[2][17]_i_3_n_6\,
      O(0) => \Delay_reg_reg[2][17]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \RGB0_34__1_n_73\,
      S(0) => \RGB0_34__1_n_74\
    );
\Delay_reg_reg[2][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay_reg_reg[2][3]_i_2_n_0\,
      CO(2) => \Delay_reg_reg[2][3]_i_2_n_1\,
      CO(1) => \Delay_reg_reg[2][3]_i_2_n_2\,
      CO(0) => \Delay_reg_reg[2][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \RGB0_34__1_n_90\,
      O(3) => \Delay_reg_reg[2][3]_i_2_n_4\,
      O(2) => \Delay_reg_reg[2][3]_i_2_n_5\,
      O(1) => \Delay_reg_reg[2][3]_i_2_n_6\,
      O(0) => \Delay_reg_reg[2][3]_i_2_n_7\,
      S(3) => \RGB0_34__1_n_87\,
      S(2) => \RGB0_34__1_n_88\,
      S(1) => \RGB0_34__1_n_89\,
      S(0) => \Delay_reg[2][3]_i_3_n_0\
    );
\Delay_reg_reg[2][7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[2][3]_i_2_n_0\,
      CO(3) => \Delay_reg_reg[2][7]_i_2_n_0\,
      CO(2) => \Delay_reg_reg[2][7]_i_2_n_1\,
      CO(1) => \Delay_reg_reg[2][7]_i_2_n_2\,
      CO(0) => \Delay_reg_reg[2][7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Delay_reg_reg[2][7]_i_2_n_4\,
      O(2) => \Delay_reg_reg[2][7]_i_2_n_5\,
      O(1) => \Delay_reg_reg[2][7]_i_2_n_6\,
      O(0) => \Delay_reg_reg[2][7]_i_2_n_7\,
      S(3) => \RGB0_34__1_n_83\,
      S(2) => \RGB0_34__1_n_84\,
      S(1) => \RGB0_34__1_n_85\,
      S(0) => \RGB0_34__1_n_86\
    );
RGB0_34: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFEFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFEFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 8) => RGB3_34_0(7 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_RGB0_34_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_RGB0_34_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_RGB0_34_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_RGB0_34_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_RGB0_34_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_RGB0_34_OVERFLOW_UNCONNECTED,
      P(47 downto 37) => NLW_RGB0_34_P_UNCONNECTED(47 downto 37),
      P(36) => p_1_in78_in,
      P(35 downto 32) => p_0_in(3 downto 0),
      P(31) => RGB0_34_n_74,
      P(30) => RGB0_34_n_75,
      P(29) => RGB0_34_n_76,
      P(28) => RGB0_34_n_77,
      P(27) => RGB0_34_n_78,
      P(26) => RGB0_34_n_79,
      P(25) => RGB0_34_n_80,
      P(24) => RGB0_34_n_81,
      P(23) => RGB0_34_n_82,
      P(22) => RGB0_34_n_83,
      P(21) => RGB0_34_n_84,
      P(20) => RGB0_34_n_85,
      P(19) => RGB0_34_n_86,
      P(18) => RGB0_34_n_87,
      P(17) => RGB0_34_n_88,
      P(16) => RGB0_34_n_89,
      P(15) => RGB0_34_n_90,
      P(14) => \p_0_in__0\,
      P(13) => RGB0_34_n_92,
      P(12) => RGB0_34_n_93,
      P(11) => RGB0_34_n_94,
      P(10) => RGB0_34_n_95,
      P(9) => RGB0_34_n_96,
      P(8) => RGB0_34_n_97,
      P(7) => RGB0_34_n_98,
      P(6) => RGB0_34_n_99,
      P(5) => RGB0_34_n_100,
      P(4) => RGB0_34_n_101,
      P(3) => RGB0_34_n_102,
      P(2) => RGB0_34_n_103,
      P(1) => RGB0_34_n_104,
      P(0) => RGB0_34_n_105,
      PATTERNBDETECT => NLW_RGB0_34_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => RGB0_3381_in,
      PCIN(47) => RGB0_35_n_106,
      PCIN(46) => RGB0_35_n_107,
      PCIN(45) => RGB0_35_n_108,
      PCIN(44) => RGB0_35_n_109,
      PCIN(43) => RGB0_35_n_110,
      PCIN(42) => RGB0_35_n_111,
      PCIN(41) => RGB0_35_n_112,
      PCIN(40) => RGB0_35_n_113,
      PCIN(39) => RGB0_35_n_114,
      PCIN(38) => RGB0_35_n_115,
      PCIN(37) => RGB0_35_n_116,
      PCIN(36) => RGB0_35_n_117,
      PCIN(35) => RGB0_35_n_118,
      PCIN(34) => RGB0_35_n_119,
      PCIN(33) => RGB0_35_n_120,
      PCIN(32) => RGB0_35_n_121,
      PCIN(31) => RGB0_35_n_122,
      PCIN(30) => RGB0_35_n_123,
      PCIN(29) => RGB0_35_n_124,
      PCIN(28) => RGB0_35_n_125,
      PCIN(27) => RGB0_35_n_126,
      PCIN(26) => RGB0_35_n_127,
      PCIN(25) => RGB0_35_n_128,
      PCIN(24) => RGB0_35_n_129,
      PCIN(23) => RGB0_35_n_130,
      PCIN(22) => RGB0_35_n_131,
      PCIN(21) => RGB0_35_n_132,
      PCIN(20) => RGB0_35_n_133,
      PCIN(19) => RGB0_35_n_134,
      PCIN(18) => RGB0_35_n_135,
      PCIN(17) => RGB0_35_n_136,
      PCIN(16) => RGB0_35_n_137,
      PCIN(15) => RGB0_35_n_138,
      PCIN(14) => RGB0_35_n_139,
      PCIN(13) => RGB0_35_n_140,
      PCIN(12) => RGB0_35_n_141,
      PCIN(11) => RGB0_35_n_142,
      PCIN(10) => RGB0_35_n_143,
      PCIN(9) => RGB0_35_n_144,
      PCIN(8) => RGB0_35_n_145,
      PCIN(7) => RGB0_35_n_146,
      PCIN(6) => RGB0_35_n_147,
      PCIN(5) => RGB0_35_n_148,
      PCIN(4) => RGB0_35_n_149,
      PCIN(3) => RGB0_35_n_150,
      PCIN(2) => RGB0_35_n_151,
      PCIN(1) => RGB0_35_n_152,
      PCIN(0) => RGB0_35_n_153,
      PCOUT(47 downto 0) => NLW_RGB0_34_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_RGB0_34_UNDERFLOW_UNCONNECTED
    );
\RGB0_34__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFEFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFEFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 8) => \RGB3_34__0_0\(7 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB0_34__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB0_34__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB0_34__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB0_34__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB0_34__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_RGB0_34__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 37) => \NLW_RGB0_34__0_P_UNCONNECTED\(47 downto 37),
      P(36) => p_1_in70_in,
      P(35) => \RGB0_34__0_n_70\,
      P(34) => \RGB0_34__0_n_71\,
      P(33) => \RGB0_34__0_n_72\,
      P(32) => \RGB0_34__0_n_73\,
      P(31) => \RGB0_34__0_n_74\,
      P(30) => \RGB0_34__0_n_75\,
      P(29) => \RGB0_34__0_n_76\,
      P(28) => \RGB0_34__0_n_77\,
      P(27) => \RGB0_34__0_n_78\,
      P(26) => \RGB0_34__0_n_79\,
      P(25) => \RGB0_34__0_n_80\,
      P(24) => \RGB0_34__0_n_81\,
      P(23) => \RGB0_34__0_n_82\,
      P(22) => \RGB0_34__0_n_83\,
      P(21) => \RGB0_34__0_n_84\,
      P(20) => \RGB0_34__0_n_85\,
      P(19) => \RGB0_34__0_n_86\,
      P(18) => \RGB0_34__0_n_87\,
      P(17) => \RGB0_34__0_n_88\,
      P(16) => \RGB0_34__0_n_89\,
      P(15) => \RGB0_34__0_n_90\,
      P(14) => \RGB0_34__0_n_91\,
      P(13) => \RGB0_34__0_n_92\,
      P(12) => \RGB0_34__0_n_93\,
      P(11) => \RGB0_34__0_n_94\,
      P(10) => \RGB0_34__0_n_95\,
      P(9) => \RGB0_34__0_n_96\,
      P(8) => \RGB0_34__0_n_97\,
      P(7) => \RGB0_34__0_n_98\,
      P(6) => \RGB0_34__0_n_99\,
      P(5) => \RGB0_34__0_n_100\,
      P(4) => \RGB0_34__0_n_101\,
      P(3) => \RGB0_34__0_n_102\,
      P(2) => \RGB0_34__0_n_103\,
      P(1) => \RGB0_34__0_n_104\,
      P(0) => \RGB0_34__0_n_105\,
      PATTERNBDETECT => \NLW_RGB0_34__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => RGB0_3373_in,
      PCIN(47) => \RGB0_35__0_n_106\,
      PCIN(46) => \RGB0_35__0_n_107\,
      PCIN(45) => \RGB0_35__0_n_108\,
      PCIN(44) => \RGB0_35__0_n_109\,
      PCIN(43) => \RGB0_35__0_n_110\,
      PCIN(42) => \RGB0_35__0_n_111\,
      PCIN(41) => \RGB0_35__0_n_112\,
      PCIN(40) => \RGB0_35__0_n_113\,
      PCIN(39) => \RGB0_35__0_n_114\,
      PCIN(38) => \RGB0_35__0_n_115\,
      PCIN(37) => \RGB0_35__0_n_116\,
      PCIN(36) => \RGB0_35__0_n_117\,
      PCIN(35) => \RGB0_35__0_n_118\,
      PCIN(34) => \RGB0_35__0_n_119\,
      PCIN(33) => \RGB0_35__0_n_120\,
      PCIN(32) => \RGB0_35__0_n_121\,
      PCIN(31) => \RGB0_35__0_n_122\,
      PCIN(30) => \RGB0_35__0_n_123\,
      PCIN(29) => \RGB0_35__0_n_124\,
      PCIN(28) => \RGB0_35__0_n_125\,
      PCIN(27) => \RGB0_35__0_n_126\,
      PCIN(26) => \RGB0_35__0_n_127\,
      PCIN(25) => \RGB0_35__0_n_128\,
      PCIN(24) => \RGB0_35__0_n_129\,
      PCIN(23) => \RGB0_35__0_n_130\,
      PCIN(22) => \RGB0_35__0_n_131\,
      PCIN(21) => \RGB0_35__0_n_132\,
      PCIN(20) => \RGB0_35__0_n_133\,
      PCIN(19) => \RGB0_35__0_n_134\,
      PCIN(18) => \RGB0_35__0_n_135\,
      PCIN(17) => \RGB0_35__0_n_136\,
      PCIN(16) => \RGB0_35__0_n_137\,
      PCIN(15) => \RGB0_35__0_n_138\,
      PCIN(14) => \RGB0_35__0_n_139\,
      PCIN(13) => \RGB0_35__0_n_140\,
      PCIN(12) => \RGB0_35__0_n_141\,
      PCIN(11) => \RGB0_35__0_n_142\,
      PCIN(10) => \RGB0_35__0_n_143\,
      PCIN(9) => \RGB0_35__0_n_144\,
      PCIN(8) => \RGB0_35__0_n_145\,
      PCIN(7) => \RGB0_35__0_n_146\,
      PCIN(6) => \RGB0_35__0_n_147\,
      PCIN(5) => \RGB0_35__0_n_148\,
      PCIN(4) => \RGB0_35__0_n_149\,
      PCIN(3) => \RGB0_35__0_n_150\,
      PCIN(2) => \RGB0_35__0_n_151\,
      PCIN(1) => \RGB0_35__0_n_152\,
      PCIN(0) => \RGB0_35__0_n_153\,
      PCOUT(47 downto 0) => \NLW_RGB0_34__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB0_34__0_UNDERFLOW_UNCONNECTED\
    );
\RGB0_34__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFEFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFEFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 8) => \RGB3_34__1_0\(7 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB0_34__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB0_34__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB0_34__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB0_34__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB0_34__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_RGB0_34__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 37) => \NLW_RGB0_34__1_P_UNCONNECTED\(47 downto 37),
      P(36) => p_1_in63_in,
      P(35) => \RGB0_34__1_n_70\,
      P(34) => \RGB0_34__1_n_71\,
      P(33) => \RGB0_34__1_n_72\,
      P(32) => \RGB0_34__1_n_73\,
      P(31) => \RGB0_34__1_n_74\,
      P(30) => \RGB0_34__1_n_75\,
      P(29) => \RGB0_34__1_n_76\,
      P(28) => \RGB0_34__1_n_77\,
      P(27) => \RGB0_34__1_n_78\,
      P(26) => \RGB0_34__1_n_79\,
      P(25) => \RGB0_34__1_n_80\,
      P(24) => \RGB0_34__1_n_81\,
      P(23) => \RGB0_34__1_n_82\,
      P(22) => \RGB0_34__1_n_83\,
      P(21) => \RGB0_34__1_n_84\,
      P(20) => \RGB0_34__1_n_85\,
      P(19) => \RGB0_34__1_n_86\,
      P(18) => \RGB0_34__1_n_87\,
      P(17) => \RGB0_34__1_n_88\,
      P(16) => \RGB0_34__1_n_89\,
      P(15) => \RGB0_34__1_n_90\,
      P(14) => \RGB0_34__1_n_91\,
      P(13) => \RGB0_34__1_n_92\,
      P(12) => \RGB0_34__1_n_93\,
      P(11) => \RGB0_34__1_n_94\,
      P(10) => \RGB0_34__1_n_95\,
      P(9) => \RGB0_34__1_n_96\,
      P(8) => \RGB0_34__1_n_97\,
      P(7) => \RGB0_34__1_n_98\,
      P(6) => \RGB0_34__1_n_99\,
      P(5) => \RGB0_34__1_n_100\,
      P(4) => \RGB0_34__1_n_101\,
      P(3) => \RGB0_34__1_n_102\,
      P(2) => \RGB0_34__1_n_103\,
      P(1) => \RGB0_34__1_n_104\,
      P(0) => \RGB0_34__1_n_105\,
      PATTERNBDETECT => \NLW_RGB0_34__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => RGB0_3365_in,
      PCIN(47) => \RGB0_35__1_n_106\,
      PCIN(46) => \RGB0_35__1_n_107\,
      PCIN(45) => \RGB0_35__1_n_108\,
      PCIN(44) => \RGB0_35__1_n_109\,
      PCIN(43) => \RGB0_35__1_n_110\,
      PCIN(42) => \RGB0_35__1_n_111\,
      PCIN(41) => \RGB0_35__1_n_112\,
      PCIN(40) => \RGB0_35__1_n_113\,
      PCIN(39) => \RGB0_35__1_n_114\,
      PCIN(38) => \RGB0_35__1_n_115\,
      PCIN(37) => \RGB0_35__1_n_116\,
      PCIN(36) => \RGB0_35__1_n_117\,
      PCIN(35) => \RGB0_35__1_n_118\,
      PCIN(34) => \RGB0_35__1_n_119\,
      PCIN(33) => \RGB0_35__1_n_120\,
      PCIN(32) => \RGB0_35__1_n_121\,
      PCIN(31) => \RGB0_35__1_n_122\,
      PCIN(30) => \RGB0_35__1_n_123\,
      PCIN(29) => \RGB0_35__1_n_124\,
      PCIN(28) => \RGB0_35__1_n_125\,
      PCIN(27) => \RGB0_35__1_n_126\,
      PCIN(26) => \RGB0_35__1_n_127\,
      PCIN(25) => \RGB0_35__1_n_128\,
      PCIN(24) => \RGB0_35__1_n_129\,
      PCIN(23) => \RGB0_35__1_n_130\,
      PCIN(22) => \RGB0_35__1_n_131\,
      PCIN(21) => \RGB0_35__1_n_132\,
      PCIN(20) => \RGB0_35__1_n_133\,
      PCIN(19) => \RGB0_35__1_n_134\,
      PCIN(18) => \RGB0_35__1_n_135\,
      PCIN(17) => \RGB0_35__1_n_136\,
      PCIN(16) => \RGB0_35__1_n_137\,
      PCIN(15) => \RGB0_35__1_n_138\,
      PCIN(14) => \RGB0_35__1_n_139\,
      PCIN(13) => \RGB0_35__1_n_140\,
      PCIN(12) => \RGB0_35__1_n_141\,
      PCIN(11) => \RGB0_35__1_n_142\,
      PCIN(10) => \RGB0_35__1_n_143\,
      PCIN(9) => \RGB0_35__1_n_144\,
      PCIN(8) => \RGB0_35__1_n_145\,
      PCIN(7) => \RGB0_35__1_n_146\,
      PCIN(6) => \RGB0_35__1_n_147\,
      PCIN(5) => \RGB0_35__1_n_148\,
      PCIN(4) => \RGB0_35__1_n_149\,
      PCIN(3) => \RGB0_35__1_n_150\,
      PCIN(2) => \RGB0_35__1_n_151\,
      PCIN(1) => \RGB0_35__1_n_152\,
      PCIN(0) => \RGB0_35__1_n_153\,
      PCOUT(47 downto 0) => \NLW_RGB0_34__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB0_34__1_UNDERFLOW_UNCONNECTED\
    );
RGB0_35: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(17),
      A(28) => A(17),
      A(27) => A(17),
      A(26) => A(17),
      A(25) => A(17),
      A(24) => A(17),
      A(23) => A(17),
      A(22) => A(17),
      A(21) => A(17),
      A(20) => A(17),
      A(19) => A(17),
      A(18) => A(17),
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_RGB0_35_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111111111011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_RGB0_35_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_RGB0_35_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_RGB0_35_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_RGB0_35_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_RGB0_35_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_RGB0_35_P_UNCONNECTED(47 downto 34),
      P(33) => RGB0_35_n_72,
      P(32) => RGB0_35_n_73,
      P(31) => RGB0_35_n_74,
      P(30) => RGB0_35_n_75,
      P(29) => RGB0_35_n_76,
      P(28) => RGB0_35_n_77,
      P(27) => RGB0_35_n_78,
      P(26) => RGB0_35_n_79,
      P(25) => RGB0_35_n_80,
      P(24) => RGB0_35_n_81,
      P(23) => RGB0_35_n_82,
      P(22) => RGB0_35_n_83,
      P(21) => RGB0_35_n_84,
      P(20) => RGB0_35_n_85,
      P(19) => RGB0_35_n_86,
      P(18) => RGB0_35_n_87,
      P(17) => RGB0_35_n_88,
      P(16) => RGB0_35_n_89,
      P(15) => RGB0_35_n_90,
      P(14) => RGB0_35_n_91,
      P(13) => RGB0_35_n_92,
      P(12) => RGB0_35_n_93,
      P(11) => RGB0_35_n_94,
      P(10) => RGB0_35_n_95,
      P(9) => RGB0_35_n_96,
      P(8) => RGB0_35_n_97,
      P(7) => RGB0_35_n_98,
      P(6) => RGB0_35_n_99,
      P(5) => RGB0_35_n_100,
      P(4) => RGB0_35_n_101,
      P(3) => RGB0_35_n_102,
      P(2) => RGB0_35_n_103,
      P(1) => RGB0_35_n_104,
      P(0) => RGB0_35_n_105,
      PATTERNBDETECT => NLW_RGB0_35_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_RGB0_35_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => RGB0_35_n_106,
      PCOUT(46) => RGB0_35_n_107,
      PCOUT(45) => RGB0_35_n_108,
      PCOUT(44) => RGB0_35_n_109,
      PCOUT(43) => RGB0_35_n_110,
      PCOUT(42) => RGB0_35_n_111,
      PCOUT(41) => RGB0_35_n_112,
      PCOUT(40) => RGB0_35_n_113,
      PCOUT(39) => RGB0_35_n_114,
      PCOUT(38) => RGB0_35_n_115,
      PCOUT(37) => RGB0_35_n_116,
      PCOUT(36) => RGB0_35_n_117,
      PCOUT(35) => RGB0_35_n_118,
      PCOUT(34) => RGB0_35_n_119,
      PCOUT(33) => RGB0_35_n_120,
      PCOUT(32) => RGB0_35_n_121,
      PCOUT(31) => RGB0_35_n_122,
      PCOUT(30) => RGB0_35_n_123,
      PCOUT(29) => RGB0_35_n_124,
      PCOUT(28) => RGB0_35_n_125,
      PCOUT(27) => RGB0_35_n_126,
      PCOUT(26) => RGB0_35_n_127,
      PCOUT(25) => RGB0_35_n_128,
      PCOUT(24) => RGB0_35_n_129,
      PCOUT(23) => RGB0_35_n_130,
      PCOUT(22) => RGB0_35_n_131,
      PCOUT(21) => RGB0_35_n_132,
      PCOUT(20) => RGB0_35_n_133,
      PCOUT(19) => RGB0_35_n_134,
      PCOUT(18) => RGB0_35_n_135,
      PCOUT(17) => RGB0_35_n_136,
      PCOUT(16) => RGB0_35_n_137,
      PCOUT(15) => RGB0_35_n_138,
      PCOUT(14) => RGB0_35_n_139,
      PCOUT(13) => RGB0_35_n_140,
      PCOUT(12) => RGB0_35_n_141,
      PCOUT(11) => RGB0_35_n_142,
      PCOUT(10) => RGB0_35_n_143,
      PCOUT(9) => RGB0_35_n_144,
      PCOUT(8) => RGB0_35_n_145,
      PCOUT(7) => RGB0_35_n_146,
      PCOUT(6) => RGB0_35_n_147,
      PCOUT(5) => RGB0_35_n_148,
      PCOUT(4) => RGB0_35_n_149,
      PCOUT(3) => RGB0_35_n_150,
      PCOUT(2) => RGB0_35_n_151,
      PCOUT(1) => RGB0_35_n_152,
      PCOUT(0) => RGB0_35_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_RGB0_35_UNDERFLOW_UNCONNECTED
    );
\RGB0_35__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \RGB0_35__0_0\(17),
      A(28) => \RGB0_35__0_0\(17),
      A(27) => \RGB0_35__0_0\(17),
      A(26) => \RGB0_35__0_0\(17),
      A(25) => \RGB0_35__0_0\(17),
      A(24) => \RGB0_35__0_0\(17),
      A(23) => \RGB0_35__0_0\(17),
      A(22) => \RGB0_35__0_0\(17),
      A(21) => \RGB0_35__0_0\(17),
      A(20) => \RGB0_35__0_0\(17),
      A(19) => \RGB0_35__0_0\(17),
      A(18) => \RGB0_35__0_0\(17),
      A(17 downto 0) => \RGB0_35__0_0\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB0_35__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111111111011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB0_35__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB0_35__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB0_35__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB0_35__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_RGB0_35__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 34) => \NLW_RGB0_35__0_P_UNCONNECTED\(47 downto 34),
      P(33) => \RGB0_35__0_n_72\,
      P(32) => \RGB0_35__0_n_73\,
      P(31) => \RGB0_35__0_n_74\,
      P(30) => \RGB0_35__0_n_75\,
      P(29) => \RGB0_35__0_n_76\,
      P(28) => \RGB0_35__0_n_77\,
      P(27) => \RGB0_35__0_n_78\,
      P(26) => \RGB0_35__0_n_79\,
      P(25) => \RGB0_35__0_n_80\,
      P(24) => \RGB0_35__0_n_81\,
      P(23) => \RGB0_35__0_n_82\,
      P(22) => \RGB0_35__0_n_83\,
      P(21) => \RGB0_35__0_n_84\,
      P(20) => \RGB0_35__0_n_85\,
      P(19) => \RGB0_35__0_n_86\,
      P(18) => \RGB0_35__0_n_87\,
      P(17) => \RGB0_35__0_n_88\,
      P(16) => \RGB0_35__0_n_89\,
      P(15) => \RGB0_35__0_n_90\,
      P(14) => \RGB0_35__0_n_91\,
      P(13) => \RGB0_35__0_n_92\,
      P(12) => \RGB0_35__0_n_93\,
      P(11) => \RGB0_35__0_n_94\,
      P(10) => \RGB0_35__0_n_95\,
      P(9) => \RGB0_35__0_n_96\,
      P(8) => \RGB0_35__0_n_97\,
      P(7) => \RGB0_35__0_n_98\,
      P(6) => \RGB0_35__0_n_99\,
      P(5) => \RGB0_35__0_n_100\,
      P(4) => \RGB0_35__0_n_101\,
      P(3) => \RGB0_35__0_n_102\,
      P(2) => \RGB0_35__0_n_103\,
      P(1) => \RGB0_35__0_n_104\,
      P(0) => \RGB0_35__0_n_105\,
      PATTERNBDETECT => \NLW_RGB0_35__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_RGB0_35__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \RGB0_35__0_n_106\,
      PCOUT(46) => \RGB0_35__0_n_107\,
      PCOUT(45) => \RGB0_35__0_n_108\,
      PCOUT(44) => \RGB0_35__0_n_109\,
      PCOUT(43) => \RGB0_35__0_n_110\,
      PCOUT(42) => \RGB0_35__0_n_111\,
      PCOUT(41) => \RGB0_35__0_n_112\,
      PCOUT(40) => \RGB0_35__0_n_113\,
      PCOUT(39) => \RGB0_35__0_n_114\,
      PCOUT(38) => \RGB0_35__0_n_115\,
      PCOUT(37) => \RGB0_35__0_n_116\,
      PCOUT(36) => \RGB0_35__0_n_117\,
      PCOUT(35) => \RGB0_35__0_n_118\,
      PCOUT(34) => \RGB0_35__0_n_119\,
      PCOUT(33) => \RGB0_35__0_n_120\,
      PCOUT(32) => \RGB0_35__0_n_121\,
      PCOUT(31) => \RGB0_35__0_n_122\,
      PCOUT(30) => \RGB0_35__0_n_123\,
      PCOUT(29) => \RGB0_35__0_n_124\,
      PCOUT(28) => \RGB0_35__0_n_125\,
      PCOUT(27) => \RGB0_35__0_n_126\,
      PCOUT(26) => \RGB0_35__0_n_127\,
      PCOUT(25) => \RGB0_35__0_n_128\,
      PCOUT(24) => \RGB0_35__0_n_129\,
      PCOUT(23) => \RGB0_35__0_n_130\,
      PCOUT(22) => \RGB0_35__0_n_131\,
      PCOUT(21) => \RGB0_35__0_n_132\,
      PCOUT(20) => \RGB0_35__0_n_133\,
      PCOUT(19) => \RGB0_35__0_n_134\,
      PCOUT(18) => \RGB0_35__0_n_135\,
      PCOUT(17) => \RGB0_35__0_n_136\,
      PCOUT(16) => \RGB0_35__0_n_137\,
      PCOUT(15) => \RGB0_35__0_n_138\,
      PCOUT(14) => \RGB0_35__0_n_139\,
      PCOUT(13) => \RGB0_35__0_n_140\,
      PCOUT(12) => \RGB0_35__0_n_141\,
      PCOUT(11) => \RGB0_35__0_n_142\,
      PCOUT(10) => \RGB0_35__0_n_143\,
      PCOUT(9) => \RGB0_35__0_n_144\,
      PCOUT(8) => \RGB0_35__0_n_145\,
      PCOUT(7) => \RGB0_35__0_n_146\,
      PCOUT(6) => \RGB0_35__0_n_147\,
      PCOUT(5) => \RGB0_35__0_n_148\,
      PCOUT(4) => \RGB0_35__0_n_149\,
      PCOUT(3) => \RGB0_35__0_n_150\,
      PCOUT(2) => \RGB0_35__0_n_151\,
      PCOUT(1) => \RGB0_35__0_n_152\,
      PCOUT(0) => \RGB0_35__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB0_35__0_UNDERFLOW_UNCONNECTED\
    );
\RGB0_35__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \RGB0_35__1_0\(17),
      A(28) => \RGB0_35__1_0\(17),
      A(27) => \RGB0_35__1_0\(17),
      A(26) => \RGB0_35__1_0\(17),
      A(25) => \RGB0_35__1_0\(17),
      A(24) => \RGB0_35__1_0\(17),
      A(23) => \RGB0_35__1_0\(17),
      A(22) => \RGB0_35__1_0\(17),
      A(21) => \RGB0_35__1_0\(17),
      A(20) => \RGB0_35__1_0\(17),
      A(19) => \RGB0_35__1_0\(17),
      A(18) => \RGB0_35__1_0\(17),
      A(17 downto 0) => \RGB0_35__1_0\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB0_35__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111111111011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB0_35__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB0_35__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB0_35__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB0_35__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_RGB0_35__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 34) => \NLW_RGB0_35__1_P_UNCONNECTED\(47 downto 34),
      P(33) => \RGB0_35__1_n_72\,
      P(32) => \RGB0_35__1_n_73\,
      P(31) => \RGB0_35__1_n_74\,
      P(30) => \RGB0_35__1_n_75\,
      P(29) => \RGB0_35__1_n_76\,
      P(28) => \RGB0_35__1_n_77\,
      P(27) => \RGB0_35__1_n_78\,
      P(26) => \RGB0_35__1_n_79\,
      P(25) => \RGB0_35__1_n_80\,
      P(24) => \RGB0_35__1_n_81\,
      P(23) => \RGB0_35__1_n_82\,
      P(22) => \RGB0_35__1_n_83\,
      P(21) => \RGB0_35__1_n_84\,
      P(20) => \RGB0_35__1_n_85\,
      P(19) => \RGB0_35__1_n_86\,
      P(18) => \RGB0_35__1_n_87\,
      P(17) => \RGB0_35__1_n_88\,
      P(16) => \RGB0_35__1_n_89\,
      P(15) => \RGB0_35__1_n_90\,
      P(14) => \RGB0_35__1_n_91\,
      P(13) => \RGB0_35__1_n_92\,
      P(12) => \RGB0_35__1_n_93\,
      P(11) => \RGB0_35__1_n_94\,
      P(10) => \RGB0_35__1_n_95\,
      P(9) => \RGB0_35__1_n_96\,
      P(8) => \RGB0_35__1_n_97\,
      P(7) => \RGB0_35__1_n_98\,
      P(6) => \RGB0_35__1_n_99\,
      P(5) => \RGB0_35__1_n_100\,
      P(4) => \RGB0_35__1_n_101\,
      P(3) => \RGB0_35__1_n_102\,
      P(2) => \RGB0_35__1_n_103\,
      P(1) => \RGB0_35__1_n_104\,
      P(0) => \RGB0_35__1_n_105\,
      PATTERNBDETECT => \NLW_RGB0_35__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_RGB0_35__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \RGB0_35__1_n_106\,
      PCOUT(46) => \RGB0_35__1_n_107\,
      PCOUT(45) => \RGB0_35__1_n_108\,
      PCOUT(44) => \RGB0_35__1_n_109\,
      PCOUT(43) => \RGB0_35__1_n_110\,
      PCOUT(42) => \RGB0_35__1_n_111\,
      PCOUT(41) => \RGB0_35__1_n_112\,
      PCOUT(40) => \RGB0_35__1_n_113\,
      PCOUT(39) => \RGB0_35__1_n_114\,
      PCOUT(38) => \RGB0_35__1_n_115\,
      PCOUT(37) => \RGB0_35__1_n_116\,
      PCOUT(36) => \RGB0_35__1_n_117\,
      PCOUT(35) => \RGB0_35__1_n_118\,
      PCOUT(34) => \RGB0_35__1_n_119\,
      PCOUT(33) => \RGB0_35__1_n_120\,
      PCOUT(32) => \RGB0_35__1_n_121\,
      PCOUT(31) => \RGB0_35__1_n_122\,
      PCOUT(30) => \RGB0_35__1_n_123\,
      PCOUT(29) => \RGB0_35__1_n_124\,
      PCOUT(28) => \RGB0_35__1_n_125\,
      PCOUT(27) => \RGB0_35__1_n_126\,
      PCOUT(26) => \RGB0_35__1_n_127\,
      PCOUT(25) => \RGB0_35__1_n_128\,
      PCOUT(24) => \RGB0_35__1_n_129\,
      PCOUT(23) => \RGB0_35__1_n_130\,
      PCOUT(22) => \RGB0_35__1_n_131\,
      PCOUT(21) => \RGB0_35__1_n_132\,
      PCOUT(20) => \RGB0_35__1_n_133\,
      PCOUT(19) => \RGB0_35__1_n_134\,
      PCOUT(18) => \RGB0_35__1_n_135\,
      PCOUT(17) => \RGB0_35__1_n_136\,
      PCOUT(16) => \RGB0_35__1_n_137\,
      PCOUT(15) => \RGB0_35__1_n_138\,
      PCOUT(14) => \RGB0_35__1_n_139\,
      PCOUT(13) => \RGB0_35__1_n_140\,
      PCOUT(12) => \RGB0_35__1_n_141\,
      PCOUT(11) => \RGB0_35__1_n_142\,
      PCOUT(10) => \RGB0_35__1_n_143\,
      PCOUT(9) => \RGB0_35__1_n_144\,
      PCOUT(8) => \RGB0_35__1_n_145\,
      PCOUT(7) => \RGB0_35__1_n_146\,
      PCOUT(6) => \RGB0_35__1_n_147\,
      PCOUT(5) => \RGB0_35__1_n_148\,
      PCOUT(4) => \RGB0_35__1_n_149\,
      PCOUT(3) => \RGB0_35__1_n_150\,
      PCOUT(2) => \RGB0_35__1_n_151\,
      PCOUT(1) => \RGB0_35__1_n_152\,
      PCOUT(0) => \RGB0_35__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB0_35__1_UNDERFLOW_UNCONNECTED\
    );
RGB1_34: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFEFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFEFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 8) => RGB3_34_0(7 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_RGB1_34_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_RGB1_34_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_RGB1_34_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_RGB1_34_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_RGB1_34_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_RGB1_34_OVERFLOW_UNCONNECTED,
      P(47 downto 37) => NLW_RGB1_34_P_UNCONNECTED(47 downto 37),
      P(36) => p_1_in55_in,
      P(35) => RGB1_34_n_70,
      P(34) => RGB1_34_n_71,
      P(33) => RGB1_34_n_72,
      P(32) => RGB1_34_n_73,
      P(31) => RGB1_34_n_74,
      P(30) => RGB1_34_n_75,
      P(29) => RGB1_34_n_76,
      P(28) => RGB1_34_n_77,
      P(27) => RGB1_34_n_78,
      P(26) => RGB1_34_n_79,
      P(25) => RGB1_34_n_80,
      P(24) => RGB1_34_n_81,
      P(23) => RGB1_34_n_82,
      P(22) => RGB1_34_n_83,
      P(21) => RGB1_34_n_84,
      P(20) => RGB1_34_n_85,
      P(19) => RGB1_34_n_86,
      P(18) => RGB1_34_n_87,
      P(17) => RGB1_34_n_88,
      P(16) => RGB1_34_n_89,
      P(15) => RGB1_34_n_90,
      P(14) => RGB1_34_n_91,
      P(13) => RGB1_34_n_92,
      P(12) => RGB1_34_n_93,
      P(11) => RGB1_34_n_94,
      P(10) => RGB1_34_n_95,
      P(9) => RGB1_34_n_96,
      P(8) => RGB1_34_n_97,
      P(7) => RGB1_34_n_98,
      P(6) => RGB1_34_n_99,
      P(5) => RGB1_34_n_100,
      P(4) => RGB1_34_n_101,
      P(3) => RGB1_34_n_102,
      P(2) => RGB1_34_n_103,
      P(1) => RGB1_34_n_104,
      P(0) => RGB1_34_n_105,
      PATTERNBDETECT => NLW_RGB1_34_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => RGB1_3358_in,
      PCIN(47) => RGB1_35_n_106,
      PCIN(46) => RGB1_35_n_107,
      PCIN(45) => RGB1_35_n_108,
      PCIN(44) => RGB1_35_n_109,
      PCIN(43) => RGB1_35_n_110,
      PCIN(42) => RGB1_35_n_111,
      PCIN(41) => RGB1_35_n_112,
      PCIN(40) => RGB1_35_n_113,
      PCIN(39) => RGB1_35_n_114,
      PCIN(38) => RGB1_35_n_115,
      PCIN(37) => RGB1_35_n_116,
      PCIN(36) => RGB1_35_n_117,
      PCIN(35) => RGB1_35_n_118,
      PCIN(34) => RGB1_35_n_119,
      PCIN(33) => RGB1_35_n_120,
      PCIN(32) => RGB1_35_n_121,
      PCIN(31) => RGB1_35_n_122,
      PCIN(30) => RGB1_35_n_123,
      PCIN(29) => RGB1_35_n_124,
      PCIN(28) => RGB1_35_n_125,
      PCIN(27) => RGB1_35_n_126,
      PCIN(26) => RGB1_35_n_127,
      PCIN(25) => RGB1_35_n_128,
      PCIN(24) => RGB1_35_n_129,
      PCIN(23) => RGB1_35_n_130,
      PCIN(22) => RGB1_35_n_131,
      PCIN(21) => RGB1_35_n_132,
      PCIN(20) => RGB1_35_n_133,
      PCIN(19) => RGB1_35_n_134,
      PCIN(18) => RGB1_35_n_135,
      PCIN(17) => RGB1_35_n_136,
      PCIN(16) => RGB1_35_n_137,
      PCIN(15) => RGB1_35_n_138,
      PCIN(14) => RGB1_35_n_139,
      PCIN(13) => RGB1_35_n_140,
      PCIN(12) => RGB1_35_n_141,
      PCIN(11) => RGB1_35_n_142,
      PCIN(10) => RGB1_35_n_143,
      PCIN(9) => RGB1_35_n_144,
      PCIN(8) => RGB1_35_n_145,
      PCIN(7) => RGB1_35_n_146,
      PCIN(6) => RGB1_35_n_147,
      PCIN(5) => RGB1_35_n_148,
      PCIN(4) => RGB1_35_n_149,
      PCIN(3) => RGB1_35_n_150,
      PCIN(2) => RGB1_35_n_151,
      PCIN(1) => RGB1_35_n_152,
      PCIN(0) => RGB1_35_n_153,
      PCOUT(47 downto 0) => NLW_RGB1_34_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_RGB1_34_UNDERFLOW_UNCONNECTED
    );
\RGB1_34__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFEFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFEFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 8) => \RGB3_34__0_0\(7 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB1_34__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB1_34__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB1_34__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB1_34__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB1_34__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_RGB1_34__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 37) => \NLW_RGB1_34__0_P_UNCONNECTED\(47 downto 37),
      P(36) => p_1_in47_in,
      P(35) => \RGB1_34__0_n_70\,
      P(34) => \RGB1_34__0_n_71\,
      P(33) => \RGB1_34__0_n_72\,
      P(32) => \RGB1_34__0_n_73\,
      P(31) => \RGB1_34__0_n_74\,
      P(30) => \RGB1_34__0_n_75\,
      P(29) => \RGB1_34__0_n_76\,
      P(28) => \RGB1_34__0_n_77\,
      P(27) => \RGB1_34__0_n_78\,
      P(26) => \RGB1_34__0_n_79\,
      P(25) => \RGB1_34__0_n_80\,
      P(24) => \RGB1_34__0_n_81\,
      P(23) => \RGB1_34__0_n_82\,
      P(22) => \RGB1_34__0_n_83\,
      P(21) => \RGB1_34__0_n_84\,
      P(20) => \RGB1_34__0_n_85\,
      P(19) => \RGB1_34__0_n_86\,
      P(18) => \RGB1_34__0_n_87\,
      P(17) => \RGB1_34__0_n_88\,
      P(16) => \RGB1_34__0_n_89\,
      P(15) => \RGB1_34__0_n_90\,
      P(14) => \RGB1_34__0_n_91\,
      P(13) => \RGB1_34__0_n_92\,
      P(12) => \RGB1_34__0_n_93\,
      P(11) => \RGB1_34__0_n_94\,
      P(10) => \RGB1_34__0_n_95\,
      P(9) => \RGB1_34__0_n_96\,
      P(8) => \RGB1_34__0_n_97\,
      P(7) => \RGB1_34__0_n_98\,
      P(6) => \RGB1_34__0_n_99\,
      P(5) => \RGB1_34__0_n_100\,
      P(4) => \RGB1_34__0_n_101\,
      P(3) => \RGB1_34__0_n_102\,
      P(2) => \RGB1_34__0_n_103\,
      P(1) => \RGB1_34__0_n_104\,
      P(0) => \RGB1_34__0_n_105\,
      PATTERNBDETECT => \NLW_RGB1_34__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => RGB1_3350_in,
      PCIN(47) => \RGB1_35__0_n_106\,
      PCIN(46) => \RGB1_35__0_n_107\,
      PCIN(45) => \RGB1_35__0_n_108\,
      PCIN(44) => \RGB1_35__0_n_109\,
      PCIN(43) => \RGB1_35__0_n_110\,
      PCIN(42) => \RGB1_35__0_n_111\,
      PCIN(41) => \RGB1_35__0_n_112\,
      PCIN(40) => \RGB1_35__0_n_113\,
      PCIN(39) => \RGB1_35__0_n_114\,
      PCIN(38) => \RGB1_35__0_n_115\,
      PCIN(37) => \RGB1_35__0_n_116\,
      PCIN(36) => \RGB1_35__0_n_117\,
      PCIN(35) => \RGB1_35__0_n_118\,
      PCIN(34) => \RGB1_35__0_n_119\,
      PCIN(33) => \RGB1_35__0_n_120\,
      PCIN(32) => \RGB1_35__0_n_121\,
      PCIN(31) => \RGB1_35__0_n_122\,
      PCIN(30) => \RGB1_35__0_n_123\,
      PCIN(29) => \RGB1_35__0_n_124\,
      PCIN(28) => \RGB1_35__0_n_125\,
      PCIN(27) => \RGB1_35__0_n_126\,
      PCIN(26) => \RGB1_35__0_n_127\,
      PCIN(25) => \RGB1_35__0_n_128\,
      PCIN(24) => \RGB1_35__0_n_129\,
      PCIN(23) => \RGB1_35__0_n_130\,
      PCIN(22) => \RGB1_35__0_n_131\,
      PCIN(21) => \RGB1_35__0_n_132\,
      PCIN(20) => \RGB1_35__0_n_133\,
      PCIN(19) => \RGB1_35__0_n_134\,
      PCIN(18) => \RGB1_35__0_n_135\,
      PCIN(17) => \RGB1_35__0_n_136\,
      PCIN(16) => \RGB1_35__0_n_137\,
      PCIN(15) => \RGB1_35__0_n_138\,
      PCIN(14) => \RGB1_35__0_n_139\,
      PCIN(13) => \RGB1_35__0_n_140\,
      PCIN(12) => \RGB1_35__0_n_141\,
      PCIN(11) => \RGB1_35__0_n_142\,
      PCIN(10) => \RGB1_35__0_n_143\,
      PCIN(9) => \RGB1_35__0_n_144\,
      PCIN(8) => \RGB1_35__0_n_145\,
      PCIN(7) => \RGB1_35__0_n_146\,
      PCIN(6) => \RGB1_35__0_n_147\,
      PCIN(5) => \RGB1_35__0_n_148\,
      PCIN(4) => \RGB1_35__0_n_149\,
      PCIN(3) => \RGB1_35__0_n_150\,
      PCIN(2) => \RGB1_35__0_n_151\,
      PCIN(1) => \RGB1_35__0_n_152\,
      PCIN(0) => \RGB1_35__0_n_153\,
      PCOUT(47 downto 0) => \NLW_RGB1_34__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB1_34__0_UNDERFLOW_UNCONNECTED\
    );
\RGB1_34__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFEFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFEFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 8) => \RGB3_34__1_0\(7 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB1_34__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB1_34__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB1_34__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB1_34__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB1_34__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_RGB1_34__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 37) => \NLW_RGB1_34__1_P_UNCONNECTED\(47 downto 37),
      P(36) => p_1_in41_in,
      P(35) => \RGB1_34__1_n_70\,
      P(34) => \RGB1_34__1_n_71\,
      P(33) => \RGB1_34__1_n_72\,
      P(32) => \RGB1_34__1_n_73\,
      P(31) => \RGB1_34__1_n_74\,
      P(30) => \RGB1_34__1_n_75\,
      P(29) => \RGB1_34__1_n_76\,
      P(28) => \RGB1_34__1_n_77\,
      P(27) => \RGB1_34__1_n_78\,
      P(26) => \RGB1_34__1_n_79\,
      P(25) => \RGB1_34__1_n_80\,
      P(24) => \RGB1_34__1_n_81\,
      P(23) => \RGB1_34__1_n_82\,
      P(22) => \RGB1_34__1_n_83\,
      P(21) => \RGB1_34__1_n_84\,
      P(20) => \RGB1_34__1_n_85\,
      P(19) => \RGB1_34__1_n_86\,
      P(18) => \RGB1_34__1_n_87\,
      P(17) => \RGB1_34__1_n_88\,
      P(16) => \RGB1_34__1_n_89\,
      P(15) => \RGB1_34__1_n_90\,
      P(14) => \RGB1_34__1_n_91\,
      P(13) => \RGB1_34__1_n_92\,
      P(12) => \RGB1_34__1_n_93\,
      P(11) => \RGB1_34__1_n_94\,
      P(10) => \RGB1_34__1_n_95\,
      P(9) => \RGB1_34__1_n_96\,
      P(8) => \RGB1_34__1_n_97\,
      P(7) => \RGB1_34__1_n_98\,
      P(6) => \RGB1_34__1_n_99\,
      P(5) => \RGB1_34__1_n_100\,
      P(4) => \RGB1_34__1_n_101\,
      P(3) => \RGB1_34__1_n_102\,
      P(2) => \RGB1_34__1_n_103\,
      P(1) => \RGB1_34__1_n_104\,
      P(0) => \RGB1_34__1_n_105\,
      PATTERNBDETECT => \NLW_RGB1_34__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => RGB1_3342_in,
      PCIN(47) => \RGB1_35__1_n_106\,
      PCIN(46) => \RGB1_35__1_n_107\,
      PCIN(45) => \RGB1_35__1_n_108\,
      PCIN(44) => \RGB1_35__1_n_109\,
      PCIN(43) => \RGB1_35__1_n_110\,
      PCIN(42) => \RGB1_35__1_n_111\,
      PCIN(41) => \RGB1_35__1_n_112\,
      PCIN(40) => \RGB1_35__1_n_113\,
      PCIN(39) => \RGB1_35__1_n_114\,
      PCIN(38) => \RGB1_35__1_n_115\,
      PCIN(37) => \RGB1_35__1_n_116\,
      PCIN(36) => \RGB1_35__1_n_117\,
      PCIN(35) => \RGB1_35__1_n_118\,
      PCIN(34) => \RGB1_35__1_n_119\,
      PCIN(33) => \RGB1_35__1_n_120\,
      PCIN(32) => \RGB1_35__1_n_121\,
      PCIN(31) => \RGB1_35__1_n_122\,
      PCIN(30) => \RGB1_35__1_n_123\,
      PCIN(29) => \RGB1_35__1_n_124\,
      PCIN(28) => \RGB1_35__1_n_125\,
      PCIN(27) => \RGB1_35__1_n_126\,
      PCIN(26) => \RGB1_35__1_n_127\,
      PCIN(25) => \RGB1_35__1_n_128\,
      PCIN(24) => \RGB1_35__1_n_129\,
      PCIN(23) => \RGB1_35__1_n_130\,
      PCIN(22) => \RGB1_35__1_n_131\,
      PCIN(21) => \RGB1_35__1_n_132\,
      PCIN(20) => \RGB1_35__1_n_133\,
      PCIN(19) => \RGB1_35__1_n_134\,
      PCIN(18) => \RGB1_35__1_n_135\,
      PCIN(17) => \RGB1_35__1_n_136\,
      PCIN(16) => \RGB1_35__1_n_137\,
      PCIN(15) => \RGB1_35__1_n_138\,
      PCIN(14) => \RGB1_35__1_n_139\,
      PCIN(13) => \RGB1_35__1_n_140\,
      PCIN(12) => \RGB1_35__1_n_141\,
      PCIN(11) => \RGB1_35__1_n_142\,
      PCIN(10) => \RGB1_35__1_n_143\,
      PCIN(9) => \RGB1_35__1_n_144\,
      PCIN(8) => \RGB1_35__1_n_145\,
      PCIN(7) => \RGB1_35__1_n_146\,
      PCIN(6) => \RGB1_35__1_n_147\,
      PCIN(5) => \RGB1_35__1_n_148\,
      PCIN(4) => \RGB1_35__1_n_149\,
      PCIN(3) => \RGB1_35__1_n_150\,
      PCIN(2) => \RGB1_35__1_n_151\,
      PCIN(1) => \RGB1_35__1_n_152\,
      PCIN(0) => \RGB1_35__1_n_153\,
      PCOUT(47 downto 0) => \NLW_RGB1_34__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB1_34__1_UNDERFLOW_UNCONNECTED\
    );
RGB1_35: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => RGB1_35_0(17),
      A(28) => RGB1_35_0(17),
      A(27) => RGB1_35_0(17),
      A(26) => RGB1_35_0(17),
      A(25) => RGB1_35_0(17),
      A(24) => RGB1_35_0(17),
      A(23) => RGB1_35_0(17),
      A(22) => RGB1_35_0(17),
      A(21) => RGB1_35_0(17),
      A(20) => RGB1_35_0(17),
      A(19) => RGB1_35_0(17),
      A(18) => RGB1_35_0(17),
      A(17 downto 0) => RGB1_35_0(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_RGB1_35_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111111111011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_RGB1_35_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_RGB1_35_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_RGB1_35_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_RGB1_35_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_RGB1_35_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_RGB1_35_P_UNCONNECTED(47 downto 34),
      P(33) => RGB1_35_n_72,
      P(32) => RGB1_35_n_73,
      P(31) => RGB1_35_n_74,
      P(30) => RGB1_35_n_75,
      P(29) => RGB1_35_n_76,
      P(28) => RGB1_35_n_77,
      P(27) => RGB1_35_n_78,
      P(26) => RGB1_35_n_79,
      P(25) => RGB1_35_n_80,
      P(24) => RGB1_35_n_81,
      P(23) => RGB1_35_n_82,
      P(22) => RGB1_35_n_83,
      P(21) => RGB1_35_n_84,
      P(20) => RGB1_35_n_85,
      P(19) => RGB1_35_n_86,
      P(18) => RGB1_35_n_87,
      P(17) => RGB1_35_n_88,
      P(16) => RGB1_35_n_89,
      P(15) => RGB1_35_n_90,
      P(14) => RGB1_35_n_91,
      P(13) => RGB1_35_n_92,
      P(12) => RGB1_35_n_93,
      P(11) => RGB1_35_n_94,
      P(10) => RGB1_35_n_95,
      P(9) => RGB1_35_n_96,
      P(8) => RGB1_35_n_97,
      P(7) => RGB1_35_n_98,
      P(6) => RGB1_35_n_99,
      P(5) => RGB1_35_n_100,
      P(4) => RGB1_35_n_101,
      P(3) => RGB1_35_n_102,
      P(2) => RGB1_35_n_103,
      P(1) => RGB1_35_n_104,
      P(0) => RGB1_35_n_105,
      PATTERNBDETECT => NLW_RGB1_35_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_RGB1_35_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => RGB1_35_n_106,
      PCOUT(46) => RGB1_35_n_107,
      PCOUT(45) => RGB1_35_n_108,
      PCOUT(44) => RGB1_35_n_109,
      PCOUT(43) => RGB1_35_n_110,
      PCOUT(42) => RGB1_35_n_111,
      PCOUT(41) => RGB1_35_n_112,
      PCOUT(40) => RGB1_35_n_113,
      PCOUT(39) => RGB1_35_n_114,
      PCOUT(38) => RGB1_35_n_115,
      PCOUT(37) => RGB1_35_n_116,
      PCOUT(36) => RGB1_35_n_117,
      PCOUT(35) => RGB1_35_n_118,
      PCOUT(34) => RGB1_35_n_119,
      PCOUT(33) => RGB1_35_n_120,
      PCOUT(32) => RGB1_35_n_121,
      PCOUT(31) => RGB1_35_n_122,
      PCOUT(30) => RGB1_35_n_123,
      PCOUT(29) => RGB1_35_n_124,
      PCOUT(28) => RGB1_35_n_125,
      PCOUT(27) => RGB1_35_n_126,
      PCOUT(26) => RGB1_35_n_127,
      PCOUT(25) => RGB1_35_n_128,
      PCOUT(24) => RGB1_35_n_129,
      PCOUT(23) => RGB1_35_n_130,
      PCOUT(22) => RGB1_35_n_131,
      PCOUT(21) => RGB1_35_n_132,
      PCOUT(20) => RGB1_35_n_133,
      PCOUT(19) => RGB1_35_n_134,
      PCOUT(18) => RGB1_35_n_135,
      PCOUT(17) => RGB1_35_n_136,
      PCOUT(16) => RGB1_35_n_137,
      PCOUT(15) => RGB1_35_n_138,
      PCOUT(14) => RGB1_35_n_139,
      PCOUT(13) => RGB1_35_n_140,
      PCOUT(12) => RGB1_35_n_141,
      PCOUT(11) => RGB1_35_n_142,
      PCOUT(10) => RGB1_35_n_143,
      PCOUT(9) => RGB1_35_n_144,
      PCOUT(8) => RGB1_35_n_145,
      PCOUT(7) => RGB1_35_n_146,
      PCOUT(6) => RGB1_35_n_147,
      PCOUT(5) => RGB1_35_n_148,
      PCOUT(4) => RGB1_35_n_149,
      PCOUT(3) => RGB1_35_n_150,
      PCOUT(2) => RGB1_35_n_151,
      PCOUT(1) => RGB1_35_n_152,
      PCOUT(0) => RGB1_35_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_RGB1_35_UNDERFLOW_UNCONNECTED
    );
\RGB1_35__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \RGB1_35__0_0\(17),
      A(28) => \RGB1_35__0_0\(17),
      A(27) => \RGB1_35__0_0\(17),
      A(26) => \RGB1_35__0_0\(17),
      A(25) => \RGB1_35__0_0\(17),
      A(24) => \RGB1_35__0_0\(17),
      A(23) => \RGB1_35__0_0\(17),
      A(22) => \RGB1_35__0_0\(17),
      A(21) => \RGB1_35__0_0\(17),
      A(20) => \RGB1_35__0_0\(17),
      A(19) => \RGB1_35__0_0\(17),
      A(18) => \RGB1_35__0_0\(17),
      A(17 downto 0) => \RGB1_35__0_0\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB1_35__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111111111011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB1_35__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB1_35__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB1_35__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB1_35__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_RGB1_35__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 34) => \NLW_RGB1_35__0_P_UNCONNECTED\(47 downto 34),
      P(33) => \RGB1_35__0_n_72\,
      P(32) => \RGB1_35__0_n_73\,
      P(31) => \RGB1_35__0_n_74\,
      P(30) => \RGB1_35__0_n_75\,
      P(29) => \RGB1_35__0_n_76\,
      P(28) => \RGB1_35__0_n_77\,
      P(27) => \RGB1_35__0_n_78\,
      P(26) => \RGB1_35__0_n_79\,
      P(25) => \RGB1_35__0_n_80\,
      P(24) => \RGB1_35__0_n_81\,
      P(23) => \RGB1_35__0_n_82\,
      P(22) => \RGB1_35__0_n_83\,
      P(21) => \RGB1_35__0_n_84\,
      P(20) => \RGB1_35__0_n_85\,
      P(19) => \RGB1_35__0_n_86\,
      P(18) => \RGB1_35__0_n_87\,
      P(17) => \RGB1_35__0_n_88\,
      P(16) => \RGB1_35__0_n_89\,
      P(15) => \RGB1_35__0_n_90\,
      P(14) => \RGB1_35__0_n_91\,
      P(13) => \RGB1_35__0_n_92\,
      P(12) => \RGB1_35__0_n_93\,
      P(11) => \RGB1_35__0_n_94\,
      P(10) => \RGB1_35__0_n_95\,
      P(9) => \RGB1_35__0_n_96\,
      P(8) => \RGB1_35__0_n_97\,
      P(7) => \RGB1_35__0_n_98\,
      P(6) => \RGB1_35__0_n_99\,
      P(5) => \RGB1_35__0_n_100\,
      P(4) => \RGB1_35__0_n_101\,
      P(3) => \RGB1_35__0_n_102\,
      P(2) => \RGB1_35__0_n_103\,
      P(1) => \RGB1_35__0_n_104\,
      P(0) => \RGB1_35__0_n_105\,
      PATTERNBDETECT => \NLW_RGB1_35__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_RGB1_35__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \RGB1_35__0_n_106\,
      PCOUT(46) => \RGB1_35__0_n_107\,
      PCOUT(45) => \RGB1_35__0_n_108\,
      PCOUT(44) => \RGB1_35__0_n_109\,
      PCOUT(43) => \RGB1_35__0_n_110\,
      PCOUT(42) => \RGB1_35__0_n_111\,
      PCOUT(41) => \RGB1_35__0_n_112\,
      PCOUT(40) => \RGB1_35__0_n_113\,
      PCOUT(39) => \RGB1_35__0_n_114\,
      PCOUT(38) => \RGB1_35__0_n_115\,
      PCOUT(37) => \RGB1_35__0_n_116\,
      PCOUT(36) => \RGB1_35__0_n_117\,
      PCOUT(35) => \RGB1_35__0_n_118\,
      PCOUT(34) => \RGB1_35__0_n_119\,
      PCOUT(33) => \RGB1_35__0_n_120\,
      PCOUT(32) => \RGB1_35__0_n_121\,
      PCOUT(31) => \RGB1_35__0_n_122\,
      PCOUT(30) => \RGB1_35__0_n_123\,
      PCOUT(29) => \RGB1_35__0_n_124\,
      PCOUT(28) => \RGB1_35__0_n_125\,
      PCOUT(27) => \RGB1_35__0_n_126\,
      PCOUT(26) => \RGB1_35__0_n_127\,
      PCOUT(25) => \RGB1_35__0_n_128\,
      PCOUT(24) => \RGB1_35__0_n_129\,
      PCOUT(23) => \RGB1_35__0_n_130\,
      PCOUT(22) => \RGB1_35__0_n_131\,
      PCOUT(21) => \RGB1_35__0_n_132\,
      PCOUT(20) => \RGB1_35__0_n_133\,
      PCOUT(19) => \RGB1_35__0_n_134\,
      PCOUT(18) => \RGB1_35__0_n_135\,
      PCOUT(17) => \RGB1_35__0_n_136\,
      PCOUT(16) => \RGB1_35__0_n_137\,
      PCOUT(15) => \RGB1_35__0_n_138\,
      PCOUT(14) => \RGB1_35__0_n_139\,
      PCOUT(13) => \RGB1_35__0_n_140\,
      PCOUT(12) => \RGB1_35__0_n_141\,
      PCOUT(11) => \RGB1_35__0_n_142\,
      PCOUT(10) => \RGB1_35__0_n_143\,
      PCOUT(9) => \RGB1_35__0_n_144\,
      PCOUT(8) => \RGB1_35__0_n_145\,
      PCOUT(7) => \RGB1_35__0_n_146\,
      PCOUT(6) => \RGB1_35__0_n_147\,
      PCOUT(5) => \RGB1_35__0_n_148\,
      PCOUT(4) => \RGB1_35__0_n_149\,
      PCOUT(3) => \RGB1_35__0_n_150\,
      PCOUT(2) => \RGB1_35__0_n_151\,
      PCOUT(1) => \RGB1_35__0_n_152\,
      PCOUT(0) => \RGB1_35__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB1_35__0_UNDERFLOW_UNCONNECTED\
    );
\RGB1_35__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \RGB1_35__1_0\(17),
      A(28) => \RGB1_35__1_0\(17),
      A(27) => \RGB1_35__1_0\(17),
      A(26) => \RGB1_35__1_0\(17),
      A(25) => \RGB1_35__1_0\(17),
      A(24) => \RGB1_35__1_0\(17),
      A(23) => \RGB1_35__1_0\(17),
      A(22) => \RGB1_35__1_0\(17),
      A(21) => \RGB1_35__1_0\(17),
      A(20) => \RGB1_35__1_0\(17),
      A(19) => \RGB1_35__1_0\(17),
      A(18) => \RGB1_35__1_0\(17),
      A(17 downto 0) => \RGB1_35__1_0\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB1_35__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111111111011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB1_35__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB1_35__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB1_35__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB1_35__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_RGB1_35__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 34) => \NLW_RGB1_35__1_P_UNCONNECTED\(47 downto 34),
      P(33) => \RGB1_35__1_n_72\,
      P(32) => \RGB1_35__1_n_73\,
      P(31) => \RGB1_35__1_n_74\,
      P(30) => \RGB1_35__1_n_75\,
      P(29) => \RGB1_35__1_n_76\,
      P(28) => \RGB1_35__1_n_77\,
      P(27) => \RGB1_35__1_n_78\,
      P(26) => \RGB1_35__1_n_79\,
      P(25) => \RGB1_35__1_n_80\,
      P(24) => \RGB1_35__1_n_81\,
      P(23) => \RGB1_35__1_n_82\,
      P(22) => \RGB1_35__1_n_83\,
      P(21) => \RGB1_35__1_n_84\,
      P(20) => \RGB1_35__1_n_85\,
      P(19) => \RGB1_35__1_n_86\,
      P(18) => \RGB1_35__1_n_87\,
      P(17) => \RGB1_35__1_n_88\,
      P(16) => \RGB1_35__1_n_89\,
      P(15) => \RGB1_35__1_n_90\,
      P(14) => \RGB1_35__1_n_91\,
      P(13) => \RGB1_35__1_n_92\,
      P(12) => \RGB1_35__1_n_93\,
      P(11) => \RGB1_35__1_n_94\,
      P(10) => \RGB1_35__1_n_95\,
      P(9) => \RGB1_35__1_n_96\,
      P(8) => \RGB1_35__1_n_97\,
      P(7) => \RGB1_35__1_n_98\,
      P(6) => \RGB1_35__1_n_99\,
      P(5) => \RGB1_35__1_n_100\,
      P(4) => \RGB1_35__1_n_101\,
      P(3) => \RGB1_35__1_n_102\,
      P(2) => \RGB1_35__1_n_103\,
      P(1) => \RGB1_35__1_n_104\,
      P(0) => \RGB1_35__1_n_105\,
      PATTERNBDETECT => \NLW_RGB1_35__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_RGB1_35__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \RGB1_35__1_n_106\,
      PCOUT(46) => \RGB1_35__1_n_107\,
      PCOUT(45) => \RGB1_35__1_n_108\,
      PCOUT(44) => \RGB1_35__1_n_109\,
      PCOUT(43) => \RGB1_35__1_n_110\,
      PCOUT(42) => \RGB1_35__1_n_111\,
      PCOUT(41) => \RGB1_35__1_n_112\,
      PCOUT(40) => \RGB1_35__1_n_113\,
      PCOUT(39) => \RGB1_35__1_n_114\,
      PCOUT(38) => \RGB1_35__1_n_115\,
      PCOUT(37) => \RGB1_35__1_n_116\,
      PCOUT(36) => \RGB1_35__1_n_117\,
      PCOUT(35) => \RGB1_35__1_n_118\,
      PCOUT(34) => \RGB1_35__1_n_119\,
      PCOUT(33) => \RGB1_35__1_n_120\,
      PCOUT(32) => \RGB1_35__1_n_121\,
      PCOUT(31) => \RGB1_35__1_n_122\,
      PCOUT(30) => \RGB1_35__1_n_123\,
      PCOUT(29) => \RGB1_35__1_n_124\,
      PCOUT(28) => \RGB1_35__1_n_125\,
      PCOUT(27) => \RGB1_35__1_n_126\,
      PCOUT(26) => \RGB1_35__1_n_127\,
      PCOUT(25) => \RGB1_35__1_n_128\,
      PCOUT(24) => \RGB1_35__1_n_129\,
      PCOUT(23) => \RGB1_35__1_n_130\,
      PCOUT(22) => \RGB1_35__1_n_131\,
      PCOUT(21) => \RGB1_35__1_n_132\,
      PCOUT(20) => \RGB1_35__1_n_133\,
      PCOUT(19) => \RGB1_35__1_n_134\,
      PCOUT(18) => \RGB1_35__1_n_135\,
      PCOUT(17) => \RGB1_35__1_n_136\,
      PCOUT(16) => \RGB1_35__1_n_137\,
      PCOUT(15) => \RGB1_35__1_n_138\,
      PCOUT(14) => \RGB1_35__1_n_139\,
      PCOUT(13) => \RGB1_35__1_n_140\,
      PCOUT(12) => \RGB1_35__1_n_141\,
      PCOUT(11) => \RGB1_35__1_n_142\,
      PCOUT(10) => \RGB1_35__1_n_143\,
      PCOUT(9) => \RGB1_35__1_n_144\,
      PCOUT(8) => \RGB1_35__1_n_145\,
      PCOUT(7) => \RGB1_35__1_n_146\,
      PCOUT(6) => \RGB1_35__1_n_147\,
      PCOUT(5) => \RGB1_35__1_n_148\,
      PCOUT(4) => \RGB1_35__1_n_149\,
      PCOUT(3) => \RGB1_35__1_n_150\,
      PCOUT(2) => \RGB1_35__1_n_151\,
      PCOUT(1) => \RGB1_35__1_n_152\,
      PCOUT(0) => \RGB1_35__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB1_35__1_UNDERFLOW_UNCONNECTED\
    );
RGB2_34: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFEFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFEFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 8) => RGB3_34_0(7 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_RGB2_34_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_RGB2_34_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_RGB2_34_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_RGB2_34_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_RGB2_34_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_RGB2_34_OVERFLOW_UNCONNECTED,
      P(47 downto 37) => NLW_RGB2_34_P_UNCONNECTED(47 downto 37),
      P(36) => p_1_in34_in,
      P(35) => RGB2_34_n_70,
      P(34) => RGB2_34_n_71,
      P(33) => RGB2_34_n_72,
      P(32) => RGB2_34_n_73,
      P(31) => RGB2_34_n_74,
      P(30) => RGB2_34_n_75,
      P(29) => RGB2_34_n_76,
      P(28) => RGB2_34_n_77,
      P(27) => RGB2_34_n_78,
      P(26) => RGB2_34_n_79,
      P(25) => RGB2_34_n_80,
      P(24) => RGB2_34_n_81,
      P(23) => RGB2_34_n_82,
      P(22) => RGB2_34_n_83,
      P(21) => RGB2_34_n_84,
      P(20) => RGB2_34_n_85,
      P(19) => RGB2_34_n_86,
      P(18) => RGB2_34_n_87,
      P(17) => RGB2_34_n_88,
      P(16) => RGB2_34_n_89,
      P(15) => RGB2_34_n_90,
      P(14) => RGB2_34_n_91,
      P(13) => RGB2_34_n_92,
      P(12) => RGB2_34_n_93,
      P(11) => RGB2_34_n_94,
      P(10) => RGB2_34_n_95,
      P(9) => RGB2_34_n_96,
      P(8) => RGB2_34_n_97,
      P(7) => RGB2_34_n_98,
      P(6) => RGB2_34_n_99,
      P(5) => RGB2_34_n_100,
      P(4) => RGB2_34_n_101,
      P(3) => RGB2_34_n_102,
      P(2) => RGB2_34_n_103,
      P(1) => RGB2_34_n_104,
      P(0) => RGB2_34_n_105,
      PATTERNBDETECT => NLW_RGB2_34_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => RGB2_3337_in,
      PCIN(47) => RGB2_35_n_106,
      PCIN(46) => RGB2_35_n_107,
      PCIN(45) => RGB2_35_n_108,
      PCIN(44) => RGB2_35_n_109,
      PCIN(43) => RGB2_35_n_110,
      PCIN(42) => RGB2_35_n_111,
      PCIN(41) => RGB2_35_n_112,
      PCIN(40) => RGB2_35_n_113,
      PCIN(39) => RGB2_35_n_114,
      PCIN(38) => RGB2_35_n_115,
      PCIN(37) => RGB2_35_n_116,
      PCIN(36) => RGB2_35_n_117,
      PCIN(35) => RGB2_35_n_118,
      PCIN(34) => RGB2_35_n_119,
      PCIN(33) => RGB2_35_n_120,
      PCIN(32) => RGB2_35_n_121,
      PCIN(31) => RGB2_35_n_122,
      PCIN(30) => RGB2_35_n_123,
      PCIN(29) => RGB2_35_n_124,
      PCIN(28) => RGB2_35_n_125,
      PCIN(27) => RGB2_35_n_126,
      PCIN(26) => RGB2_35_n_127,
      PCIN(25) => RGB2_35_n_128,
      PCIN(24) => RGB2_35_n_129,
      PCIN(23) => RGB2_35_n_130,
      PCIN(22) => RGB2_35_n_131,
      PCIN(21) => RGB2_35_n_132,
      PCIN(20) => RGB2_35_n_133,
      PCIN(19) => RGB2_35_n_134,
      PCIN(18) => RGB2_35_n_135,
      PCIN(17) => RGB2_35_n_136,
      PCIN(16) => RGB2_35_n_137,
      PCIN(15) => RGB2_35_n_138,
      PCIN(14) => RGB2_35_n_139,
      PCIN(13) => RGB2_35_n_140,
      PCIN(12) => RGB2_35_n_141,
      PCIN(11) => RGB2_35_n_142,
      PCIN(10) => RGB2_35_n_143,
      PCIN(9) => RGB2_35_n_144,
      PCIN(8) => RGB2_35_n_145,
      PCIN(7) => RGB2_35_n_146,
      PCIN(6) => RGB2_35_n_147,
      PCIN(5) => RGB2_35_n_148,
      PCIN(4) => RGB2_35_n_149,
      PCIN(3) => RGB2_35_n_150,
      PCIN(2) => RGB2_35_n_151,
      PCIN(1) => RGB2_35_n_152,
      PCIN(0) => RGB2_35_n_153,
      PCOUT(47 downto 0) => NLW_RGB2_34_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_RGB2_34_UNDERFLOW_UNCONNECTED
    );
\RGB2_34__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFEFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFEFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 8) => \RGB3_34__0_0\(7 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB2_34__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB2_34__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB2_34__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB2_34__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB2_34__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_RGB2_34__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 37) => \NLW_RGB2_34__0_P_UNCONNECTED\(47 downto 37),
      P(36) => p_1_in26_in,
      P(35) => \RGB2_34__0_n_70\,
      P(34) => \RGB2_34__0_n_71\,
      P(33) => \RGB2_34__0_n_72\,
      P(32) => \RGB2_34__0_n_73\,
      P(31) => \RGB2_34__0_n_74\,
      P(30) => \RGB2_34__0_n_75\,
      P(29) => \RGB2_34__0_n_76\,
      P(28) => \RGB2_34__0_n_77\,
      P(27) => \RGB2_34__0_n_78\,
      P(26) => \RGB2_34__0_n_79\,
      P(25) => \RGB2_34__0_n_80\,
      P(24) => \RGB2_34__0_n_81\,
      P(23) => \RGB2_34__0_n_82\,
      P(22) => \RGB2_34__0_n_83\,
      P(21) => \RGB2_34__0_n_84\,
      P(20) => \RGB2_34__0_n_85\,
      P(19) => \RGB2_34__0_n_86\,
      P(18) => \RGB2_34__0_n_87\,
      P(17) => \RGB2_34__0_n_88\,
      P(16) => \RGB2_34__0_n_89\,
      P(15) => \RGB2_34__0_n_90\,
      P(14) => \RGB2_34__0_n_91\,
      P(13) => \RGB2_34__0_n_92\,
      P(12) => \RGB2_34__0_n_93\,
      P(11) => \RGB2_34__0_n_94\,
      P(10) => \RGB2_34__0_n_95\,
      P(9) => \RGB2_34__0_n_96\,
      P(8) => \RGB2_34__0_n_97\,
      P(7) => \RGB2_34__0_n_98\,
      P(6) => \RGB2_34__0_n_99\,
      P(5) => \RGB2_34__0_n_100\,
      P(4) => \RGB2_34__0_n_101\,
      P(3) => \RGB2_34__0_n_102\,
      P(2) => \RGB2_34__0_n_103\,
      P(1) => \RGB2_34__0_n_104\,
      P(0) => \RGB2_34__0_n_105\,
      PATTERNBDETECT => \NLW_RGB2_34__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => RGB2_3329_in,
      PCIN(47) => \RGB2_35__0_n_106\,
      PCIN(46) => \RGB2_35__0_n_107\,
      PCIN(45) => \RGB2_35__0_n_108\,
      PCIN(44) => \RGB2_35__0_n_109\,
      PCIN(43) => \RGB2_35__0_n_110\,
      PCIN(42) => \RGB2_35__0_n_111\,
      PCIN(41) => \RGB2_35__0_n_112\,
      PCIN(40) => \RGB2_35__0_n_113\,
      PCIN(39) => \RGB2_35__0_n_114\,
      PCIN(38) => \RGB2_35__0_n_115\,
      PCIN(37) => \RGB2_35__0_n_116\,
      PCIN(36) => \RGB2_35__0_n_117\,
      PCIN(35) => \RGB2_35__0_n_118\,
      PCIN(34) => \RGB2_35__0_n_119\,
      PCIN(33) => \RGB2_35__0_n_120\,
      PCIN(32) => \RGB2_35__0_n_121\,
      PCIN(31) => \RGB2_35__0_n_122\,
      PCIN(30) => \RGB2_35__0_n_123\,
      PCIN(29) => \RGB2_35__0_n_124\,
      PCIN(28) => \RGB2_35__0_n_125\,
      PCIN(27) => \RGB2_35__0_n_126\,
      PCIN(26) => \RGB2_35__0_n_127\,
      PCIN(25) => \RGB2_35__0_n_128\,
      PCIN(24) => \RGB2_35__0_n_129\,
      PCIN(23) => \RGB2_35__0_n_130\,
      PCIN(22) => \RGB2_35__0_n_131\,
      PCIN(21) => \RGB2_35__0_n_132\,
      PCIN(20) => \RGB2_35__0_n_133\,
      PCIN(19) => \RGB2_35__0_n_134\,
      PCIN(18) => \RGB2_35__0_n_135\,
      PCIN(17) => \RGB2_35__0_n_136\,
      PCIN(16) => \RGB2_35__0_n_137\,
      PCIN(15) => \RGB2_35__0_n_138\,
      PCIN(14) => \RGB2_35__0_n_139\,
      PCIN(13) => \RGB2_35__0_n_140\,
      PCIN(12) => \RGB2_35__0_n_141\,
      PCIN(11) => \RGB2_35__0_n_142\,
      PCIN(10) => \RGB2_35__0_n_143\,
      PCIN(9) => \RGB2_35__0_n_144\,
      PCIN(8) => \RGB2_35__0_n_145\,
      PCIN(7) => \RGB2_35__0_n_146\,
      PCIN(6) => \RGB2_35__0_n_147\,
      PCIN(5) => \RGB2_35__0_n_148\,
      PCIN(4) => \RGB2_35__0_n_149\,
      PCIN(3) => \RGB2_35__0_n_150\,
      PCIN(2) => \RGB2_35__0_n_151\,
      PCIN(1) => \RGB2_35__0_n_152\,
      PCIN(0) => \RGB2_35__0_n_153\,
      PCOUT(47 downto 0) => \NLW_RGB2_34__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB2_34__0_UNDERFLOW_UNCONNECTED\
    );
\RGB2_34__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFEFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFEFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 8) => \RGB3_34__1_0\(7 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB2_34__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB2_34__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB2_34__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB2_34__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB2_34__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_RGB2_34__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 37) => \NLW_RGB2_34__1_P_UNCONNECTED\(47 downto 37),
      P(36) => p_1_in20_in,
      P(35) => \RGB2_34__1_n_70\,
      P(34) => \RGB2_34__1_n_71\,
      P(33) => \RGB2_34__1_n_72\,
      P(32) => \RGB2_34__1_n_73\,
      P(31) => \RGB2_34__1_n_74\,
      P(30) => \RGB2_34__1_n_75\,
      P(29) => \RGB2_34__1_n_76\,
      P(28) => \RGB2_34__1_n_77\,
      P(27) => \RGB2_34__1_n_78\,
      P(26) => \RGB2_34__1_n_79\,
      P(25) => \RGB2_34__1_n_80\,
      P(24) => \RGB2_34__1_n_81\,
      P(23) => \RGB2_34__1_n_82\,
      P(22) => \RGB2_34__1_n_83\,
      P(21) => \RGB2_34__1_n_84\,
      P(20) => \RGB2_34__1_n_85\,
      P(19) => \RGB2_34__1_n_86\,
      P(18) => \RGB2_34__1_n_87\,
      P(17) => \RGB2_34__1_n_88\,
      P(16) => \RGB2_34__1_n_89\,
      P(15) => \RGB2_34__1_n_90\,
      P(14) => \RGB2_34__1_n_91\,
      P(13) => \RGB2_34__1_n_92\,
      P(12) => \RGB2_34__1_n_93\,
      P(11) => \RGB2_34__1_n_94\,
      P(10) => \RGB2_34__1_n_95\,
      P(9) => \RGB2_34__1_n_96\,
      P(8) => \RGB2_34__1_n_97\,
      P(7) => \RGB2_34__1_n_98\,
      P(6) => \RGB2_34__1_n_99\,
      P(5) => \RGB2_34__1_n_100\,
      P(4) => \RGB2_34__1_n_101\,
      P(3) => \RGB2_34__1_n_102\,
      P(2) => \RGB2_34__1_n_103\,
      P(1) => \RGB2_34__1_n_104\,
      P(0) => \RGB2_34__1_n_105\,
      PATTERNBDETECT => \NLW_RGB2_34__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => RGB2_3321_in,
      PCIN(47) => \RGB2_35__1_n_106\,
      PCIN(46) => \RGB2_35__1_n_107\,
      PCIN(45) => \RGB2_35__1_n_108\,
      PCIN(44) => \RGB2_35__1_n_109\,
      PCIN(43) => \RGB2_35__1_n_110\,
      PCIN(42) => \RGB2_35__1_n_111\,
      PCIN(41) => \RGB2_35__1_n_112\,
      PCIN(40) => \RGB2_35__1_n_113\,
      PCIN(39) => \RGB2_35__1_n_114\,
      PCIN(38) => \RGB2_35__1_n_115\,
      PCIN(37) => \RGB2_35__1_n_116\,
      PCIN(36) => \RGB2_35__1_n_117\,
      PCIN(35) => \RGB2_35__1_n_118\,
      PCIN(34) => \RGB2_35__1_n_119\,
      PCIN(33) => \RGB2_35__1_n_120\,
      PCIN(32) => \RGB2_35__1_n_121\,
      PCIN(31) => \RGB2_35__1_n_122\,
      PCIN(30) => \RGB2_35__1_n_123\,
      PCIN(29) => \RGB2_35__1_n_124\,
      PCIN(28) => \RGB2_35__1_n_125\,
      PCIN(27) => \RGB2_35__1_n_126\,
      PCIN(26) => \RGB2_35__1_n_127\,
      PCIN(25) => \RGB2_35__1_n_128\,
      PCIN(24) => \RGB2_35__1_n_129\,
      PCIN(23) => \RGB2_35__1_n_130\,
      PCIN(22) => \RGB2_35__1_n_131\,
      PCIN(21) => \RGB2_35__1_n_132\,
      PCIN(20) => \RGB2_35__1_n_133\,
      PCIN(19) => \RGB2_35__1_n_134\,
      PCIN(18) => \RGB2_35__1_n_135\,
      PCIN(17) => \RGB2_35__1_n_136\,
      PCIN(16) => \RGB2_35__1_n_137\,
      PCIN(15) => \RGB2_35__1_n_138\,
      PCIN(14) => \RGB2_35__1_n_139\,
      PCIN(13) => \RGB2_35__1_n_140\,
      PCIN(12) => \RGB2_35__1_n_141\,
      PCIN(11) => \RGB2_35__1_n_142\,
      PCIN(10) => \RGB2_35__1_n_143\,
      PCIN(9) => \RGB2_35__1_n_144\,
      PCIN(8) => \RGB2_35__1_n_145\,
      PCIN(7) => \RGB2_35__1_n_146\,
      PCIN(6) => \RGB2_35__1_n_147\,
      PCIN(5) => \RGB2_35__1_n_148\,
      PCIN(4) => \RGB2_35__1_n_149\,
      PCIN(3) => \RGB2_35__1_n_150\,
      PCIN(2) => \RGB2_35__1_n_151\,
      PCIN(1) => \RGB2_35__1_n_152\,
      PCIN(0) => \RGB2_35__1_n_153\,
      PCOUT(47 downto 0) => \NLW_RGB2_34__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB2_34__1_UNDERFLOW_UNCONNECTED\
    );
RGB2_35: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => RGB2_35_0(17),
      A(28) => RGB2_35_0(17),
      A(27) => RGB2_35_0(17),
      A(26) => RGB2_35_0(17),
      A(25) => RGB2_35_0(17),
      A(24) => RGB2_35_0(17),
      A(23) => RGB2_35_0(17),
      A(22) => RGB2_35_0(17),
      A(21) => RGB2_35_0(17),
      A(20) => RGB2_35_0(17),
      A(19) => RGB2_35_0(17),
      A(18) => RGB2_35_0(17),
      A(17 downto 0) => RGB2_35_0(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_RGB2_35_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111111111011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_RGB2_35_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_RGB2_35_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_RGB2_35_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_RGB2_35_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_RGB2_35_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_RGB2_35_P_UNCONNECTED(47 downto 34),
      P(33) => RGB2_35_n_72,
      P(32) => RGB2_35_n_73,
      P(31) => RGB2_35_n_74,
      P(30) => RGB2_35_n_75,
      P(29) => RGB2_35_n_76,
      P(28) => RGB2_35_n_77,
      P(27) => RGB2_35_n_78,
      P(26) => RGB2_35_n_79,
      P(25) => RGB2_35_n_80,
      P(24) => RGB2_35_n_81,
      P(23) => RGB2_35_n_82,
      P(22) => RGB2_35_n_83,
      P(21) => RGB2_35_n_84,
      P(20) => RGB2_35_n_85,
      P(19) => RGB2_35_n_86,
      P(18) => RGB2_35_n_87,
      P(17) => RGB2_35_n_88,
      P(16) => RGB2_35_n_89,
      P(15) => RGB2_35_n_90,
      P(14) => RGB2_35_n_91,
      P(13) => RGB2_35_n_92,
      P(12) => RGB2_35_n_93,
      P(11) => RGB2_35_n_94,
      P(10) => RGB2_35_n_95,
      P(9) => RGB2_35_n_96,
      P(8) => RGB2_35_n_97,
      P(7) => RGB2_35_n_98,
      P(6) => RGB2_35_n_99,
      P(5) => RGB2_35_n_100,
      P(4) => RGB2_35_n_101,
      P(3) => RGB2_35_n_102,
      P(2) => RGB2_35_n_103,
      P(1) => RGB2_35_n_104,
      P(0) => RGB2_35_n_105,
      PATTERNBDETECT => NLW_RGB2_35_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_RGB2_35_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => RGB2_35_n_106,
      PCOUT(46) => RGB2_35_n_107,
      PCOUT(45) => RGB2_35_n_108,
      PCOUT(44) => RGB2_35_n_109,
      PCOUT(43) => RGB2_35_n_110,
      PCOUT(42) => RGB2_35_n_111,
      PCOUT(41) => RGB2_35_n_112,
      PCOUT(40) => RGB2_35_n_113,
      PCOUT(39) => RGB2_35_n_114,
      PCOUT(38) => RGB2_35_n_115,
      PCOUT(37) => RGB2_35_n_116,
      PCOUT(36) => RGB2_35_n_117,
      PCOUT(35) => RGB2_35_n_118,
      PCOUT(34) => RGB2_35_n_119,
      PCOUT(33) => RGB2_35_n_120,
      PCOUT(32) => RGB2_35_n_121,
      PCOUT(31) => RGB2_35_n_122,
      PCOUT(30) => RGB2_35_n_123,
      PCOUT(29) => RGB2_35_n_124,
      PCOUT(28) => RGB2_35_n_125,
      PCOUT(27) => RGB2_35_n_126,
      PCOUT(26) => RGB2_35_n_127,
      PCOUT(25) => RGB2_35_n_128,
      PCOUT(24) => RGB2_35_n_129,
      PCOUT(23) => RGB2_35_n_130,
      PCOUT(22) => RGB2_35_n_131,
      PCOUT(21) => RGB2_35_n_132,
      PCOUT(20) => RGB2_35_n_133,
      PCOUT(19) => RGB2_35_n_134,
      PCOUT(18) => RGB2_35_n_135,
      PCOUT(17) => RGB2_35_n_136,
      PCOUT(16) => RGB2_35_n_137,
      PCOUT(15) => RGB2_35_n_138,
      PCOUT(14) => RGB2_35_n_139,
      PCOUT(13) => RGB2_35_n_140,
      PCOUT(12) => RGB2_35_n_141,
      PCOUT(11) => RGB2_35_n_142,
      PCOUT(10) => RGB2_35_n_143,
      PCOUT(9) => RGB2_35_n_144,
      PCOUT(8) => RGB2_35_n_145,
      PCOUT(7) => RGB2_35_n_146,
      PCOUT(6) => RGB2_35_n_147,
      PCOUT(5) => RGB2_35_n_148,
      PCOUT(4) => RGB2_35_n_149,
      PCOUT(3) => RGB2_35_n_150,
      PCOUT(2) => RGB2_35_n_151,
      PCOUT(1) => RGB2_35_n_152,
      PCOUT(0) => RGB2_35_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_RGB2_35_UNDERFLOW_UNCONNECTED
    );
\RGB2_35__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \RGB2_35__0_0\(17),
      A(28) => \RGB2_35__0_0\(17),
      A(27) => \RGB2_35__0_0\(17),
      A(26) => \RGB2_35__0_0\(17),
      A(25) => \RGB2_35__0_0\(17),
      A(24) => \RGB2_35__0_0\(17),
      A(23) => \RGB2_35__0_0\(17),
      A(22) => \RGB2_35__0_0\(17),
      A(21) => \RGB2_35__0_0\(17),
      A(20) => \RGB2_35__0_0\(17),
      A(19) => \RGB2_35__0_0\(17),
      A(18) => \RGB2_35__0_0\(17),
      A(17 downto 0) => \RGB2_35__0_0\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB2_35__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111111111011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB2_35__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB2_35__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB2_35__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB2_35__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_RGB2_35__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 34) => \NLW_RGB2_35__0_P_UNCONNECTED\(47 downto 34),
      P(33) => \RGB2_35__0_n_72\,
      P(32) => \RGB2_35__0_n_73\,
      P(31) => \RGB2_35__0_n_74\,
      P(30) => \RGB2_35__0_n_75\,
      P(29) => \RGB2_35__0_n_76\,
      P(28) => \RGB2_35__0_n_77\,
      P(27) => \RGB2_35__0_n_78\,
      P(26) => \RGB2_35__0_n_79\,
      P(25) => \RGB2_35__0_n_80\,
      P(24) => \RGB2_35__0_n_81\,
      P(23) => \RGB2_35__0_n_82\,
      P(22) => \RGB2_35__0_n_83\,
      P(21) => \RGB2_35__0_n_84\,
      P(20) => \RGB2_35__0_n_85\,
      P(19) => \RGB2_35__0_n_86\,
      P(18) => \RGB2_35__0_n_87\,
      P(17) => \RGB2_35__0_n_88\,
      P(16) => \RGB2_35__0_n_89\,
      P(15) => \RGB2_35__0_n_90\,
      P(14) => \RGB2_35__0_n_91\,
      P(13) => \RGB2_35__0_n_92\,
      P(12) => \RGB2_35__0_n_93\,
      P(11) => \RGB2_35__0_n_94\,
      P(10) => \RGB2_35__0_n_95\,
      P(9) => \RGB2_35__0_n_96\,
      P(8) => \RGB2_35__0_n_97\,
      P(7) => \RGB2_35__0_n_98\,
      P(6) => \RGB2_35__0_n_99\,
      P(5) => \RGB2_35__0_n_100\,
      P(4) => \RGB2_35__0_n_101\,
      P(3) => \RGB2_35__0_n_102\,
      P(2) => \RGB2_35__0_n_103\,
      P(1) => \RGB2_35__0_n_104\,
      P(0) => \RGB2_35__0_n_105\,
      PATTERNBDETECT => \NLW_RGB2_35__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_RGB2_35__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \RGB2_35__0_n_106\,
      PCOUT(46) => \RGB2_35__0_n_107\,
      PCOUT(45) => \RGB2_35__0_n_108\,
      PCOUT(44) => \RGB2_35__0_n_109\,
      PCOUT(43) => \RGB2_35__0_n_110\,
      PCOUT(42) => \RGB2_35__0_n_111\,
      PCOUT(41) => \RGB2_35__0_n_112\,
      PCOUT(40) => \RGB2_35__0_n_113\,
      PCOUT(39) => \RGB2_35__0_n_114\,
      PCOUT(38) => \RGB2_35__0_n_115\,
      PCOUT(37) => \RGB2_35__0_n_116\,
      PCOUT(36) => \RGB2_35__0_n_117\,
      PCOUT(35) => \RGB2_35__0_n_118\,
      PCOUT(34) => \RGB2_35__0_n_119\,
      PCOUT(33) => \RGB2_35__0_n_120\,
      PCOUT(32) => \RGB2_35__0_n_121\,
      PCOUT(31) => \RGB2_35__0_n_122\,
      PCOUT(30) => \RGB2_35__0_n_123\,
      PCOUT(29) => \RGB2_35__0_n_124\,
      PCOUT(28) => \RGB2_35__0_n_125\,
      PCOUT(27) => \RGB2_35__0_n_126\,
      PCOUT(26) => \RGB2_35__0_n_127\,
      PCOUT(25) => \RGB2_35__0_n_128\,
      PCOUT(24) => \RGB2_35__0_n_129\,
      PCOUT(23) => \RGB2_35__0_n_130\,
      PCOUT(22) => \RGB2_35__0_n_131\,
      PCOUT(21) => \RGB2_35__0_n_132\,
      PCOUT(20) => \RGB2_35__0_n_133\,
      PCOUT(19) => \RGB2_35__0_n_134\,
      PCOUT(18) => \RGB2_35__0_n_135\,
      PCOUT(17) => \RGB2_35__0_n_136\,
      PCOUT(16) => \RGB2_35__0_n_137\,
      PCOUT(15) => \RGB2_35__0_n_138\,
      PCOUT(14) => \RGB2_35__0_n_139\,
      PCOUT(13) => \RGB2_35__0_n_140\,
      PCOUT(12) => \RGB2_35__0_n_141\,
      PCOUT(11) => \RGB2_35__0_n_142\,
      PCOUT(10) => \RGB2_35__0_n_143\,
      PCOUT(9) => \RGB2_35__0_n_144\,
      PCOUT(8) => \RGB2_35__0_n_145\,
      PCOUT(7) => \RGB2_35__0_n_146\,
      PCOUT(6) => \RGB2_35__0_n_147\,
      PCOUT(5) => \RGB2_35__0_n_148\,
      PCOUT(4) => \RGB2_35__0_n_149\,
      PCOUT(3) => \RGB2_35__0_n_150\,
      PCOUT(2) => \RGB2_35__0_n_151\,
      PCOUT(1) => \RGB2_35__0_n_152\,
      PCOUT(0) => \RGB2_35__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB2_35__0_UNDERFLOW_UNCONNECTED\
    );
\RGB2_35__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \RGB2_35__1_0\(17),
      A(28) => \RGB2_35__1_0\(17),
      A(27) => \RGB2_35__1_0\(17),
      A(26) => \RGB2_35__1_0\(17),
      A(25) => \RGB2_35__1_0\(17),
      A(24) => \RGB2_35__1_0\(17),
      A(23) => \RGB2_35__1_0\(17),
      A(22) => \RGB2_35__1_0\(17),
      A(21) => \RGB2_35__1_0\(17),
      A(20) => \RGB2_35__1_0\(17),
      A(19) => \RGB2_35__1_0\(17),
      A(18) => \RGB2_35__1_0\(17),
      A(17 downto 0) => \RGB2_35__1_0\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB2_35__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111111111011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB2_35__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB2_35__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB2_35__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB2_35__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_RGB2_35__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 34) => \NLW_RGB2_35__1_P_UNCONNECTED\(47 downto 34),
      P(33) => \RGB2_35__1_n_72\,
      P(32) => \RGB2_35__1_n_73\,
      P(31) => \RGB2_35__1_n_74\,
      P(30) => \RGB2_35__1_n_75\,
      P(29) => \RGB2_35__1_n_76\,
      P(28) => \RGB2_35__1_n_77\,
      P(27) => \RGB2_35__1_n_78\,
      P(26) => \RGB2_35__1_n_79\,
      P(25) => \RGB2_35__1_n_80\,
      P(24) => \RGB2_35__1_n_81\,
      P(23) => \RGB2_35__1_n_82\,
      P(22) => \RGB2_35__1_n_83\,
      P(21) => \RGB2_35__1_n_84\,
      P(20) => \RGB2_35__1_n_85\,
      P(19) => \RGB2_35__1_n_86\,
      P(18) => \RGB2_35__1_n_87\,
      P(17) => \RGB2_35__1_n_88\,
      P(16) => \RGB2_35__1_n_89\,
      P(15) => \RGB2_35__1_n_90\,
      P(14) => \RGB2_35__1_n_91\,
      P(13) => \RGB2_35__1_n_92\,
      P(12) => \RGB2_35__1_n_93\,
      P(11) => \RGB2_35__1_n_94\,
      P(10) => \RGB2_35__1_n_95\,
      P(9) => \RGB2_35__1_n_96\,
      P(8) => \RGB2_35__1_n_97\,
      P(7) => \RGB2_35__1_n_98\,
      P(6) => \RGB2_35__1_n_99\,
      P(5) => \RGB2_35__1_n_100\,
      P(4) => \RGB2_35__1_n_101\,
      P(3) => \RGB2_35__1_n_102\,
      P(2) => \RGB2_35__1_n_103\,
      P(1) => \RGB2_35__1_n_104\,
      P(0) => \RGB2_35__1_n_105\,
      PATTERNBDETECT => \NLW_RGB2_35__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_RGB2_35__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \RGB2_35__1_n_106\,
      PCOUT(46) => \RGB2_35__1_n_107\,
      PCOUT(45) => \RGB2_35__1_n_108\,
      PCOUT(44) => \RGB2_35__1_n_109\,
      PCOUT(43) => \RGB2_35__1_n_110\,
      PCOUT(42) => \RGB2_35__1_n_111\,
      PCOUT(41) => \RGB2_35__1_n_112\,
      PCOUT(40) => \RGB2_35__1_n_113\,
      PCOUT(39) => \RGB2_35__1_n_114\,
      PCOUT(38) => \RGB2_35__1_n_115\,
      PCOUT(37) => \RGB2_35__1_n_116\,
      PCOUT(36) => \RGB2_35__1_n_117\,
      PCOUT(35) => \RGB2_35__1_n_118\,
      PCOUT(34) => \RGB2_35__1_n_119\,
      PCOUT(33) => \RGB2_35__1_n_120\,
      PCOUT(32) => \RGB2_35__1_n_121\,
      PCOUT(31) => \RGB2_35__1_n_122\,
      PCOUT(30) => \RGB2_35__1_n_123\,
      PCOUT(29) => \RGB2_35__1_n_124\,
      PCOUT(28) => \RGB2_35__1_n_125\,
      PCOUT(27) => \RGB2_35__1_n_126\,
      PCOUT(26) => \RGB2_35__1_n_127\,
      PCOUT(25) => \RGB2_35__1_n_128\,
      PCOUT(24) => \RGB2_35__1_n_129\,
      PCOUT(23) => \RGB2_35__1_n_130\,
      PCOUT(22) => \RGB2_35__1_n_131\,
      PCOUT(21) => \RGB2_35__1_n_132\,
      PCOUT(20) => \RGB2_35__1_n_133\,
      PCOUT(19) => \RGB2_35__1_n_134\,
      PCOUT(18) => \RGB2_35__1_n_135\,
      PCOUT(17) => \RGB2_35__1_n_136\,
      PCOUT(16) => \RGB2_35__1_n_137\,
      PCOUT(15) => \RGB2_35__1_n_138\,
      PCOUT(14) => \RGB2_35__1_n_139\,
      PCOUT(13) => \RGB2_35__1_n_140\,
      PCOUT(12) => \RGB2_35__1_n_141\,
      PCOUT(11) => \RGB2_35__1_n_142\,
      PCOUT(10) => \RGB2_35__1_n_143\,
      PCOUT(9) => \RGB2_35__1_n_144\,
      PCOUT(8) => \RGB2_35__1_n_145\,
      PCOUT(7) => \RGB2_35__1_n_146\,
      PCOUT(6) => \RGB2_35__1_n_147\,
      PCOUT(5) => \RGB2_35__1_n_148\,
      PCOUT(4) => \RGB2_35__1_n_149\,
      PCOUT(3) => \RGB2_35__1_n_150\,
      PCOUT(2) => \RGB2_35__1_n_151\,
      PCOUT(1) => \RGB2_35__1_n_152\,
      PCOUT(0) => \RGB2_35__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB2_35__1_UNDERFLOW_UNCONNECTED\
    );
RGB3_34: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFEFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFEFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 8) => RGB3_34_0(7 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_RGB3_34_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_RGB3_34_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_RGB3_34_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_RGB3_34_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_RGB3_34_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_RGB3_34_OVERFLOW_UNCONNECTED,
      P(47 downto 37) => NLW_RGB3_34_P_UNCONNECTED(47 downto 37),
      P(36) => p_1_in13_in,
      P(35) => RGB3_34_n_70,
      P(34) => RGB3_34_n_71,
      P(33) => RGB3_34_n_72,
      P(32) => RGB3_34_n_73,
      P(31) => RGB3_34_n_74,
      P(30) => RGB3_34_n_75,
      P(29) => RGB3_34_n_76,
      P(28) => RGB3_34_n_77,
      P(27) => RGB3_34_n_78,
      P(26) => RGB3_34_n_79,
      P(25) => RGB3_34_n_80,
      P(24) => RGB3_34_n_81,
      P(23) => RGB3_34_n_82,
      P(22) => RGB3_34_n_83,
      P(21) => RGB3_34_n_84,
      P(20) => RGB3_34_n_85,
      P(19) => RGB3_34_n_86,
      P(18) => RGB3_34_n_87,
      P(17) => RGB3_34_n_88,
      P(16) => RGB3_34_n_89,
      P(15) => RGB3_34_n_90,
      P(14) => RGB3_34_n_91,
      P(13) => RGB3_34_n_92,
      P(12) => RGB3_34_n_93,
      P(11) => RGB3_34_n_94,
      P(10) => RGB3_34_n_95,
      P(9) => RGB3_34_n_96,
      P(8) => RGB3_34_n_97,
      P(7) => RGB3_34_n_98,
      P(6) => RGB3_34_n_99,
      P(5) => RGB3_34_n_100,
      P(4) => RGB3_34_n_101,
      P(3) => RGB3_34_n_102,
      P(2) => RGB3_34_n_103,
      P(1) => RGB3_34_n_104,
      P(0) => RGB3_34_n_105,
      PATTERNBDETECT => NLW_RGB3_34_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => RGB3_3316_in,
      PCIN(47) => RGB3_35_n_106,
      PCIN(46) => RGB3_35_n_107,
      PCIN(45) => RGB3_35_n_108,
      PCIN(44) => RGB3_35_n_109,
      PCIN(43) => RGB3_35_n_110,
      PCIN(42) => RGB3_35_n_111,
      PCIN(41) => RGB3_35_n_112,
      PCIN(40) => RGB3_35_n_113,
      PCIN(39) => RGB3_35_n_114,
      PCIN(38) => RGB3_35_n_115,
      PCIN(37) => RGB3_35_n_116,
      PCIN(36) => RGB3_35_n_117,
      PCIN(35) => RGB3_35_n_118,
      PCIN(34) => RGB3_35_n_119,
      PCIN(33) => RGB3_35_n_120,
      PCIN(32) => RGB3_35_n_121,
      PCIN(31) => RGB3_35_n_122,
      PCIN(30) => RGB3_35_n_123,
      PCIN(29) => RGB3_35_n_124,
      PCIN(28) => RGB3_35_n_125,
      PCIN(27) => RGB3_35_n_126,
      PCIN(26) => RGB3_35_n_127,
      PCIN(25) => RGB3_35_n_128,
      PCIN(24) => RGB3_35_n_129,
      PCIN(23) => RGB3_35_n_130,
      PCIN(22) => RGB3_35_n_131,
      PCIN(21) => RGB3_35_n_132,
      PCIN(20) => RGB3_35_n_133,
      PCIN(19) => RGB3_35_n_134,
      PCIN(18) => RGB3_35_n_135,
      PCIN(17) => RGB3_35_n_136,
      PCIN(16) => RGB3_35_n_137,
      PCIN(15) => RGB3_35_n_138,
      PCIN(14) => RGB3_35_n_139,
      PCIN(13) => RGB3_35_n_140,
      PCIN(12) => RGB3_35_n_141,
      PCIN(11) => RGB3_35_n_142,
      PCIN(10) => RGB3_35_n_143,
      PCIN(9) => RGB3_35_n_144,
      PCIN(8) => RGB3_35_n_145,
      PCIN(7) => RGB3_35_n_146,
      PCIN(6) => RGB3_35_n_147,
      PCIN(5) => RGB3_35_n_148,
      PCIN(4) => RGB3_35_n_149,
      PCIN(3) => RGB3_35_n_150,
      PCIN(2) => RGB3_35_n_151,
      PCIN(1) => RGB3_35_n_152,
      PCIN(0) => RGB3_35_n_153,
      PCOUT(47 downto 0) => NLW_RGB3_34_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_RGB3_34_UNDERFLOW_UNCONNECTED
    );
\RGB3_34__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFEFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFEFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 8) => \RGB3_34__0_0\(7 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB3_34__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB3_34__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB3_34__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB3_34__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB3_34__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_RGB3_34__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 37) => \NLW_RGB3_34__0_P_UNCONNECTED\(47 downto 37),
      P(36) => p_1_in5_in,
      P(35) => \RGB3_34__0_n_70\,
      P(34) => \RGB3_34__0_n_71\,
      P(33) => \RGB3_34__0_n_72\,
      P(32) => \RGB3_34__0_n_73\,
      P(31) => \RGB3_34__0_n_74\,
      P(30) => \RGB3_34__0_n_75\,
      P(29) => \RGB3_34__0_n_76\,
      P(28) => \RGB3_34__0_n_77\,
      P(27) => \RGB3_34__0_n_78\,
      P(26) => \RGB3_34__0_n_79\,
      P(25) => \RGB3_34__0_n_80\,
      P(24) => \RGB3_34__0_n_81\,
      P(23) => \RGB3_34__0_n_82\,
      P(22) => \RGB3_34__0_n_83\,
      P(21) => \RGB3_34__0_n_84\,
      P(20) => \RGB3_34__0_n_85\,
      P(19) => \RGB3_34__0_n_86\,
      P(18) => \RGB3_34__0_n_87\,
      P(17) => \RGB3_34__0_n_88\,
      P(16) => \RGB3_34__0_n_89\,
      P(15) => \RGB3_34__0_n_90\,
      P(14) => \RGB3_34__0_n_91\,
      P(13) => \RGB3_34__0_n_92\,
      P(12) => \RGB3_34__0_n_93\,
      P(11) => \RGB3_34__0_n_94\,
      P(10) => \RGB3_34__0_n_95\,
      P(9) => \RGB3_34__0_n_96\,
      P(8) => \RGB3_34__0_n_97\,
      P(7) => \RGB3_34__0_n_98\,
      P(6) => \RGB3_34__0_n_99\,
      P(5) => \RGB3_34__0_n_100\,
      P(4) => \RGB3_34__0_n_101\,
      P(3) => \RGB3_34__0_n_102\,
      P(2) => \RGB3_34__0_n_103\,
      P(1) => \RGB3_34__0_n_104\,
      P(0) => \RGB3_34__0_n_105\,
      PATTERNBDETECT => \NLW_RGB3_34__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => RGB3_338_in,
      PCIN(47) => \RGB3_35__0_n_106\,
      PCIN(46) => \RGB3_35__0_n_107\,
      PCIN(45) => \RGB3_35__0_n_108\,
      PCIN(44) => \RGB3_35__0_n_109\,
      PCIN(43) => \RGB3_35__0_n_110\,
      PCIN(42) => \RGB3_35__0_n_111\,
      PCIN(41) => \RGB3_35__0_n_112\,
      PCIN(40) => \RGB3_35__0_n_113\,
      PCIN(39) => \RGB3_35__0_n_114\,
      PCIN(38) => \RGB3_35__0_n_115\,
      PCIN(37) => \RGB3_35__0_n_116\,
      PCIN(36) => \RGB3_35__0_n_117\,
      PCIN(35) => \RGB3_35__0_n_118\,
      PCIN(34) => \RGB3_35__0_n_119\,
      PCIN(33) => \RGB3_35__0_n_120\,
      PCIN(32) => \RGB3_35__0_n_121\,
      PCIN(31) => \RGB3_35__0_n_122\,
      PCIN(30) => \RGB3_35__0_n_123\,
      PCIN(29) => \RGB3_35__0_n_124\,
      PCIN(28) => \RGB3_35__0_n_125\,
      PCIN(27) => \RGB3_35__0_n_126\,
      PCIN(26) => \RGB3_35__0_n_127\,
      PCIN(25) => \RGB3_35__0_n_128\,
      PCIN(24) => \RGB3_35__0_n_129\,
      PCIN(23) => \RGB3_35__0_n_130\,
      PCIN(22) => \RGB3_35__0_n_131\,
      PCIN(21) => \RGB3_35__0_n_132\,
      PCIN(20) => \RGB3_35__0_n_133\,
      PCIN(19) => \RGB3_35__0_n_134\,
      PCIN(18) => \RGB3_35__0_n_135\,
      PCIN(17) => \RGB3_35__0_n_136\,
      PCIN(16) => \RGB3_35__0_n_137\,
      PCIN(15) => \RGB3_35__0_n_138\,
      PCIN(14) => \RGB3_35__0_n_139\,
      PCIN(13) => \RGB3_35__0_n_140\,
      PCIN(12) => \RGB3_35__0_n_141\,
      PCIN(11) => \RGB3_35__0_n_142\,
      PCIN(10) => \RGB3_35__0_n_143\,
      PCIN(9) => \RGB3_35__0_n_144\,
      PCIN(8) => \RGB3_35__0_n_145\,
      PCIN(7) => \RGB3_35__0_n_146\,
      PCIN(6) => \RGB3_35__0_n_147\,
      PCIN(5) => \RGB3_35__0_n_148\,
      PCIN(4) => \RGB3_35__0_n_149\,
      PCIN(3) => \RGB3_35__0_n_150\,
      PCIN(2) => \RGB3_35__0_n_151\,
      PCIN(1) => \RGB3_35__0_n_152\,
      PCIN(0) => \RGB3_35__0_n_153\,
      PCOUT(47 downto 0) => \NLW_RGB3_34__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB3_34__0_UNDERFLOW_UNCONNECTED\
    );
\RGB3_34__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"FFEFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFEFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 8) => \RGB3_34__1_0\(7 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB3_34__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000100001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB3_34__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB3_34__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB3_34__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB3_34__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_RGB3_34__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 37) => \NLW_RGB3_34__1_P_UNCONNECTED\(47 downto 37),
      P(36) => \RGB3_34__1_n_69\,
      P(35) => \RGB3_34__1_n_70\,
      P(34) => \RGB3_34__1_n_71\,
      P(33) => \RGB3_34__1_n_72\,
      P(32) => \RGB3_34__1_n_73\,
      P(31) => \RGB3_34__1_n_74\,
      P(30) => \RGB3_34__1_n_75\,
      P(29) => \RGB3_34__1_n_76\,
      P(28) => \RGB3_34__1_n_77\,
      P(27) => \RGB3_34__1_n_78\,
      P(26) => \RGB3_34__1_n_79\,
      P(25) => \RGB3_34__1_n_80\,
      P(24) => \RGB3_34__1_n_81\,
      P(23) => \RGB3_34__1_n_82\,
      P(22) => \RGB3_34__1_n_83\,
      P(21) => \RGB3_34__1_n_84\,
      P(20) => \RGB3_34__1_n_85\,
      P(19) => \RGB3_34__1_n_86\,
      P(18) => \RGB3_34__1_n_87\,
      P(17) => \RGB3_34__1_n_88\,
      P(16) => \RGB3_34__1_n_89\,
      P(15) => \RGB3_34__1_n_90\,
      P(14) => \RGB3_34__1_n_91\,
      P(13) => \RGB3_34__1_n_92\,
      P(12) => \RGB3_34__1_n_93\,
      P(11) => \RGB3_34__1_n_94\,
      P(10) => \RGB3_34__1_n_95\,
      P(9) => \RGB3_34__1_n_96\,
      P(8) => \RGB3_34__1_n_97\,
      P(7) => \RGB3_34__1_n_98\,
      P(6) => \RGB3_34__1_n_99\,
      P(5) => \RGB3_34__1_n_100\,
      P(4) => \RGB3_34__1_n_101\,
      P(3) => \RGB3_34__1_n_102\,
      P(2) => \RGB3_34__1_n_103\,
      P(1) => \RGB3_34__1_n_104\,
      P(0) => \RGB3_34__1_n_105\,
      PATTERNBDETECT => \NLW_RGB3_34__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => RGB3_330_in,
      PCIN(47) => \RGB3_35__1_n_106\,
      PCIN(46) => \RGB3_35__1_n_107\,
      PCIN(45) => \RGB3_35__1_n_108\,
      PCIN(44) => \RGB3_35__1_n_109\,
      PCIN(43) => \RGB3_35__1_n_110\,
      PCIN(42) => \RGB3_35__1_n_111\,
      PCIN(41) => \RGB3_35__1_n_112\,
      PCIN(40) => \RGB3_35__1_n_113\,
      PCIN(39) => \RGB3_35__1_n_114\,
      PCIN(38) => \RGB3_35__1_n_115\,
      PCIN(37) => \RGB3_35__1_n_116\,
      PCIN(36) => \RGB3_35__1_n_117\,
      PCIN(35) => \RGB3_35__1_n_118\,
      PCIN(34) => \RGB3_35__1_n_119\,
      PCIN(33) => \RGB3_35__1_n_120\,
      PCIN(32) => \RGB3_35__1_n_121\,
      PCIN(31) => \RGB3_35__1_n_122\,
      PCIN(30) => \RGB3_35__1_n_123\,
      PCIN(29) => \RGB3_35__1_n_124\,
      PCIN(28) => \RGB3_35__1_n_125\,
      PCIN(27) => \RGB3_35__1_n_126\,
      PCIN(26) => \RGB3_35__1_n_127\,
      PCIN(25) => \RGB3_35__1_n_128\,
      PCIN(24) => \RGB3_35__1_n_129\,
      PCIN(23) => \RGB3_35__1_n_130\,
      PCIN(22) => \RGB3_35__1_n_131\,
      PCIN(21) => \RGB3_35__1_n_132\,
      PCIN(20) => \RGB3_35__1_n_133\,
      PCIN(19) => \RGB3_35__1_n_134\,
      PCIN(18) => \RGB3_35__1_n_135\,
      PCIN(17) => \RGB3_35__1_n_136\,
      PCIN(16) => \RGB3_35__1_n_137\,
      PCIN(15) => \RGB3_35__1_n_138\,
      PCIN(14) => \RGB3_35__1_n_139\,
      PCIN(13) => \RGB3_35__1_n_140\,
      PCIN(12) => \RGB3_35__1_n_141\,
      PCIN(11) => \RGB3_35__1_n_142\,
      PCIN(10) => \RGB3_35__1_n_143\,
      PCIN(9) => \RGB3_35__1_n_144\,
      PCIN(8) => \RGB3_35__1_n_145\,
      PCIN(7) => \RGB3_35__1_n_146\,
      PCIN(6) => \RGB3_35__1_n_147\,
      PCIN(5) => \RGB3_35__1_n_148\,
      PCIN(4) => \RGB3_35__1_n_149\,
      PCIN(3) => \RGB3_35__1_n_150\,
      PCIN(2) => \RGB3_35__1_n_151\,
      PCIN(1) => \RGB3_35__1_n_152\,
      PCIN(0) => \RGB3_35__1_n_153\,
      PCOUT(47 downto 0) => \NLW_RGB3_34__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB3_34__1_UNDERFLOW_UNCONNECTED\
    );
RGB3_35: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => RGB3_35_0(17),
      A(28) => RGB3_35_0(17),
      A(27) => RGB3_35_0(17),
      A(26) => RGB3_35_0(17),
      A(25) => RGB3_35_0(17),
      A(24) => RGB3_35_0(17),
      A(23) => RGB3_35_0(17),
      A(22) => RGB3_35_0(17),
      A(21) => RGB3_35_0(17),
      A(20) => RGB3_35_0(17),
      A(19) => RGB3_35_0(17),
      A(18) => RGB3_35_0(17),
      A(17 downto 0) => RGB3_35_0(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_RGB3_35_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111111111011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_RGB3_35_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_RGB3_35_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_RGB3_35_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_RGB3_35_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_RGB3_35_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_RGB3_35_P_UNCONNECTED(47 downto 34),
      P(33) => RGB3_35_n_72,
      P(32) => RGB3_35_n_73,
      P(31) => RGB3_35_n_74,
      P(30) => RGB3_35_n_75,
      P(29) => RGB3_35_n_76,
      P(28) => RGB3_35_n_77,
      P(27) => RGB3_35_n_78,
      P(26) => RGB3_35_n_79,
      P(25) => RGB3_35_n_80,
      P(24) => RGB3_35_n_81,
      P(23) => RGB3_35_n_82,
      P(22) => RGB3_35_n_83,
      P(21) => RGB3_35_n_84,
      P(20) => RGB3_35_n_85,
      P(19) => RGB3_35_n_86,
      P(18) => RGB3_35_n_87,
      P(17) => RGB3_35_n_88,
      P(16) => RGB3_35_n_89,
      P(15) => RGB3_35_n_90,
      P(14) => RGB3_35_n_91,
      P(13) => RGB3_35_n_92,
      P(12) => RGB3_35_n_93,
      P(11) => RGB3_35_n_94,
      P(10) => RGB3_35_n_95,
      P(9) => RGB3_35_n_96,
      P(8) => RGB3_35_n_97,
      P(7) => RGB3_35_n_98,
      P(6) => RGB3_35_n_99,
      P(5) => RGB3_35_n_100,
      P(4) => RGB3_35_n_101,
      P(3) => RGB3_35_n_102,
      P(2) => RGB3_35_n_103,
      P(1) => RGB3_35_n_104,
      P(0) => RGB3_35_n_105,
      PATTERNBDETECT => NLW_RGB3_35_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_RGB3_35_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => RGB3_35_n_106,
      PCOUT(46) => RGB3_35_n_107,
      PCOUT(45) => RGB3_35_n_108,
      PCOUT(44) => RGB3_35_n_109,
      PCOUT(43) => RGB3_35_n_110,
      PCOUT(42) => RGB3_35_n_111,
      PCOUT(41) => RGB3_35_n_112,
      PCOUT(40) => RGB3_35_n_113,
      PCOUT(39) => RGB3_35_n_114,
      PCOUT(38) => RGB3_35_n_115,
      PCOUT(37) => RGB3_35_n_116,
      PCOUT(36) => RGB3_35_n_117,
      PCOUT(35) => RGB3_35_n_118,
      PCOUT(34) => RGB3_35_n_119,
      PCOUT(33) => RGB3_35_n_120,
      PCOUT(32) => RGB3_35_n_121,
      PCOUT(31) => RGB3_35_n_122,
      PCOUT(30) => RGB3_35_n_123,
      PCOUT(29) => RGB3_35_n_124,
      PCOUT(28) => RGB3_35_n_125,
      PCOUT(27) => RGB3_35_n_126,
      PCOUT(26) => RGB3_35_n_127,
      PCOUT(25) => RGB3_35_n_128,
      PCOUT(24) => RGB3_35_n_129,
      PCOUT(23) => RGB3_35_n_130,
      PCOUT(22) => RGB3_35_n_131,
      PCOUT(21) => RGB3_35_n_132,
      PCOUT(20) => RGB3_35_n_133,
      PCOUT(19) => RGB3_35_n_134,
      PCOUT(18) => RGB3_35_n_135,
      PCOUT(17) => RGB3_35_n_136,
      PCOUT(16) => RGB3_35_n_137,
      PCOUT(15) => RGB3_35_n_138,
      PCOUT(14) => RGB3_35_n_139,
      PCOUT(13) => RGB3_35_n_140,
      PCOUT(12) => RGB3_35_n_141,
      PCOUT(11) => RGB3_35_n_142,
      PCOUT(10) => RGB3_35_n_143,
      PCOUT(9) => RGB3_35_n_144,
      PCOUT(8) => RGB3_35_n_145,
      PCOUT(7) => RGB3_35_n_146,
      PCOUT(6) => RGB3_35_n_147,
      PCOUT(5) => RGB3_35_n_148,
      PCOUT(4) => RGB3_35_n_149,
      PCOUT(3) => RGB3_35_n_150,
      PCOUT(2) => RGB3_35_n_151,
      PCOUT(1) => RGB3_35_n_152,
      PCOUT(0) => RGB3_35_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_RGB3_35_UNDERFLOW_UNCONNECTED
    );
\RGB3_35__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \RGB3_35__0_0\(17),
      A(28) => \RGB3_35__0_0\(17),
      A(27) => \RGB3_35__0_0\(17),
      A(26) => \RGB3_35__0_0\(17),
      A(25) => \RGB3_35__0_0\(17),
      A(24) => \RGB3_35__0_0\(17),
      A(23) => \RGB3_35__0_0\(17),
      A(22) => \RGB3_35__0_0\(17),
      A(21) => \RGB3_35__0_0\(17),
      A(20) => \RGB3_35__0_0\(17),
      A(19) => \RGB3_35__0_0\(17),
      A(18) => \RGB3_35__0_0\(17),
      A(17 downto 0) => \RGB3_35__0_0\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB3_35__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111111111011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB3_35__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB3_35__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB3_35__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB3_35__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_RGB3_35__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 34) => \NLW_RGB3_35__0_P_UNCONNECTED\(47 downto 34),
      P(33) => \RGB3_35__0_n_72\,
      P(32) => \RGB3_35__0_n_73\,
      P(31) => \RGB3_35__0_n_74\,
      P(30) => \RGB3_35__0_n_75\,
      P(29) => \RGB3_35__0_n_76\,
      P(28) => \RGB3_35__0_n_77\,
      P(27) => \RGB3_35__0_n_78\,
      P(26) => \RGB3_35__0_n_79\,
      P(25) => \RGB3_35__0_n_80\,
      P(24) => \RGB3_35__0_n_81\,
      P(23) => \RGB3_35__0_n_82\,
      P(22) => \RGB3_35__0_n_83\,
      P(21) => \RGB3_35__0_n_84\,
      P(20) => \RGB3_35__0_n_85\,
      P(19) => \RGB3_35__0_n_86\,
      P(18) => \RGB3_35__0_n_87\,
      P(17) => \RGB3_35__0_n_88\,
      P(16) => \RGB3_35__0_n_89\,
      P(15) => \RGB3_35__0_n_90\,
      P(14) => \RGB3_35__0_n_91\,
      P(13) => \RGB3_35__0_n_92\,
      P(12) => \RGB3_35__0_n_93\,
      P(11) => \RGB3_35__0_n_94\,
      P(10) => \RGB3_35__0_n_95\,
      P(9) => \RGB3_35__0_n_96\,
      P(8) => \RGB3_35__0_n_97\,
      P(7) => \RGB3_35__0_n_98\,
      P(6) => \RGB3_35__0_n_99\,
      P(5) => \RGB3_35__0_n_100\,
      P(4) => \RGB3_35__0_n_101\,
      P(3) => \RGB3_35__0_n_102\,
      P(2) => \RGB3_35__0_n_103\,
      P(1) => \RGB3_35__0_n_104\,
      P(0) => \RGB3_35__0_n_105\,
      PATTERNBDETECT => \NLW_RGB3_35__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_RGB3_35__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \RGB3_35__0_n_106\,
      PCOUT(46) => \RGB3_35__0_n_107\,
      PCOUT(45) => \RGB3_35__0_n_108\,
      PCOUT(44) => \RGB3_35__0_n_109\,
      PCOUT(43) => \RGB3_35__0_n_110\,
      PCOUT(42) => \RGB3_35__0_n_111\,
      PCOUT(41) => \RGB3_35__0_n_112\,
      PCOUT(40) => \RGB3_35__0_n_113\,
      PCOUT(39) => \RGB3_35__0_n_114\,
      PCOUT(38) => \RGB3_35__0_n_115\,
      PCOUT(37) => \RGB3_35__0_n_116\,
      PCOUT(36) => \RGB3_35__0_n_117\,
      PCOUT(35) => \RGB3_35__0_n_118\,
      PCOUT(34) => \RGB3_35__0_n_119\,
      PCOUT(33) => \RGB3_35__0_n_120\,
      PCOUT(32) => \RGB3_35__0_n_121\,
      PCOUT(31) => \RGB3_35__0_n_122\,
      PCOUT(30) => \RGB3_35__0_n_123\,
      PCOUT(29) => \RGB3_35__0_n_124\,
      PCOUT(28) => \RGB3_35__0_n_125\,
      PCOUT(27) => \RGB3_35__0_n_126\,
      PCOUT(26) => \RGB3_35__0_n_127\,
      PCOUT(25) => \RGB3_35__0_n_128\,
      PCOUT(24) => \RGB3_35__0_n_129\,
      PCOUT(23) => \RGB3_35__0_n_130\,
      PCOUT(22) => \RGB3_35__0_n_131\,
      PCOUT(21) => \RGB3_35__0_n_132\,
      PCOUT(20) => \RGB3_35__0_n_133\,
      PCOUT(19) => \RGB3_35__0_n_134\,
      PCOUT(18) => \RGB3_35__0_n_135\,
      PCOUT(17) => \RGB3_35__0_n_136\,
      PCOUT(16) => \RGB3_35__0_n_137\,
      PCOUT(15) => \RGB3_35__0_n_138\,
      PCOUT(14) => \RGB3_35__0_n_139\,
      PCOUT(13) => \RGB3_35__0_n_140\,
      PCOUT(12) => \RGB3_35__0_n_141\,
      PCOUT(11) => \RGB3_35__0_n_142\,
      PCOUT(10) => \RGB3_35__0_n_143\,
      PCOUT(9) => \RGB3_35__0_n_144\,
      PCOUT(8) => \RGB3_35__0_n_145\,
      PCOUT(7) => \RGB3_35__0_n_146\,
      PCOUT(6) => \RGB3_35__0_n_147\,
      PCOUT(5) => \RGB3_35__0_n_148\,
      PCOUT(4) => \RGB3_35__0_n_149\,
      PCOUT(3) => \RGB3_35__0_n_150\,
      PCOUT(2) => \RGB3_35__0_n_151\,
      PCOUT(1) => \RGB3_35__0_n_152\,
      PCOUT(0) => \RGB3_35__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB3_35__0_UNDERFLOW_UNCONNECTED\
    );
\RGB3_35__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \RGB3_35__1_0\(17),
      A(28) => \RGB3_35__1_0\(17),
      A(27) => \RGB3_35__1_0\(17),
      A(26) => \RGB3_35__1_0\(17),
      A(25) => \RGB3_35__1_0\(17),
      A(24) => \RGB3_35__1_0\(17),
      A(23) => \RGB3_35__1_0\(17),
      A(22) => \RGB3_35__1_0\(17),
      A(21) => \RGB3_35__1_0\(17),
      A(20) => \RGB3_35__1_0\(17),
      A(19) => \RGB3_35__1_0\(17),
      A(18) => \RGB3_35__1_0\(17),
      A(17 downto 0) => \RGB3_35__1_0\(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_RGB3_35__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111111111011111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_RGB3_35__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_RGB3_35__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_RGB3_35__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_RGB3_35__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_RGB3_35__1_OVERFLOW_UNCONNECTED\,
      P(47 downto 34) => \NLW_RGB3_35__1_P_UNCONNECTED\(47 downto 34),
      P(33) => \RGB3_35__1_n_72\,
      P(32) => \RGB3_35__1_n_73\,
      P(31) => \RGB3_35__1_n_74\,
      P(30) => \RGB3_35__1_n_75\,
      P(29) => \RGB3_35__1_n_76\,
      P(28) => \RGB3_35__1_n_77\,
      P(27) => \RGB3_35__1_n_78\,
      P(26) => \RGB3_35__1_n_79\,
      P(25) => \RGB3_35__1_n_80\,
      P(24) => \RGB3_35__1_n_81\,
      P(23) => \RGB3_35__1_n_82\,
      P(22) => \RGB3_35__1_n_83\,
      P(21) => \RGB3_35__1_n_84\,
      P(20) => \RGB3_35__1_n_85\,
      P(19) => \RGB3_35__1_n_86\,
      P(18) => \RGB3_35__1_n_87\,
      P(17) => \RGB3_35__1_n_88\,
      P(16) => \RGB3_35__1_n_89\,
      P(15) => \RGB3_35__1_n_90\,
      P(14) => \RGB3_35__1_n_91\,
      P(13) => \RGB3_35__1_n_92\,
      P(12) => \RGB3_35__1_n_93\,
      P(11) => \RGB3_35__1_n_94\,
      P(10) => \RGB3_35__1_n_95\,
      P(9) => \RGB3_35__1_n_96\,
      P(8) => \RGB3_35__1_n_97\,
      P(7) => \RGB3_35__1_n_98\,
      P(6) => \RGB3_35__1_n_99\,
      P(5) => \RGB3_35__1_n_100\,
      P(4) => \RGB3_35__1_n_101\,
      P(3) => \RGB3_35__1_n_102\,
      P(2) => \RGB3_35__1_n_103\,
      P(1) => \RGB3_35__1_n_104\,
      P(0) => \RGB3_35__1_n_105\,
      PATTERNBDETECT => \NLW_RGB3_35__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_RGB3_35__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \RGB3_35__1_n_106\,
      PCOUT(46) => \RGB3_35__1_n_107\,
      PCOUT(45) => \RGB3_35__1_n_108\,
      PCOUT(44) => \RGB3_35__1_n_109\,
      PCOUT(43) => \RGB3_35__1_n_110\,
      PCOUT(42) => \RGB3_35__1_n_111\,
      PCOUT(41) => \RGB3_35__1_n_112\,
      PCOUT(40) => \RGB3_35__1_n_113\,
      PCOUT(39) => \RGB3_35__1_n_114\,
      PCOUT(38) => \RGB3_35__1_n_115\,
      PCOUT(37) => \RGB3_35__1_n_116\,
      PCOUT(36) => \RGB3_35__1_n_117\,
      PCOUT(35) => \RGB3_35__1_n_118\,
      PCOUT(34) => \RGB3_35__1_n_119\,
      PCOUT(33) => \RGB3_35__1_n_120\,
      PCOUT(32) => \RGB3_35__1_n_121\,
      PCOUT(31) => \RGB3_35__1_n_122\,
      PCOUT(30) => \RGB3_35__1_n_123\,
      PCOUT(29) => \RGB3_35__1_n_124\,
      PCOUT(28) => \RGB3_35__1_n_125\,
      PCOUT(27) => \RGB3_35__1_n_126\,
      PCOUT(26) => \RGB3_35__1_n_127\,
      PCOUT(25) => \RGB3_35__1_n_128\,
      PCOUT(24) => \RGB3_35__1_n_129\,
      PCOUT(23) => \RGB3_35__1_n_130\,
      PCOUT(22) => \RGB3_35__1_n_131\,
      PCOUT(21) => \RGB3_35__1_n_132\,
      PCOUT(20) => \RGB3_35__1_n_133\,
      PCOUT(19) => \RGB3_35__1_n_134\,
      PCOUT(18) => \RGB3_35__1_n_135\,
      PCOUT(17) => \RGB3_35__1_n_136\,
      PCOUT(16) => \RGB3_35__1_n_137\,
      PCOUT(15) => \RGB3_35__1_n_138\,
      PCOUT(14) => \RGB3_35__1_n_139\,
      PCOUT(13) => \RGB3_35__1_n_140\,
      PCOUT(12) => \RGB3_35__1_n_141\,
      PCOUT(11) => \RGB3_35__1_n_142\,
      PCOUT(10) => \RGB3_35__1_n_143\,
      PCOUT(9) => \RGB3_35__1_n_144\,
      PCOUT(8) => \RGB3_35__1_n_145\,
      PCOUT(7) => \RGB3_35__1_n_146\,
      PCOUT(6) => \RGB3_35__1_n_147\,
      PCOUT(5) => \RGB3_35__1_n_148\,
      PCOUT(4) => \RGB3_35__1_n_149\,
      PCOUT(3) => \RGB3_35__1_n_150\,
      PCOUT(2) => \RGB3_35__1_n_151\,
      PCOUT(1) => \RGB3_35__1_n_152\,
      PCOUT(0) => \RGB3_35__1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_RGB3_35__1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_RGB2YCbCrCore is
  port (
    hEnd_reg_reg_c_5_0 : out STD_LOGIC;
    hEnd_reg_reg_c_6_0 : out STD_LOGIC;
    \vStart_reg_reg[7]_0\ : out STD_LOGIC;
    Color_Space_Converter_out2_valid : out STD_LOGIC;
    validOut_1_reg_rep_0 : out STD_LOGIC;
    \validOut_1_reg_rep__0_0\ : out STD_LOGIC;
    \validOut_1_reg_rep__1_0\ : out STD_LOGIC;
    \validOut_1_reg_rep__2_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cb_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cr_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Y_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cr_1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cr_1_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cb_1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cb_1_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Y_1_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cr_1_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cr_1_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cb_1_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cb_1_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_1_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Y_1_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cr_1_reg[7]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cr_1_reg[7]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cb_1_reg[7]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cb_1_reg[7]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_1_reg[7]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Y_1_reg[7]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cr_1_reg[7]_7\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cr_1_reg[7]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cb_1_reg[7]_7\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cb_1_reg[7]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    hEnd_reg_reg_c_7 : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    top_user_ctrl_valid_1 : in STD_LOGIC;
    top_user_ctrl_vStart_1 : in STD_LOGIC;
    Product_out1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \multiOutDelay13_reg_reg[1][24]_0\ : in STD_LOGIC;
    \multiOutDelay12_reg_reg[1][24]_0\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][24]_0\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][24]_0\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][24]_0\ : in STD_LOGIC;
    \multiOutDelay21_reg_reg[1][24]_0\ : in STD_LOGIC;
    \multiOutDelay33_reg_reg[1][24]_0\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][24]_0\ : in STD_LOGIC;
    \multiOutDelay31_reg_reg[1][24]_0\ : in STD_LOGIC;
    Product_out1_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add3_out1_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Product_out1_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add3_out1_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Product_out1_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add3_out1_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Product_out1_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add3_out1_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \multiInDelay13_reg_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \multiInDelay12_reg_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \multiInDelay11_reg_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_RGB2YCbCrCore;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_RGB2YCbCrCore is
  signal \Add3_out1_i_10__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_10__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_10__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_10_n_0 : STD_LOGIC;
  signal \Add3_out1_i_11__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_11__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_11__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_11_n_0 : STD_LOGIC;
  signal \Add3_out1_i_12__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_12__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_12__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_12_n_0 : STD_LOGIC;
  signal \Add3_out1_i_13__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_13__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_13__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_13_n_0 : STD_LOGIC;
  signal \Add3_out1_i_14__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_14__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_14__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_14_n_0 : STD_LOGIC;
  signal \Add3_out1_i_15__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_15__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_15__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_15_n_0 : STD_LOGIC;
  signal \Add3_out1_i_2__0_n_1\ : STD_LOGIC;
  signal \Add3_out1_i_2__0_n_2\ : STD_LOGIC;
  signal \Add3_out1_i_2__0_n_3\ : STD_LOGIC;
  signal \Add3_out1_i_2__1_n_1\ : STD_LOGIC;
  signal \Add3_out1_i_2__1_n_2\ : STD_LOGIC;
  signal \Add3_out1_i_2__1_n_3\ : STD_LOGIC;
  signal \Add3_out1_i_2__2_n_1\ : STD_LOGIC;
  signal \Add3_out1_i_2__2_n_2\ : STD_LOGIC;
  signal \Add3_out1_i_2__2_n_3\ : STD_LOGIC;
  signal Add3_out1_i_2_n_1 : STD_LOGIC;
  signal Add3_out1_i_2_n_2 : STD_LOGIC;
  signal Add3_out1_i_2_n_3 : STD_LOGIC;
  signal \Add3_out1_i_3__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_3__0_n_1\ : STD_LOGIC;
  signal \Add3_out1_i_3__0_n_2\ : STD_LOGIC;
  signal \Add3_out1_i_3__0_n_3\ : STD_LOGIC;
  signal \Add3_out1_i_3__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_3__1_n_1\ : STD_LOGIC;
  signal \Add3_out1_i_3__1_n_2\ : STD_LOGIC;
  signal \Add3_out1_i_3__1_n_3\ : STD_LOGIC;
  signal \Add3_out1_i_3__2_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_3__2_n_1\ : STD_LOGIC;
  signal \Add3_out1_i_3__2_n_2\ : STD_LOGIC;
  signal \Add3_out1_i_3__2_n_3\ : STD_LOGIC;
  signal Add3_out1_i_3_n_0 : STD_LOGIC;
  signal Add3_out1_i_3_n_1 : STD_LOGIC;
  signal Add3_out1_i_3_n_2 : STD_LOGIC;
  signal Add3_out1_i_3_n_3 : STD_LOGIC;
  signal \Add3_out1_i_8__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_8__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_8__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_8_n_0 : STD_LOGIC;
  signal \Add3_out1_i_9__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_9__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_9__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_9_n_0 : STD_LOGIC;
  signal \Add4_out1_i_10__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_10__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_10__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_10_n_0 : STD_LOGIC;
  signal \Add4_out1_i_11__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_11__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_11__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_11_n_0 : STD_LOGIC;
  signal \Add4_out1_i_12__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_12__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_12__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_12_n_0 : STD_LOGIC;
  signal \Add4_out1_i_13__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_13__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_13__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_13_n_0 : STD_LOGIC;
  signal \Add4_out1_i_14__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_14__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_14__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_14_n_0 : STD_LOGIC;
  signal \Add4_out1_i_15__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_15__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_15__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_15_n_0 : STD_LOGIC;
  signal \Add4_out1_i_2__0_n_1\ : STD_LOGIC;
  signal \Add4_out1_i_2__0_n_2\ : STD_LOGIC;
  signal \Add4_out1_i_2__0_n_3\ : STD_LOGIC;
  signal \Add4_out1_i_2__1_n_1\ : STD_LOGIC;
  signal \Add4_out1_i_2__1_n_2\ : STD_LOGIC;
  signal \Add4_out1_i_2__1_n_3\ : STD_LOGIC;
  signal \Add4_out1_i_2__2_n_1\ : STD_LOGIC;
  signal \Add4_out1_i_2__2_n_2\ : STD_LOGIC;
  signal \Add4_out1_i_2__2_n_3\ : STD_LOGIC;
  signal Add4_out1_i_2_n_1 : STD_LOGIC;
  signal Add4_out1_i_2_n_2 : STD_LOGIC;
  signal Add4_out1_i_2_n_3 : STD_LOGIC;
  signal \Add4_out1_i_3__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_3__0_n_1\ : STD_LOGIC;
  signal \Add4_out1_i_3__0_n_2\ : STD_LOGIC;
  signal \Add4_out1_i_3__0_n_3\ : STD_LOGIC;
  signal \Add4_out1_i_3__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_3__1_n_1\ : STD_LOGIC;
  signal \Add4_out1_i_3__1_n_2\ : STD_LOGIC;
  signal \Add4_out1_i_3__1_n_3\ : STD_LOGIC;
  signal \Add4_out1_i_3__2_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_3__2_n_1\ : STD_LOGIC;
  signal \Add4_out1_i_3__2_n_2\ : STD_LOGIC;
  signal \Add4_out1_i_3__2_n_3\ : STD_LOGIC;
  signal Add4_out1_i_3_n_0 : STD_LOGIC;
  signal Add4_out1_i_3_n_1 : STD_LOGIC;
  signal Add4_out1_i_3_n_2 : STD_LOGIC;
  signal Add4_out1_i_3_n_3 : STD_LOGIC;
  signal \Add4_out1_i_8__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_8__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_8__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_8_n_0 : STD_LOGIC;
  signal \Add4_out1_i_9__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_9__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_9__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_9_n_0 : STD_LOGIC;
  signal \Cb_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \Cb_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \Cb_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \Cb_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \Cb_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \Cb_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \Cb_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \Cb_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \^cb_1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^color_space_converter_out2_valid\ : STD_LOGIC;
  signal \Cr_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \Cr_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \Cr_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \Cr_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \Cr_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \Cr_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \Cr_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \Cr_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \^cr_1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Product_out1_i_10__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_10__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_10__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_10_n_0 : STD_LOGIC;
  signal \Product_out1_i_11__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_11__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_11__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_11_n_0 : STD_LOGIC;
  signal \Product_out1_i_12__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_12__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_12__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_12_n_0 : STD_LOGIC;
  signal \Product_out1_i_13__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_13__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_13__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_13_n_0 : STD_LOGIC;
  signal \Product_out1_i_14__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_14__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_14__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_14_n_0 : STD_LOGIC;
  signal \Product_out1_i_15__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_15__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_15__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_15_n_0 : STD_LOGIC;
  signal \Product_out1_i_2__0_n_1\ : STD_LOGIC;
  signal \Product_out1_i_2__0_n_2\ : STD_LOGIC;
  signal \Product_out1_i_2__0_n_3\ : STD_LOGIC;
  signal \Product_out1_i_2__1_n_1\ : STD_LOGIC;
  signal \Product_out1_i_2__1_n_2\ : STD_LOGIC;
  signal \Product_out1_i_2__1_n_3\ : STD_LOGIC;
  signal \Product_out1_i_2__2_n_1\ : STD_LOGIC;
  signal \Product_out1_i_2__2_n_2\ : STD_LOGIC;
  signal \Product_out1_i_2__2_n_3\ : STD_LOGIC;
  signal Product_out1_i_2_n_1 : STD_LOGIC;
  signal Product_out1_i_2_n_2 : STD_LOGIC;
  signal Product_out1_i_2_n_3 : STD_LOGIC;
  signal \Product_out1_i_3__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_3__0_n_1\ : STD_LOGIC;
  signal \Product_out1_i_3__0_n_2\ : STD_LOGIC;
  signal \Product_out1_i_3__0_n_3\ : STD_LOGIC;
  signal \Product_out1_i_3__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_3__1_n_1\ : STD_LOGIC;
  signal \Product_out1_i_3__1_n_2\ : STD_LOGIC;
  signal \Product_out1_i_3__1_n_3\ : STD_LOGIC;
  signal \Product_out1_i_3__2_n_0\ : STD_LOGIC;
  signal \Product_out1_i_3__2_n_1\ : STD_LOGIC;
  signal \Product_out1_i_3__2_n_2\ : STD_LOGIC;
  signal \Product_out1_i_3__2_n_3\ : STD_LOGIC;
  signal Product_out1_i_3_n_0 : STD_LOGIC;
  signal Product_out1_i_3_n_1 : STD_LOGIC;
  signal Product_out1_i_3_n_2 : STD_LOGIC;
  signal Product_out1_i_3_n_3 : STD_LOGIC;
  signal \Product_out1_i_8__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_8__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_8__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_8_n_0 : STD_LOGIC;
  signal \Product_out1_i_9__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_9__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_9__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_9_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S1_down1 : STD_LOGIC_VECTOR ( 25 downto 19 );
  signal S1_down2 : STD_LOGIC_VECTOR ( 25 downto 22 );
  signal S1_down3 : STD_LOGIC_VECTOR ( 25 downto 22 );
  signal S1_down_delay1 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \S1_down_delay1[22]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay1_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \S1_down_delay1_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay1_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay1_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay1_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay1_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal S1_down_delay2 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \S1_down_delay2[25]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay2_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay2_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay2_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal S1_down_delay3 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \S1_down_delay3[25]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay3_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay3_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay3_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal S1_up1 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal S1_up2 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal S1_up3 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal S1_up_delay1 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \S1_up_delay1[11]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[11]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[11]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[11]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[15]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[15]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[15]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[15]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[19]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[19]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[19]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[19]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[23]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[23]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[23]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[23]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[25]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[25]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[3]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[3]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[3]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[3]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[7]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[7]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[7]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay1[7]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay1_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay1_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay1_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay1_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay1_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay1_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay1_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay1_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay1_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay1_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay1_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal S1_up_delay2 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \S1_up_delay2[11]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[11]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[11]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[11]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[15]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[15]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[15]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[15]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[19]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[19]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[19]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[19]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[23]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[23]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[23]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[23]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[25]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[25]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[3]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[3]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[3]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[3]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[7]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[7]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[7]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay2[7]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay2_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay2_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay2_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay2_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay2_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay2_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay2_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay2_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay2_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay2_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay2_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay2_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay2_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal S1_up_delay3 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \S1_up_delay3[11]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[11]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[11]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[11]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[15]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[15]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[15]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[15]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[19]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[19]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[19]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[19]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[23]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[23]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[23]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[23]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[25]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[25]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[3]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[3]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[3]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[3]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[7]_i_2_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[7]_i_3_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[7]_i_4_n_0\ : STD_LOGIC;
  signal \S1_up_delay3[7]_i_5_n_0\ : STD_LOGIC;
  signal \S1_up_delay3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay3_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay3_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay3_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay3_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay3_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay3_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay3_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay3_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay3_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay3_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \S1_up_delay3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \S1_up_delay3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \S1_up_delay3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \S1_up_delay3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal S21 : STD_LOGIC_VECTOR ( 26 downto 15 );
  signal S22 : STD_LOGIC_VECTOR ( 26 downto 15 );
  signal S23 : STD_LOGIC_VECTOR ( 26 downto 15 );
  signal \S2_delay1[15]_i_10_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_11_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_13_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_14_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_15_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_16_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_17_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_18_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_19_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_20_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_6_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_8_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_9_n_0\ : STD_LOGIC;
  signal \S2_delay1[19]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay1[19]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay1[19]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay1[19]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay1[23]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay1[23]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay1[23]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay1[23]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay1[26]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay1[26]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay1[26]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay1_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay1_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg_n_0_[26]\ : STD_LOGIC;
  signal S2_delay2 : STD_LOGIC_VECTOR ( 25 downto 16 );
  signal \S2_delay2[15]_i_10_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_11_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_13_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_14_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_15_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_16_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_17_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_18_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_19_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_20_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_6_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_8_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_9_n_0\ : STD_LOGIC;
  signal \S2_delay2[19]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay2[19]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay2[19]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay2[19]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay2[23]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay2[23]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay2[23]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay2[23]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay2[26]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay2[26]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay2[26]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay2_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay2_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg_n_0_[15]\ : STD_LOGIC;
  signal \S2_delay2_reg_n_0_[26]\ : STD_LOGIC;
  signal S2_delay3 : STD_LOGIC_VECTOR ( 25 downto 16 );
  signal \S2_delay3[15]_i_10_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_11_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_13_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_14_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_15_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_16_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_17_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_18_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_19_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_20_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_6_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_8_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_9_n_0\ : STD_LOGIC;
  signal \S2_delay3[19]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay3[19]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay3[19]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay3[19]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay3[23]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay3[23]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay3[23]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay3[23]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay3[26]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay3[26]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay3[26]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay3_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay3_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg_n_0_[15]\ : STD_LOGIC;
  signal \S2_delay3_reg_n_0_[26]\ : STD_LOGIC;
  signal \Y_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \Y_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \Y_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \Y_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \Y_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \Y_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \Y_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \Y_1[7]_i_1_n_0\ : STD_LOGIC;
  signal cast_delay1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cast_delay1[3]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay1[4]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay1[7]_i_3_n_0\ : STD_LOGIC;
  signal \cast_delay1[7]_i_4_n_0\ : STD_LOGIC;
  signal cast_delay2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cast_delay2[3]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay2[4]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay2[7]_i_3_n_0\ : STD_LOGIC;
  signal \cast_delay2[7]_i_4_n_0\ : STD_LOGIC;
  signal cast_delay3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cast_delay3[3]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay3[4]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay3[7]_i_3_n_0\ : STD_LOGIC;
  signal \cast_delay3[7]_i_4_n_0\ : STD_LOGIC;
  signal castout1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \castout11__14\ : STD_LOGIC;
  signal castout2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \castout21__14\ : STD_LOGIC;
  signal castout3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \castout31__14\ : STD_LOGIC;
  signal gain_mul_temp_1_n_100 : STD_LOGIC;
  signal gain_mul_temp_1_n_101 : STD_LOGIC;
  signal gain_mul_temp_1_n_102 : STD_LOGIC;
  signal gain_mul_temp_1_n_103 : STD_LOGIC;
  signal gain_mul_temp_1_n_104 : STD_LOGIC;
  signal gain_mul_temp_1_n_105 : STD_LOGIC;
  signal gain_mul_temp_1_n_80 : STD_LOGIC;
  signal gain_mul_temp_1_n_81 : STD_LOGIC;
  signal gain_mul_temp_1_n_82 : STD_LOGIC;
  signal gain_mul_temp_1_n_83 : STD_LOGIC;
  signal gain_mul_temp_1_n_84 : STD_LOGIC;
  signal gain_mul_temp_1_n_85 : STD_LOGIC;
  signal gain_mul_temp_1_n_86 : STD_LOGIC;
  signal gain_mul_temp_1_n_87 : STD_LOGIC;
  signal gain_mul_temp_1_n_88 : STD_LOGIC;
  signal gain_mul_temp_1_n_89 : STD_LOGIC;
  signal gain_mul_temp_1_n_90 : STD_LOGIC;
  signal gain_mul_temp_1_n_91 : STD_LOGIC;
  signal gain_mul_temp_1_n_92 : STD_LOGIC;
  signal gain_mul_temp_1_n_93 : STD_LOGIC;
  signal gain_mul_temp_1_n_94 : STD_LOGIC;
  signal gain_mul_temp_1_n_95 : STD_LOGIC;
  signal gain_mul_temp_1_n_96 : STD_LOGIC;
  signal gain_mul_temp_1_n_97 : STD_LOGIC;
  signal gain_mul_temp_1_n_98 : STD_LOGIC;
  signal gain_mul_temp_1_n_99 : STD_LOGIC;
  signal gain_mul_temp_2_n_100 : STD_LOGIC;
  signal gain_mul_temp_2_n_101 : STD_LOGIC;
  signal gain_mul_temp_2_n_102 : STD_LOGIC;
  signal gain_mul_temp_2_n_103 : STD_LOGIC;
  signal gain_mul_temp_2_n_104 : STD_LOGIC;
  signal gain_mul_temp_2_n_105 : STD_LOGIC;
  signal gain_mul_temp_2_n_83 : STD_LOGIC;
  signal gain_mul_temp_2_n_84 : STD_LOGIC;
  signal gain_mul_temp_2_n_85 : STD_LOGIC;
  signal gain_mul_temp_2_n_86 : STD_LOGIC;
  signal gain_mul_temp_2_n_87 : STD_LOGIC;
  signal gain_mul_temp_2_n_88 : STD_LOGIC;
  signal gain_mul_temp_2_n_89 : STD_LOGIC;
  signal gain_mul_temp_2_n_90 : STD_LOGIC;
  signal gain_mul_temp_2_n_91 : STD_LOGIC;
  signal gain_mul_temp_2_n_92 : STD_LOGIC;
  signal gain_mul_temp_2_n_93 : STD_LOGIC;
  signal gain_mul_temp_2_n_94 : STD_LOGIC;
  signal gain_mul_temp_2_n_95 : STD_LOGIC;
  signal gain_mul_temp_2_n_96 : STD_LOGIC;
  signal gain_mul_temp_2_n_97 : STD_LOGIC;
  signal gain_mul_temp_2_n_98 : STD_LOGIC;
  signal gain_mul_temp_2_n_99 : STD_LOGIC;
  signal gain_mul_temp_3_n_100 : STD_LOGIC;
  signal gain_mul_temp_3_n_101 : STD_LOGIC;
  signal gain_mul_temp_3_n_102 : STD_LOGIC;
  signal gain_mul_temp_3_n_103 : STD_LOGIC;
  signal gain_mul_temp_3_n_104 : STD_LOGIC;
  signal gain_mul_temp_3_n_105 : STD_LOGIC;
  signal gain_mul_temp_3_n_82 : STD_LOGIC;
  signal gain_mul_temp_3_n_83 : STD_LOGIC;
  signal gain_mul_temp_3_n_84 : STD_LOGIC;
  signal gain_mul_temp_3_n_85 : STD_LOGIC;
  signal gain_mul_temp_3_n_86 : STD_LOGIC;
  signal gain_mul_temp_3_n_87 : STD_LOGIC;
  signal gain_mul_temp_3_n_88 : STD_LOGIC;
  signal gain_mul_temp_3_n_89 : STD_LOGIC;
  signal gain_mul_temp_3_n_90 : STD_LOGIC;
  signal gain_mul_temp_3_n_91 : STD_LOGIC;
  signal gain_mul_temp_3_n_92 : STD_LOGIC;
  signal gain_mul_temp_3_n_93 : STD_LOGIC;
  signal gain_mul_temp_3_n_94 : STD_LOGIC;
  signal gain_mul_temp_3_n_95 : STD_LOGIC;
  signal gain_mul_temp_3_n_96 : STD_LOGIC;
  signal gain_mul_temp_3_n_97 : STD_LOGIC;
  signal gain_mul_temp_3_n_98 : STD_LOGIC;
  signal gain_mul_temp_3_n_99 : STD_LOGIC;
  signal gain_mul_temp_4_n_100 : STD_LOGIC;
  signal gain_mul_temp_4_n_101 : STD_LOGIC;
  signal gain_mul_temp_4_n_102 : STD_LOGIC;
  signal gain_mul_temp_4_n_103 : STD_LOGIC;
  signal gain_mul_temp_4_n_104 : STD_LOGIC;
  signal gain_mul_temp_4_n_105 : STD_LOGIC;
  signal gain_mul_temp_4_n_81 : STD_LOGIC;
  signal gain_mul_temp_4_n_82 : STD_LOGIC;
  signal gain_mul_temp_4_n_83 : STD_LOGIC;
  signal gain_mul_temp_4_n_84 : STD_LOGIC;
  signal gain_mul_temp_4_n_85 : STD_LOGIC;
  signal gain_mul_temp_4_n_86 : STD_LOGIC;
  signal gain_mul_temp_4_n_87 : STD_LOGIC;
  signal gain_mul_temp_4_n_88 : STD_LOGIC;
  signal gain_mul_temp_4_n_89 : STD_LOGIC;
  signal gain_mul_temp_4_n_90 : STD_LOGIC;
  signal gain_mul_temp_4_n_91 : STD_LOGIC;
  signal gain_mul_temp_4_n_92 : STD_LOGIC;
  signal gain_mul_temp_4_n_93 : STD_LOGIC;
  signal gain_mul_temp_4_n_94 : STD_LOGIC;
  signal gain_mul_temp_4_n_95 : STD_LOGIC;
  signal gain_mul_temp_4_n_96 : STD_LOGIC;
  signal gain_mul_temp_4_n_97 : STD_LOGIC;
  signal gain_mul_temp_4_n_98 : STD_LOGIC;
  signal gain_mul_temp_4_n_99 : STD_LOGIC;
  signal gain_mul_temp_5_n_100 : STD_LOGIC;
  signal gain_mul_temp_5_n_101 : STD_LOGIC;
  signal gain_mul_temp_5_n_102 : STD_LOGIC;
  signal gain_mul_temp_5_n_103 : STD_LOGIC;
  signal gain_mul_temp_5_n_104 : STD_LOGIC;
  signal gain_mul_temp_5_n_105 : STD_LOGIC;
  signal gain_mul_temp_5_n_81 : STD_LOGIC;
  signal gain_mul_temp_5_n_82 : STD_LOGIC;
  signal gain_mul_temp_5_n_83 : STD_LOGIC;
  signal gain_mul_temp_5_n_84 : STD_LOGIC;
  signal gain_mul_temp_5_n_85 : STD_LOGIC;
  signal gain_mul_temp_5_n_86 : STD_LOGIC;
  signal gain_mul_temp_5_n_87 : STD_LOGIC;
  signal gain_mul_temp_5_n_88 : STD_LOGIC;
  signal gain_mul_temp_5_n_89 : STD_LOGIC;
  signal gain_mul_temp_5_n_90 : STD_LOGIC;
  signal gain_mul_temp_5_n_91 : STD_LOGIC;
  signal gain_mul_temp_5_n_92 : STD_LOGIC;
  signal gain_mul_temp_5_n_93 : STD_LOGIC;
  signal gain_mul_temp_5_n_94 : STD_LOGIC;
  signal gain_mul_temp_5_n_95 : STD_LOGIC;
  signal gain_mul_temp_5_n_96 : STD_LOGIC;
  signal gain_mul_temp_5_n_97 : STD_LOGIC;
  signal gain_mul_temp_5_n_98 : STD_LOGIC;
  signal gain_mul_temp_5_n_99 : STD_LOGIC;
  signal gain_mul_temp_6_n_100 : STD_LOGIC;
  signal gain_mul_temp_6_n_101 : STD_LOGIC;
  signal gain_mul_temp_6_n_102 : STD_LOGIC;
  signal gain_mul_temp_6_n_103 : STD_LOGIC;
  signal gain_mul_temp_6_n_104 : STD_LOGIC;
  signal gain_mul_temp_6_n_105 : STD_LOGIC;
  signal gain_mul_temp_6_n_81 : STD_LOGIC;
  signal gain_mul_temp_6_n_82 : STD_LOGIC;
  signal gain_mul_temp_6_n_83 : STD_LOGIC;
  signal gain_mul_temp_6_n_84 : STD_LOGIC;
  signal gain_mul_temp_6_n_85 : STD_LOGIC;
  signal gain_mul_temp_6_n_86 : STD_LOGIC;
  signal gain_mul_temp_6_n_87 : STD_LOGIC;
  signal gain_mul_temp_6_n_88 : STD_LOGIC;
  signal gain_mul_temp_6_n_89 : STD_LOGIC;
  signal gain_mul_temp_6_n_90 : STD_LOGIC;
  signal gain_mul_temp_6_n_91 : STD_LOGIC;
  signal gain_mul_temp_6_n_92 : STD_LOGIC;
  signal gain_mul_temp_6_n_93 : STD_LOGIC;
  signal gain_mul_temp_6_n_94 : STD_LOGIC;
  signal gain_mul_temp_6_n_95 : STD_LOGIC;
  signal gain_mul_temp_6_n_96 : STD_LOGIC;
  signal gain_mul_temp_6_n_97 : STD_LOGIC;
  signal gain_mul_temp_6_n_98 : STD_LOGIC;
  signal gain_mul_temp_6_n_99 : STD_LOGIC;
  signal gain_mul_temp_7_n_100 : STD_LOGIC;
  signal gain_mul_temp_7_n_101 : STD_LOGIC;
  signal gain_mul_temp_7_n_102 : STD_LOGIC;
  signal gain_mul_temp_7_n_103 : STD_LOGIC;
  signal gain_mul_temp_7_n_104 : STD_LOGIC;
  signal gain_mul_temp_7_n_105 : STD_LOGIC;
  signal gain_mul_temp_7_n_81 : STD_LOGIC;
  signal gain_mul_temp_7_n_82 : STD_LOGIC;
  signal gain_mul_temp_7_n_83 : STD_LOGIC;
  signal gain_mul_temp_7_n_84 : STD_LOGIC;
  signal gain_mul_temp_7_n_85 : STD_LOGIC;
  signal gain_mul_temp_7_n_86 : STD_LOGIC;
  signal gain_mul_temp_7_n_87 : STD_LOGIC;
  signal gain_mul_temp_7_n_88 : STD_LOGIC;
  signal gain_mul_temp_7_n_89 : STD_LOGIC;
  signal gain_mul_temp_7_n_90 : STD_LOGIC;
  signal gain_mul_temp_7_n_91 : STD_LOGIC;
  signal gain_mul_temp_7_n_92 : STD_LOGIC;
  signal gain_mul_temp_7_n_93 : STD_LOGIC;
  signal gain_mul_temp_7_n_94 : STD_LOGIC;
  signal gain_mul_temp_7_n_95 : STD_LOGIC;
  signal gain_mul_temp_7_n_96 : STD_LOGIC;
  signal gain_mul_temp_7_n_97 : STD_LOGIC;
  signal gain_mul_temp_7_n_98 : STD_LOGIC;
  signal gain_mul_temp_7_n_99 : STD_LOGIC;
  signal gain_mul_temp_8_n_100 : STD_LOGIC;
  signal gain_mul_temp_8_n_101 : STD_LOGIC;
  signal gain_mul_temp_8_n_102 : STD_LOGIC;
  signal gain_mul_temp_8_n_103 : STD_LOGIC;
  signal gain_mul_temp_8_n_104 : STD_LOGIC;
  signal gain_mul_temp_8_n_105 : STD_LOGIC;
  signal gain_mul_temp_8_n_83 : STD_LOGIC;
  signal gain_mul_temp_8_n_84 : STD_LOGIC;
  signal gain_mul_temp_8_n_85 : STD_LOGIC;
  signal gain_mul_temp_8_n_86 : STD_LOGIC;
  signal gain_mul_temp_8_n_87 : STD_LOGIC;
  signal gain_mul_temp_8_n_88 : STD_LOGIC;
  signal gain_mul_temp_8_n_89 : STD_LOGIC;
  signal gain_mul_temp_8_n_90 : STD_LOGIC;
  signal gain_mul_temp_8_n_91 : STD_LOGIC;
  signal gain_mul_temp_8_n_92 : STD_LOGIC;
  signal gain_mul_temp_8_n_93 : STD_LOGIC;
  signal gain_mul_temp_8_n_94 : STD_LOGIC;
  signal gain_mul_temp_8_n_95 : STD_LOGIC;
  signal gain_mul_temp_8_n_96 : STD_LOGIC;
  signal gain_mul_temp_8_n_97 : STD_LOGIC;
  signal gain_mul_temp_8_n_98 : STD_LOGIC;
  signal gain_mul_temp_8_n_99 : STD_LOGIC;
  signal gain_mul_temp_n_100 : STD_LOGIC;
  signal gain_mul_temp_n_101 : STD_LOGIC;
  signal gain_mul_temp_n_102 : STD_LOGIC;
  signal gain_mul_temp_n_103 : STD_LOGIC;
  signal gain_mul_temp_n_104 : STD_LOGIC;
  signal gain_mul_temp_n_105 : STD_LOGIC;
  signal gain_mul_temp_n_81 : STD_LOGIC;
  signal gain_mul_temp_n_82 : STD_LOGIC;
  signal gain_mul_temp_n_83 : STD_LOGIC;
  signal gain_mul_temp_n_84 : STD_LOGIC;
  signal gain_mul_temp_n_85 : STD_LOGIC;
  signal gain_mul_temp_n_86 : STD_LOGIC;
  signal gain_mul_temp_n_87 : STD_LOGIC;
  signal gain_mul_temp_n_88 : STD_LOGIC;
  signal gain_mul_temp_n_89 : STD_LOGIC;
  signal gain_mul_temp_n_90 : STD_LOGIC;
  signal gain_mul_temp_n_91 : STD_LOGIC;
  signal gain_mul_temp_n_92 : STD_LOGIC;
  signal gain_mul_temp_n_93 : STD_LOGIC;
  signal gain_mul_temp_n_94 : STD_LOGIC;
  signal gain_mul_temp_n_95 : STD_LOGIC;
  signal gain_mul_temp_n_96 : STD_LOGIC;
  signal gain_mul_temp_n_97 : STD_LOGIC;
  signal gain_mul_temp_n_98 : STD_LOGIC;
  signal gain_mul_temp_n_99 : STD_LOGIC;
  signal hEnd_reg_reg_c_0_n_0 : STD_LOGIC;
  signal hEnd_reg_reg_c_1_n_0 : STD_LOGIC;
  signal hEnd_reg_reg_c_2_n_0 : STD_LOGIC;
  signal hEnd_reg_reg_c_3_n_0 : STD_LOGIC;
  signal hEnd_reg_reg_c_4_n_0 : STD_LOGIC;
  signal \^hend_reg_reg_c_5_0\ : STD_LOGIC;
  signal hEnd_reg_reg_c_n_0 : STD_LOGIC;
  signal \intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal intdelay_reg_reg_gate_n_0 : STD_LOGIC;
  signal \intdelay_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg[0]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \multiInDelay11_reg_reg[1]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \multiInDelay12_reg_reg[0]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \multiInDelay12_reg_reg[1]_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \multiInDelay13_reg_reg[0]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \multiInDelay13_reg_reg[1]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \multiOutDelay11_reg_reg[0]_2\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay11_reg_reg[1]_26\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay12_reg_reg[0]_1\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay12_reg_reg[1]_23\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay13_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay13_reg_reg[1]_20\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay21_reg_reg[0]_5\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay21_reg_reg[1]_29\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay22_reg_reg[0]_4\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay22_reg_reg[1]_28\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay23_reg_reg[0]_3\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay23_reg_reg[1]_27\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay31_reg_reg[0]_8\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay31_reg_reg[1]_32\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay32_reg_reg[0]_7\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay32_reg_reg[1]_31\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay33_reg_reg[0]_6\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \multiOutDelay33_reg_reg[1]_30\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \vStart_reg_reg[5]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0\ : STD_LOGIC;
  signal vStart_reg_reg_gate_n_0 : STD_LOGIC;
  signal \^validout_1_reg_rep_0\ : STD_LOGIC;
  signal \^validout_1_reg_rep__0_0\ : STD_LOGIC;
  signal \^validout_1_reg_rep__1_0\ : STD_LOGIC;
  signal \^validout_1_reg_rep__2_0\ : STD_LOGIC;
  signal \NLW_S1_down_delay1_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S1_down_delay1_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S1_down_delay2_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S1_down_delay3_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S1_up_delay1_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_S1_up_delay1_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S1_up_delay2_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_S1_up_delay2_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S1_up_delay3_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_S1_up_delay3_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S2_delay1_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_S2_delay1_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay1_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay1_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay1_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S2_delay1_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S2_delay2_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_S2_delay2_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay2_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay2_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay2_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S2_delay2_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S2_delay3_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_S2_delay3_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay3_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay3_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay3_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S2_delay3_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_gain_mul_temp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_gain_mul_temp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_mul_temp_1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_gain_mul_temp_1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_mul_temp_2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_gain_mul_temp_2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_mul_temp_3_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_3_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_3_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_3_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_3_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_3_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_3_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_3_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_3_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_3_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_gain_mul_temp_3_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_mul_temp_4_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_4_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_4_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_4_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_4_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_4_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_4_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_4_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_4_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_4_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_gain_mul_temp_4_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_mul_temp_5_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_5_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_5_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_5_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_5_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_5_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_5_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_5_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_5_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_5_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_gain_mul_temp_5_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_mul_temp_6_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_6_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_6_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_6_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_6_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_6_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_6_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_6_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_6_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_6_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_gain_mul_temp_6_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_mul_temp_7_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_7_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_7_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_7_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_7_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_7_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_7_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_7_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_7_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_7_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_gain_mul_temp_7_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_mul_temp_8_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_8_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_8_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_8_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_8_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_8_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_8_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_8_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_8_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_8_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_gain_mul_temp_8_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of Add3_out1_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of Add3_out1_i_3 : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_3__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_3__2\ : label is 35;
  attribute ADDER_THRESHOLD of Add4_out1_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of Add4_out1_i_3 : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_3__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_3__2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Cb_1[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Cb_1[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Cb_1[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Cb_1[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Cb_1[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Cb_1[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Cb_1[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Cb_1[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Cr_1[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Cr_1[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Cr_1[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Cr_1[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Cr_1[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Cr_1[5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Cr_1[6]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Cr_1[7]_i_1\ : label is "soft_lutpair144";
  attribute ADDER_THRESHOLD of Product_out1_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of Product_out1_i_3 : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_3__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_3__2\ : label is 35;
  attribute SOFT_HLUTNM of \Y_1[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Y_1[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Y_1[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Y_1[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Y_1[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Y_1[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Y_1[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Y_1[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \cast_delay1[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \cast_delay1[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \cast_delay1[3]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \cast_delay1[4]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \cast_delay1[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \cast_delay1[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \cast_delay2[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \cast_delay2[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \cast_delay2[3]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \cast_delay2[4]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \cast_delay2[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \cast_delay2[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \cast_delay3[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \cast_delay3[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \cast_delay3[3]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \cast_delay3[4]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \cast_delay3[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \cast_delay3[6]_i_1\ : label is "soft_lutpair131";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp_1 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp_2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp_3 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp_4 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp_5 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp_6 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp_7 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp_8 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3\ : label is "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/intdelay_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3\ : label is "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3 ";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][10]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][11]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][12]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][13]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][14]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][15]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][16]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][17]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][18]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][19]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][20]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][21]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][22]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][23]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][6]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][7]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][8]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][9]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][10]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][11]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][12]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][13]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][14]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][15]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][16]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][17]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][18]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][19]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][20]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][21]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][22]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][23]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][4]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][5]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][7]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][8]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \multiOutDelay12_reg[1][9]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][10]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][11]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][12]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][13]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][14]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][15]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][16]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][17]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][18]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][19]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][20]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][21]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][3]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][6]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][7]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][8]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][9]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][0]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][10]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][11]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][12]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][13]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][14]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][15]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][16]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][17]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][18]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][19]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][20]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][21]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][22]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][24]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][2]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][3]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][4]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][6]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][8]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \multiOutDelay21_reg[1][9]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][0]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][10]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][11]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][12]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][13]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][14]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][15]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][16]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][17]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][18]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][19]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][20]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][21]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][22]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][23]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][2]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][4]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][5]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][6]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][7]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][8]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][9]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][10]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][11]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][12]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][13]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][14]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][15]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][16]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][17]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][18]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][19]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][20]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][21]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][22]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][23]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][4]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][6]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][7]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][8]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][9]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][10]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][11]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][12]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][13]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][14]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][15]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][16]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][17]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][18]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][19]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][20]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][21]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][22]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][23]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][4]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][6]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][7]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][8]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \multiOutDelay31_reg[1][9]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][10]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][11]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][12]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][13]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][14]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][15]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][16]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][17]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][18]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][19]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][20]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][21]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][22]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][23]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][2]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][3]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][5]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][6]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][7]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][8]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][9]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][10]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][11]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][12]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][13]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][14]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][15]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][16]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][17]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][18]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][19]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][20]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][21]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][2]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][3]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][5]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][6]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][7]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][8]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \multiOutDelay33_reg[1][9]_i_1\ : label is "soft_lutpair220";
  attribute srl_bus_name of \vStart_reg_reg[5]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4\ : label is "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/vStart_reg_reg ";
  attribute srl_name of \vStart_reg_reg[5]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4\ : label is "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/vStart_reg_reg[5]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4 ";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of validOut_1_reg : label is "validOut_1_reg";
  attribute ORIG_CELL_NAME of validOut_1_reg_rep : label is "validOut_1_reg";
  attribute ORIG_CELL_NAME of \validOut_1_reg_rep__0\ : label is "validOut_1_reg";
  attribute ORIG_CELL_NAME of \validOut_1_reg_rep__1\ : label is "validOut_1_reg";
  attribute ORIG_CELL_NAME of \validOut_1_reg_rep__2\ : label is "validOut_1_reg";
begin
  \Cb_1_reg[7]_0\(7 downto 0) <= \^cb_1_reg[7]_0\(7 downto 0);
  Color_Space_Converter_out2_valid <= \^color_space_converter_out2_valid\;
  \Cr_1_reg[7]_0\(7 downto 0) <= \^cr_1_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  hEnd_reg_reg_c_5_0 <= \^hend_reg_reg_c_5_0\;
  validOut_1_reg_rep_0 <= \^validout_1_reg_rep_0\;
  \validOut_1_reg_rep__0_0\ <= \^validout_1_reg_rep__0_0\;
  \validOut_1_reg_rep__1_0\ <= \^validout_1_reg_rep__1_0\;
  \validOut_1_reg_rep__2_0\ <= \^validout_1_reg_rep__2_0\;
Add3_out1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(5),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add3_out1(5),
      I3 => Add3_out1_0(5),
      O => Add3_out1_i_10_n_0
    );
\Add3_out1_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(5),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add3_out1_1(5),
      I3 => Add3_out1_2(5),
      O => \Add3_out1_i_10__0_n_0\
    );
\Add3_out1_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(5),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add3_out1_3(5),
      I3 => Add3_out1_4(5),
      O => \Add3_out1_i_10__1_n_0\
    );
\Add3_out1_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(5),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add3_out1_5(5),
      I3 => Add3_out1_6(5),
      O => \Add3_out1_i_10__2_n_0\
    );
Add3_out1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(4),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add3_out1(4),
      I3 => Add3_out1_0(4),
      O => Add3_out1_i_11_n_0
    );
\Add3_out1_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(4),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add3_out1_1(4),
      I3 => Add3_out1_2(4),
      O => \Add3_out1_i_11__0_n_0\
    );
\Add3_out1_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(4),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add3_out1_3(4),
      I3 => Add3_out1_4(4),
      O => \Add3_out1_i_11__1_n_0\
    );
\Add3_out1_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(4),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add3_out1_5(4),
      I3 => Add3_out1_6(4),
      O => \Add3_out1_i_11__2_n_0\
    );
Add3_out1_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(3),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add3_out1(3),
      I3 => Add3_out1_0(3),
      O => Add3_out1_i_12_n_0
    );
\Add3_out1_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(3),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add3_out1_1(3),
      I3 => Add3_out1_2(3),
      O => \Add3_out1_i_12__0_n_0\
    );
\Add3_out1_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(3),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add3_out1_3(3),
      I3 => Add3_out1_4(3),
      O => \Add3_out1_i_12__1_n_0\
    );
\Add3_out1_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(3),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add3_out1_5(3),
      I3 => Add3_out1_6(3),
      O => \Add3_out1_i_12__2_n_0\
    );
Add3_out1_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(2),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add3_out1(2),
      I3 => Add3_out1_0(2),
      O => Add3_out1_i_13_n_0
    );
\Add3_out1_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(2),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add3_out1_1(2),
      I3 => Add3_out1_2(2),
      O => \Add3_out1_i_13__0_n_0\
    );
\Add3_out1_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(2),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add3_out1_3(2),
      I3 => Add3_out1_4(2),
      O => \Add3_out1_i_13__1_n_0\
    );
\Add3_out1_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(2),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add3_out1_5(2),
      I3 => Add3_out1_6(2),
      O => \Add3_out1_i_13__2_n_0\
    );
Add3_out1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(1),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add3_out1(1),
      I3 => Add3_out1_0(1),
      O => Add3_out1_i_14_n_0
    );
\Add3_out1_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(1),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add3_out1_1(1),
      I3 => Add3_out1_2(1),
      O => \Add3_out1_i_14__0_n_0\
    );
\Add3_out1_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(1),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add3_out1_3(1),
      I3 => Add3_out1_4(1),
      O => \Add3_out1_i_14__1_n_0\
    );
\Add3_out1_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(1),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add3_out1_5(1),
      I3 => Add3_out1_6(1),
      O => \Add3_out1_i_14__2_n_0\
    );
Add3_out1_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(0),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add3_out1(0),
      I3 => Add3_out1_0(0),
      O => Add3_out1_i_15_n_0
    );
\Add3_out1_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(0),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add3_out1_1(0),
      I3 => Add3_out1_2(0),
      O => \Add3_out1_i_15__0_n_0\
    );
\Add3_out1_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(0),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add3_out1_3(0),
      I3 => Add3_out1_4(0),
      O => \Add3_out1_i_15__1_n_0\
    );
\Add3_out1_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(0),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add3_out1_5(0),
      I3 => Add3_out1_6(0),
      O => \Add3_out1_i_15__2_n_0\
    );
Add3_out1_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => Add3_out1_i_3_n_0,
      CO(3) => \Cb_1_reg[7]_2\(0),
      CO(2) => Add3_out1_i_2_n_1,
      CO(1) => Add3_out1_i_2_n_2,
      CO(0) => Add3_out1_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^cb_1_reg[7]_0\(7 downto 4),
      O(3 downto 0) => \Cb_1_reg[7]_1\(7 downto 4),
      S(3) => Add3_out1_i_8_n_0,
      S(2) => Add3_out1_i_9_n_0,
      S(1) => Add3_out1_i_10_n_0,
      S(0) => Add3_out1_i_11_n_0
    );
\Add3_out1_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Add3_out1_i_3__0_n_0\,
      CO(3) => \Cb_1_reg[7]_4\(0),
      CO(2) => \Add3_out1_i_2__0_n_1\,
      CO(1) => \Add3_out1_i_2__0_n_2\,
      CO(0) => \Add3_out1_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cb_1_reg[7]_0\(7 downto 4),
      O(3 downto 0) => \Cb_1_reg[7]_3\(7 downto 4),
      S(3) => \Add3_out1_i_8__0_n_0\,
      S(2) => \Add3_out1_i_9__0_n_0\,
      S(1) => \Add3_out1_i_10__0_n_0\,
      S(0) => \Add3_out1_i_11__0_n_0\
    );
\Add3_out1_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Add3_out1_i_3__1_n_0\,
      CO(3) => \Cb_1_reg[7]_6\(0),
      CO(2) => \Add3_out1_i_2__1_n_1\,
      CO(1) => \Add3_out1_i_2__1_n_2\,
      CO(0) => \Add3_out1_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cb_1_reg[7]_0\(7 downto 4),
      O(3 downto 0) => \Cb_1_reg[7]_5\(7 downto 4),
      S(3) => \Add3_out1_i_8__1_n_0\,
      S(2) => \Add3_out1_i_9__1_n_0\,
      S(1) => \Add3_out1_i_10__1_n_0\,
      S(0) => \Add3_out1_i_11__1_n_0\
    );
\Add3_out1_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Add3_out1_i_3__2_n_0\,
      CO(3) => \Cb_1_reg[7]_8\(0),
      CO(2) => \Add3_out1_i_2__2_n_1\,
      CO(1) => \Add3_out1_i_2__2_n_2\,
      CO(0) => \Add3_out1_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cb_1_reg[7]_0\(7 downto 4),
      O(3 downto 0) => \Cb_1_reg[7]_7\(7 downto 4),
      S(3) => \Add3_out1_i_8__2_n_0\,
      S(2) => \Add3_out1_i_9__2_n_0\,
      S(1) => \Add3_out1_i_10__2_n_0\,
      S(0) => \Add3_out1_i_11__2_n_0\
    );
Add3_out1_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => Add3_out1_7(0),
      CO(3) => Add3_out1_i_3_n_0,
      CO(2) => Add3_out1_i_3_n_1,
      CO(1) => Add3_out1_i_3_n_2,
      CO(0) => Add3_out1_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^cb_1_reg[7]_0\(3 downto 0),
      O(3 downto 0) => \Cb_1_reg[7]_1\(3 downto 0),
      S(3) => Add3_out1_i_12_n_0,
      S(2) => Add3_out1_i_13_n_0,
      S(1) => Add3_out1_i_14_n_0,
      S(0) => Add3_out1_i_15_n_0
    );
\Add3_out1_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Add3_out1_8(0),
      CO(3) => \Add3_out1_i_3__0_n_0\,
      CO(2) => \Add3_out1_i_3__0_n_1\,
      CO(1) => \Add3_out1_i_3__0_n_2\,
      CO(0) => \Add3_out1_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cb_1_reg[7]_0\(3 downto 0),
      O(3 downto 0) => \Cb_1_reg[7]_3\(3 downto 0),
      S(3) => \Add3_out1_i_12__0_n_0\,
      S(2) => \Add3_out1_i_13__0_n_0\,
      S(1) => \Add3_out1_i_14__0_n_0\,
      S(0) => \Add3_out1_i_15__0_n_0\
    );
\Add3_out1_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => Add3_out1_9(0),
      CO(3) => \Add3_out1_i_3__1_n_0\,
      CO(2) => \Add3_out1_i_3__1_n_1\,
      CO(1) => \Add3_out1_i_3__1_n_2\,
      CO(0) => \Add3_out1_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cb_1_reg[7]_0\(3 downto 0),
      O(3 downto 0) => \Cb_1_reg[7]_5\(3 downto 0),
      S(3) => \Add3_out1_i_12__1_n_0\,
      S(2) => \Add3_out1_i_13__1_n_0\,
      S(1) => \Add3_out1_i_14__1_n_0\,
      S(0) => \Add3_out1_i_15__1_n_0\
    );
\Add3_out1_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => Add3_out1_10(0),
      CO(3) => \Add3_out1_i_3__2_n_0\,
      CO(2) => \Add3_out1_i_3__2_n_1\,
      CO(1) => \Add3_out1_i_3__2_n_2\,
      CO(0) => \Add3_out1_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cb_1_reg[7]_0\(3 downto 0),
      O(3 downto 0) => \Cb_1_reg[7]_7\(3 downto 0),
      S(3) => \Add3_out1_i_12__2_n_0\,
      S(2) => \Add3_out1_i_13__2_n_0\,
      S(1) => \Add3_out1_i_14__2_n_0\,
      S(0) => \Add3_out1_i_15__2_n_0\
    );
Add3_out1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(7),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add3_out1(7),
      I3 => Add3_out1_0(7),
      O => Add3_out1_i_8_n_0
    );
\Add3_out1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(7),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add3_out1_1(7),
      I3 => Add3_out1_2(7),
      O => \Add3_out1_i_8__0_n_0\
    );
\Add3_out1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(7),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add3_out1_3(7),
      I3 => Add3_out1_4(7),
      O => \Add3_out1_i_8__1_n_0\
    );
\Add3_out1_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(7),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add3_out1_5(7),
      I3 => Add3_out1_6(7),
      O => \Add3_out1_i_8__2_n_0\
    );
Add3_out1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(6),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add3_out1(6),
      I3 => Add3_out1_0(6),
      O => Add3_out1_i_9_n_0
    );
\Add3_out1_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(6),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add3_out1_1(6),
      I3 => Add3_out1_2(6),
      O => \Add3_out1_i_9__0_n_0\
    );
\Add3_out1_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(6),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add3_out1_3(6),
      I3 => Add3_out1_4(6),
      O => \Add3_out1_i_9__1_n_0\
    );
\Add3_out1_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cb_1_reg[7]_0\(6),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add3_out1_5(6),
      I3 => Add3_out1_6(6),
      O => \Add3_out1_i_9__2_n_0\
    );
Add4_out1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(5),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add4_out1(5),
      I3 => Add4_out1_0(5),
      O => Add4_out1_i_10_n_0
    );
\Add4_out1_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(5),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add4_out1_1(5),
      I3 => Add4_out1_2(5),
      O => \Add4_out1_i_10__0_n_0\
    );
\Add4_out1_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(5),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add4_out1_3(5),
      I3 => Add4_out1_4(5),
      O => \Add4_out1_i_10__1_n_0\
    );
\Add4_out1_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(5),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add4_out1_5(5),
      I3 => Add4_out1_6(5),
      O => \Add4_out1_i_10__2_n_0\
    );
Add4_out1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(4),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add4_out1(4),
      I3 => Add4_out1_0(4),
      O => Add4_out1_i_11_n_0
    );
\Add4_out1_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(4),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add4_out1_1(4),
      I3 => Add4_out1_2(4),
      O => \Add4_out1_i_11__0_n_0\
    );
\Add4_out1_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(4),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add4_out1_3(4),
      I3 => Add4_out1_4(4),
      O => \Add4_out1_i_11__1_n_0\
    );
\Add4_out1_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(4),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add4_out1_5(4),
      I3 => Add4_out1_6(4),
      O => \Add4_out1_i_11__2_n_0\
    );
Add4_out1_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(3),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add4_out1(3),
      I3 => Add4_out1_0(3),
      O => Add4_out1_i_12_n_0
    );
\Add4_out1_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(3),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add4_out1_1(3),
      I3 => Add4_out1_2(3),
      O => \Add4_out1_i_12__0_n_0\
    );
\Add4_out1_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(3),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add4_out1_3(3),
      I3 => Add4_out1_4(3),
      O => \Add4_out1_i_12__1_n_0\
    );
\Add4_out1_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(3),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add4_out1_5(3),
      I3 => Add4_out1_6(3),
      O => \Add4_out1_i_12__2_n_0\
    );
Add4_out1_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(2),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add4_out1(2),
      I3 => Add4_out1_0(2),
      O => Add4_out1_i_13_n_0
    );
\Add4_out1_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(2),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add4_out1_1(2),
      I3 => Add4_out1_2(2),
      O => \Add4_out1_i_13__0_n_0\
    );
\Add4_out1_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(2),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add4_out1_3(2),
      I3 => Add4_out1_4(2),
      O => \Add4_out1_i_13__1_n_0\
    );
\Add4_out1_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(2),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add4_out1_5(2),
      I3 => Add4_out1_6(2),
      O => \Add4_out1_i_13__2_n_0\
    );
Add4_out1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(1),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add4_out1(1),
      I3 => Add4_out1_0(1),
      O => Add4_out1_i_14_n_0
    );
\Add4_out1_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(1),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add4_out1_1(1),
      I3 => Add4_out1_2(1),
      O => \Add4_out1_i_14__0_n_0\
    );
\Add4_out1_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(1),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add4_out1_3(1),
      I3 => Add4_out1_4(1),
      O => \Add4_out1_i_14__1_n_0\
    );
\Add4_out1_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(1),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add4_out1_5(1),
      I3 => Add4_out1_6(1),
      O => \Add4_out1_i_14__2_n_0\
    );
Add4_out1_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(0),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add4_out1(0),
      I3 => Add4_out1_0(0),
      O => Add4_out1_i_15_n_0
    );
\Add4_out1_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(0),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add4_out1_1(0),
      I3 => Add4_out1_2(0),
      O => \Add4_out1_i_15__0_n_0\
    );
\Add4_out1_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(0),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add4_out1_3(0),
      I3 => Add4_out1_4(0),
      O => \Add4_out1_i_15__1_n_0\
    );
\Add4_out1_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(0),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add4_out1_5(0),
      I3 => Add4_out1_6(0),
      O => \Add4_out1_i_15__2_n_0\
    );
Add4_out1_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => Add4_out1_i_3_n_0,
      CO(3) => \Cr_1_reg[7]_2\(0),
      CO(2) => Add4_out1_i_2_n_1,
      CO(1) => Add4_out1_i_2_n_2,
      CO(0) => Add4_out1_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^cr_1_reg[7]_0\(7 downto 4),
      O(3 downto 0) => \Cr_1_reg[7]_1\(7 downto 4),
      S(3) => Add4_out1_i_8_n_0,
      S(2) => Add4_out1_i_9_n_0,
      S(1) => Add4_out1_i_10_n_0,
      S(0) => Add4_out1_i_11_n_0
    );
\Add4_out1_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Add4_out1_i_3__0_n_0\,
      CO(3) => \Cr_1_reg[7]_4\(0),
      CO(2) => \Add4_out1_i_2__0_n_1\,
      CO(1) => \Add4_out1_i_2__0_n_2\,
      CO(0) => \Add4_out1_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cr_1_reg[7]_0\(7 downto 4),
      O(3 downto 0) => \Cr_1_reg[7]_3\(7 downto 4),
      S(3) => \Add4_out1_i_8__0_n_0\,
      S(2) => \Add4_out1_i_9__0_n_0\,
      S(1) => \Add4_out1_i_10__0_n_0\,
      S(0) => \Add4_out1_i_11__0_n_0\
    );
\Add4_out1_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Add4_out1_i_3__1_n_0\,
      CO(3) => \Cr_1_reg[7]_6\(0),
      CO(2) => \Add4_out1_i_2__1_n_1\,
      CO(1) => \Add4_out1_i_2__1_n_2\,
      CO(0) => \Add4_out1_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cr_1_reg[7]_0\(7 downto 4),
      O(3 downto 0) => \Cr_1_reg[7]_5\(7 downto 4),
      S(3) => \Add4_out1_i_8__1_n_0\,
      S(2) => \Add4_out1_i_9__1_n_0\,
      S(1) => \Add4_out1_i_10__1_n_0\,
      S(0) => \Add4_out1_i_11__1_n_0\
    );
\Add4_out1_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Add4_out1_i_3__2_n_0\,
      CO(3) => \Cr_1_reg[7]_8\(0),
      CO(2) => \Add4_out1_i_2__2_n_1\,
      CO(1) => \Add4_out1_i_2__2_n_2\,
      CO(0) => \Add4_out1_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cr_1_reg[7]_0\(7 downto 4),
      O(3 downto 0) => \Cr_1_reg[7]_7\(7 downto 4),
      S(3) => \Add4_out1_i_8__2_n_0\,
      S(2) => \Add4_out1_i_9__2_n_0\,
      S(1) => \Add4_out1_i_10__2_n_0\,
      S(0) => \Add4_out1_i_11__2_n_0\
    );
Add4_out1_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => Add4_out1_7(0),
      CO(3) => Add4_out1_i_3_n_0,
      CO(2) => Add4_out1_i_3_n_1,
      CO(1) => Add4_out1_i_3_n_2,
      CO(0) => Add4_out1_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^cr_1_reg[7]_0\(3 downto 0),
      O(3 downto 0) => \Cr_1_reg[7]_1\(3 downto 0),
      S(3) => Add4_out1_i_12_n_0,
      S(2) => Add4_out1_i_13_n_0,
      S(1) => Add4_out1_i_14_n_0,
      S(0) => Add4_out1_i_15_n_0
    );
\Add4_out1_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Add4_out1_8(0),
      CO(3) => \Add4_out1_i_3__0_n_0\,
      CO(2) => \Add4_out1_i_3__0_n_1\,
      CO(1) => \Add4_out1_i_3__0_n_2\,
      CO(0) => \Add4_out1_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cr_1_reg[7]_0\(3 downto 0),
      O(3 downto 0) => \Cr_1_reg[7]_3\(3 downto 0),
      S(3) => \Add4_out1_i_12__0_n_0\,
      S(2) => \Add4_out1_i_13__0_n_0\,
      S(1) => \Add4_out1_i_14__0_n_0\,
      S(0) => \Add4_out1_i_15__0_n_0\
    );
\Add4_out1_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => Add4_out1_9(0),
      CO(3) => \Add4_out1_i_3__1_n_0\,
      CO(2) => \Add4_out1_i_3__1_n_1\,
      CO(1) => \Add4_out1_i_3__1_n_2\,
      CO(0) => \Add4_out1_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cr_1_reg[7]_0\(3 downto 0),
      O(3 downto 0) => \Cr_1_reg[7]_5\(3 downto 0),
      S(3) => \Add4_out1_i_12__1_n_0\,
      S(2) => \Add4_out1_i_13__1_n_0\,
      S(1) => \Add4_out1_i_14__1_n_0\,
      S(0) => \Add4_out1_i_15__1_n_0\
    );
\Add4_out1_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => Add4_out1_10(0),
      CO(3) => \Add4_out1_i_3__2_n_0\,
      CO(2) => \Add4_out1_i_3__2_n_1\,
      CO(1) => \Add4_out1_i_3__2_n_2\,
      CO(0) => \Add4_out1_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cr_1_reg[7]_0\(3 downto 0),
      O(3 downto 0) => \Cr_1_reg[7]_7\(3 downto 0),
      S(3) => \Add4_out1_i_12__2_n_0\,
      S(2) => \Add4_out1_i_13__2_n_0\,
      S(1) => \Add4_out1_i_14__2_n_0\,
      S(0) => \Add4_out1_i_15__2_n_0\
    );
Add4_out1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(7),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add4_out1(7),
      I3 => Add4_out1_0(7),
      O => Add4_out1_i_8_n_0
    );
\Add4_out1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(7),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add4_out1_1(7),
      I3 => Add4_out1_2(7),
      O => \Add4_out1_i_8__0_n_0\
    );
\Add4_out1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(7),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add4_out1_3(7),
      I3 => Add4_out1_4(7),
      O => \Add4_out1_i_8__1_n_0\
    );
\Add4_out1_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(7),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add4_out1_5(7),
      I3 => Add4_out1_6(7),
      O => \Add4_out1_i_8__2_n_0\
    );
Add4_out1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(6),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Add4_out1(6),
      I3 => Add4_out1_0(6),
      O => Add4_out1_i_9_n_0
    );
\Add4_out1_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(6),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Add4_out1_1(6),
      I3 => Add4_out1_2(6),
      O => \Add4_out1_i_9__0_n_0\
    );
\Add4_out1_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(6),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Add4_out1_3(6),
      I3 => Add4_out1_4(6),
      O => \Add4_out1_i_9__1_n_0\
    );
\Add4_out1_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^cr_1_reg[7]_0\(6),
      I1 => \^validout_1_reg_rep_0\,
      I2 => Add4_out1_5(6),
      I3 => Add4_out1_6(6),
      O => \Add4_out1_i_9__2_n_0\
    );
\Cb_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay2(0),
      O => \Cb_1[0]_i_1_n_0\
    );
\Cb_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay2(1),
      O => \Cb_1[1]_i_1_n_0\
    );
\Cb_1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay2(2),
      O => \Cb_1[2]_i_1_n_0\
    );
\Cb_1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay2(3),
      O => \Cb_1[3]_i_1_n_0\
    );
\Cb_1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay2(4),
      O => \Cb_1[4]_i_1_n_0\
    );
\Cb_1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay2(5),
      O => \Cb_1[5]_i_1_n_0\
    );
\Cb_1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay2(6),
      O => \Cb_1[6]_i_1_n_0\
    );
\Cb_1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay2(7),
      O => \Cb_1[7]_i_1_n_0\
    );
\Cb_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cb_1[0]_i_1_n_0\,
      Q => \^cb_1_reg[7]_0\(0)
    );
\Cb_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cb_1[1]_i_1_n_0\,
      Q => \^cb_1_reg[7]_0\(1)
    );
\Cb_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cb_1[2]_i_1_n_0\,
      Q => \^cb_1_reg[7]_0\(2)
    );
\Cb_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cb_1[3]_i_1_n_0\,
      Q => \^cb_1_reg[7]_0\(3)
    );
\Cb_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cb_1[4]_i_1_n_0\,
      Q => \^cb_1_reg[7]_0\(4)
    );
\Cb_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cb_1[5]_i_1_n_0\,
      Q => \^cb_1_reg[7]_0\(5)
    );
\Cb_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cb_1[6]_i_1_n_0\,
      Q => \^cb_1_reg[7]_0\(6)
    );
\Cb_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cb_1[7]_i_1_n_0\,
      Q => \^cb_1_reg[7]_0\(7)
    );
\Cr_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay3(0),
      O => \Cr_1[0]_i_1_n_0\
    );
\Cr_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay3(1),
      O => \Cr_1[1]_i_1_n_0\
    );
\Cr_1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay3(2),
      O => \Cr_1[2]_i_1_n_0\
    );
\Cr_1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay3(3),
      O => \Cr_1[3]_i_1_n_0\
    );
\Cr_1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay3(4),
      O => \Cr_1[4]_i_1_n_0\
    );
\Cr_1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay3(5),
      O => \Cr_1[5]_i_1_n_0\
    );
\Cr_1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay3(6),
      O => \Cr_1[6]_i_1_n_0\
    );
\Cr_1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay3(7),
      O => \Cr_1[7]_i_1_n_0\
    );
\Cr_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cr_1[0]_i_1_n_0\,
      Q => \^cr_1_reg[7]_0\(0)
    );
\Cr_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cr_1[1]_i_1_n_0\,
      Q => \^cr_1_reg[7]_0\(1)
    );
\Cr_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cr_1[2]_i_1_n_0\,
      Q => \^cr_1_reg[7]_0\(2)
    );
\Cr_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cr_1[3]_i_1_n_0\,
      Q => \^cr_1_reg[7]_0\(3)
    );
\Cr_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cr_1[4]_i_1_n_0\,
      Q => \^cr_1_reg[7]_0\(4)
    );
\Cr_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cr_1[5]_i_1_n_0\,
      Q => \^cr_1_reg[7]_0\(5)
    );
\Cr_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cr_1[6]_i_1_n_0\,
      Q => \^cr_1_reg[7]_0\(6)
    );
\Cr_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Cr_1[7]_i_1_n_0\,
      Q => \^cr_1_reg[7]_0\(7)
    );
Product_out1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1(5),
      I3 => Product_out1_0(5),
      O => Product_out1_i_10_n_0
    );
\Product_out1_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1_1(5),
      I3 => Product_out1_2(5),
      O => \Product_out1_i_10__0_n_0\
    );
\Product_out1_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Product_out1_3(5),
      I3 => Product_out1_4(5),
      O => \Product_out1_i_10__1_n_0\
    );
\Product_out1_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Product_out1_5(5),
      I3 => Product_out1_6(5),
      O => \Product_out1_i_10__2_n_0\
    );
Product_out1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1(4),
      I3 => Product_out1_0(4),
      O => Product_out1_i_11_n_0
    );
\Product_out1_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1_1(4),
      I3 => Product_out1_2(4),
      O => \Product_out1_i_11__0_n_0\
    );
\Product_out1_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Product_out1_3(4),
      I3 => Product_out1_4(4),
      O => \Product_out1_i_11__1_n_0\
    );
\Product_out1_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Product_out1_5(4),
      I3 => Product_out1_6(4),
      O => \Product_out1_i_11__2_n_0\
    );
Product_out1_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1(3),
      I3 => Product_out1_0(3),
      O => Product_out1_i_12_n_0
    );
\Product_out1_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1_1(3),
      I3 => Product_out1_2(3),
      O => \Product_out1_i_12__0_n_0\
    );
\Product_out1_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Product_out1_3(3),
      I3 => Product_out1_4(3),
      O => \Product_out1_i_12__1_n_0\
    );
\Product_out1_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Product_out1_5(3),
      I3 => Product_out1_6(3),
      O => \Product_out1_i_12__2_n_0\
    );
Product_out1_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1(2),
      I3 => Product_out1_0(2),
      O => Product_out1_i_13_n_0
    );
\Product_out1_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1_1(2),
      I3 => Product_out1_2(2),
      O => \Product_out1_i_13__0_n_0\
    );
\Product_out1_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Product_out1_3(2),
      I3 => Product_out1_4(2),
      O => \Product_out1_i_13__1_n_0\
    );
\Product_out1_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Product_out1_5(2),
      I3 => Product_out1_6(2),
      O => \Product_out1_i_13__2_n_0\
    );
Product_out1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1(1),
      I3 => Product_out1_0(1),
      O => Product_out1_i_14_n_0
    );
\Product_out1_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1_1(1),
      I3 => Product_out1_2(1),
      O => \Product_out1_i_14__0_n_0\
    );
\Product_out1_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Product_out1_3(1),
      I3 => Product_out1_4(1),
      O => \Product_out1_i_14__1_n_0\
    );
\Product_out1_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Product_out1_5(1),
      I3 => Product_out1_6(1),
      O => \Product_out1_i_14__2_n_0\
    );
Product_out1_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1(0),
      I3 => Product_out1_0(0),
      O => Product_out1_i_15_n_0
    );
\Product_out1_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1_1(0),
      I3 => Product_out1_2(0),
      O => \Product_out1_i_15__0_n_0\
    );
\Product_out1_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Product_out1_3(0),
      I3 => Product_out1_4(0),
      O => \Product_out1_i_15__1_n_0\
    );
\Product_out1_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Product_out1_5(0),
      I3 => Product_out1_6(0),
      O => \Product_out1_i_15__2_n_0\
    );
Product_out1_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => Product_out1_i_3_n_0,
      CO(3) => \Y_1_reg[7]_0\(0),
      CO(2) => Product_out1_i_2_n_1,
      CO(1) => Product_out1_i_2_n_2,
      CO(0) => Product_out1_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => A(7 downto 4),
      S(3) => Product_out1_i_8_n_0,
      S(2) => Product_out1_i_9_n_0,
      S(1) => Product_out1_i_10_n_0,
      S(0) => Product_out1_i_11_n_0
    );
\Product_out1_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product_out1_i_3__0_n_0\,
      CO(3) => \Y_1_reg[7]_2\(0),
      CO(2) => \Product_out1_i_2__0_n_1\,
      CO(1) => \Product_out1_i_2__0_n_2\,
      CO(0) => \Product_out1_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => \Y_1_reg[7]_1\(7 downto 4),
      S(3) => \Product_out1_i_8__0_n_0\,
      S(2) => \Product_out1_i_9__0_n_0\,
      S(1) => \Product_out1_i_10__0_n_0\,
      S(0) => \Product_out1_i_11__0_n_0\
    );
\Product_out1_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product_out1_i_3__1_n_0\,
      CO(3) => \Y_1_reg[7]_4\(0),
      CO(2) => \Product_out1_i_2__1_n_1\,
      CO(1) => \Product_out1_i_2__1_n_2\,
      CO(0) => \Product_out1_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => \Y_1_reg[7]_3\(7 downto 4),
      S(3) => \Product_out1_i_8__1_n_0\,
      S(2) => \Product_out1_i_9__1_n_0\,
      S(1) => \Product_out1_i_10__1_n_0\,
      S(0) => \Product_out1_i_11__1_n_0\
    );
\Product_out1_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product_out1_i_3__2_n_0\,
      CO(3) => \Y_1_reg[7]_6\(0),
      CO(2) => \Product_out1_i_2__2_n_1\,
      CO(1) => \Product_out1_i_2__2_n_2\,
      CO(0) => \Product_out1_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => \Y_1_reg[7]_5\(7 downto 4),
      S(3) => \Product_out1_i_8__2_n_0\,
      S(2) => \Product_out1_i_9__2_n_0\,
      S(1) => \Product_out1_i_10__2_n_0\,
      S(0) => \Product_out1_i_11__2_n_0\
    );
Product_out1_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => Product_out1_7(0),
      CO(3) => Product_out1_i_3_n_0,
      CO(2) => Product_out1_i_3_n_1,
      CO(1) => Product_out1_i_3_n_2,
      CO(0) => Product_out1_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => A(3 downto 0),
      S(3) => Product_out1_i_12_n_0,
      S(2) => Product_out1_i_13_n_0,
      S(1) => Product_out1_i_14_n_0,
      S(0) => Product_out1_i_15_n_0
    );
\Product_out1_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Product_out1_8(0),
      CO(3) => \Product_out1_i_3__0_n_0\,
      CO(2) => \Product_out1_i_3__0_n_1\,
      CO(1) => \Product_out1_i_3__0_n_2\,
      CO(0) => \Product_out1_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \Y_1_reg[7]_1\(3 downto 0),
      S(3) => \Product_out1_i_12__0_n_0\,
      S(2) => \Product_out1_i_13__0_n_0\,
      S(1) => \Product_out1_i_14__0_n_0\,
      S(0) => \Product_out1_i_15__0_n_0\
    );
\Product_out1_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => Product_out1_9(0),
      CO(3) => \Product_out1_i_3__1_n_0\,
      CO(2) => \Product_out1_i_3__1_n_1\,
      CO(1) => \Product_out1_i_3__1_n_2\,
      CO(0) => \Product_out1_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \Y_1_reg[7]_3\(3 downto 0),
      S(3) => \Product_out1_i_12__1_n_0\,
      S(2) => \Product_out1_i_13__1_n_0\,
      S(1) => \Product_out1_i_14__1_n_0\,
      S(0) => \Product_out1_i_15__1_n_0\
    );
\Product_out1_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => Product_out1_10(0),
      CO(3) => \Product_out1_i_3__2_n_0\,
      CO(2) => \Product_out1_i_3__2_n_1\,
      CO(1) => \Product_out1_i_3__2_n_2\,
      CO(0) => \Product_out1_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \Y_1_reg[7]_5\(3 downto 0),
      S(3) => \Product_out1_i_12__2_n_0\,
      S(2) => \Product_out1_i_13__2_n_0\,
      S(1) => \Product_out1_i_14__2_n_0\,
      S(0) => \Product_out1_i_15__2_n_0\
    );
Product_out1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^color_space_converter_out2_valid\,
      I2 => Product_out1(7),
      I3 => Product_out1_0(7),
      O => Product_out1_i_8_n_0
    );
\Product_out1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1_1(7),
      I3 => Product_out1_2(7),
      O => \Product_out1_i_8__0_n_0\
    );
\Product_out1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Product_out1_3(7),
      I3 => Product_out1_4(7),
      O => \Product_out1_i_8__1_n_0\
    );
\Product_out1_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Product_out1_5(7),
      I3 => Product_out1_6(7),
      O => \Product_out1_i_8__2_n_0\
    );
Product_out1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1(6),
      I3 => Product_out1_0(6),
      O => Product_out1_i_9_n_0
    );
\Product_out1_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^validout_1_reg_rep__2_0\,
      I2 => Product_out1_1(6),
      I3 => Product_out1_2(6),
      O => \Product_out1_i_9__0_n_0\
    );
\Product_out1_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^validout_1_reg_rep__1_0\,
      I2 => Product_out1_3(6),
      I3 => Product_out1_4(6),
      O => \Product_out1_i_9__1_n_0\
    );
\Product_out1_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^validout_1_reg_rep__0_0\,
      I2 => Product_out1_5(6),
      I3 => Product_out1_6(6),
      O => \Product_out1_i_9__2_n_0\
    );
\S1_down_delay1[22]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay13_reg_reg[1]_20\(20),
      O => \S1_down_delay1[22]_i_2_n_0\
    );
\S1_down_delay1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(0),
      Q => S1_down_delay1(0)
    );
\S1_down_delay1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(10),
      Q => S1_down_delay1(10)
    );
\S1_down_delay1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(11),
      Q => S1_down_delay1(11)
    );
\S1_down_delay1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(12),
      Q => S1_down_delay1(12)
    );
\S1_down_delay1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(13),
      Q => S1_down_delay1(13)
    );
\S1_down_delay1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(14),
      Q => S1_down_delay1(14)
    );
\S1_down_delay1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(15),
      Q => S1_down_delay1(15)
    );
\S1_down_delay1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(16),
      Q => S1_down_delay1(16)
    );
\S1_down_delay1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(17),
      Q => S1_down_delay1(17)
    );
\S1_down_delay1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(18),
      Q => S1_down_delay1(18)
    );
\S1_down_delay1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down1(19),
      Q => S1_down_delay1(19)
    );
\S1_down_delay1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(1),
      Q => S1_down_delay1(1)
    );
\S1_down_delay1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down1(20),
      Q => S1_down_delay1(20)
    );
\S1_down_delay1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down1(21),
      Q => S1_down_delay1(21)
    );
\S1_down_delay1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down1(22),
      Q => S1_down_delay1(22)
    );
\S1_down_delay1_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S1_down_delay1_reg[22]_i_1_n_0\,
      CO(2) => \S1_down_delay1_reg[22]_i_1_n_1\,
      CO(1) => \S1_down_delay1_reg[22]_i_1_n_2\,
      CO(0) => \S1_down_delay1_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \multiOutDelay13_reg_reg[1]_20\(20),
      DI(0) => '0',
      O(3 downto 0) => S1_down1(22 downto 19),
      S(3) => \multiOutDelay13_reg_reg[1]_20\(24),
      S(2) => \multiOutDelay13_reg_reg[1]_20\(21),
      S(1) => \S1_down_delay1[22]_i_2_n_0\,
      S(0) => \multiOutDelay13_reg_reg[1]_20\(19)
    );
\S1_down_delay1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down1(23),
      Q => S1_down_delay1(23)
    );
\S1_down_delay1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down1(24),
      Q => S1_down_delay1(24)
    );
\S1_down_delay1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down1(25),
      Q => S1_down_delay1(25)
    );
\S1_down_delay1_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_down_delay1_reg[22]_i_1_n_0\,
      CO(3 downto 2) => \NLW_S1_down_delay1_reg[25]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \S1_down_delay1_reg[25]_i_1_n_2\,
      CO(0) => \S1_down_delay1_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3) => \NLW_S1_down_delay1_reg[25]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => S1_down1(25 downto 23),
      S(3 downto 2) => B"01",
      S(1) => \multiOutDelay13_reg_reg[1]_20\(24),
      S(0) => \multiOutDelay13_reg_reg[1]_20\(24)
    );
\S1_down_delay1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(2),
      Q => S1_down_delay1(2)
    );
\S1_down_delay1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(3),
      Q => S1_down_delay1(3)
    );
\S1_down_delay1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(4),
      Q => S1_down_delay1(4)
    );
\S1_down_delay1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(5),
      Q => S1_down_delay1(5)
    );
\S1_down_delay1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(6),
      Q => S1_down_delay1(6)
    );
\S1_down_delay1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(7),
      Q => S1_down_delay1(7)
    );
\S1_down_delay1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(8),
      Q => S1_down_delay1(8)
    );
\S1_down_delay1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[1]_20\(9),
      Q => S1_down_delay1(9)
    );
\S1_down_delay2[25]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay23_reg_reg[1]_27\(23),
      O => \S1_down_delay2[25]_i_2_n_0\
    );
\S1_down_delay2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(0),
      Q => S1_down_delay2(0)
    );
\S1_down_delay2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(10),
      Q => S1_down_delay2(10)
    );
\S1_down_delay2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(11),
      Q => S1_down_delay2(11)
    );
\S1_down_delay2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(12),
      Q => S1_down_delay2(12)
    );
\S1_down_delay2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(13),
      Q => S1_down_delay2(13)
    );
\S1_down_delay2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(14),
      Q => S1_down_delay2(14)
    );
\S1_down_delay2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(15),
      Q => S1_down_delay2(15)
    );
\S1_down_delay2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(16),
      Q => S1_down_delay2(16)
    );
\S1_down_delay2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(17),
      Q => S1_down_delay2(17)
    );
\S1_down_delay2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(18),
      Q => S1_down_delay2(18)
    );
\S1_down_delay2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(19),
      Q => S1_down_delay2(19)
    );
\S1_down_delay2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(1),
      Q => S1_down_delay2(1)
    );
\S1_down_delay2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(20),
      Q => S1_down_delay2(20)
    );
\S1_down_delay2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(21),
      Q => S1_down_delay2(21)
    );
\S1_down_delay2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down2(22),
      Q => S1_down_delay2(22)
    );
\S1_down_delay2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down2(23),
      Q => S1_down_delay2(23)
    );
\S1_down_delay2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down2(24),
      Q => S1_down_delay2(24)
    );
\S1_down_delay2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down2(25),
      Q => S1_down_delay2(25)
    );
\S1_down_delay2_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_S1_down_delay2_reg[25]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \S1_down_delay2_reg[25]_i_1_n_1\,
      CO(1) => \S1_down_delay2_reg[25]_i_1_n_2\,
      CO(0) => \S1_down_delay2_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"01",
      DI(1) => \multiOutDelay23_reg_reg[1]_27\(23),
      DI(0) => '0',
      O(3 downto 0) => S1_down2(25 downto 22),
      S(3) => '1',
      S(2) => \multiOutDelay23_reg_reg[1]_27\(24),
      S(1) => \S1_down_delay2[25]_i_2_n_0\,
      S(0) => \multiOutDelay23_reg_reg[1]_27\(22)
    );
\S1_down_delay2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(2),
      Q => S1_down_delay2(2)
    );
\S1_down_delay2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(3),
      Q => S1_down_delay2(3)
    );
\S1_down_delay2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(4),
      Q => S1_down_delay2(4)
    );
\S1_down_delay2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(5),
      Q => S1_down_delay2(5)
    );
\S1_down_delay2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(6),
      Q => S1_down_delay2(6)
    );
\S1_down_delay2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(7),
      Q => S1_down_delay2(7)
    );
\S1_down_delay2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(8),
      Q => S1_down_delay2(8)
    );
\S1_down_delay2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[1]_27\(9),
      Q => S1_down_delay2(9)
    );
\S1_down_delay3[25]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay33_reg_reg[1]_30\(24),
      O => \S1_down_delay3[25]_i_2_n_0\
    );
\S1_down_delay3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(0),
      Q => S1_down_delay3(0)
    );
\S1_down_delay3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(10),
      Q => S1_down_delay3(10)
    );
\S1_down_delay3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(11),
      Q => S1_down_delay3(11)
    );
\S1_down_delay3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(12),
      Q => S1_down_delay3(12)
    );
\S1_down_delay3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(13),
      Q => S1_down_delay3(13)
    );
\S1_down_delay3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(14),
      Q => S1_down_delay3(14)
    );
\S1_down_delay3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(15),
      Q => S1_down_delay3(15)
    );
\S1_down_delay3_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(16),
      Q => S1_down_delay3(16)
    );
\S1_down_delay3_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(17),
      Q => S1_down_delay3(17)
    );
\S1_down_delay3_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(18),
      Q => S1_down_delay3(18)
    );
\S1_down_delay3_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(19),
      Q => S1_down_delay3(19)
    );
\S1_down_delay3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(1),
      Q => S1_down_delay3(1)
    );
\S1_down_delay3_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(20),
      Q => S1_down_delay3(20)
    );
\S1_down_delay3_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(21),
      Q => S1_down_delay3(21)
    );
\S1_down_delay3_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down3(22),
      Q => S1_down_delay3(22)
    );
\S1_down_delay3_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down3(23),
      Q => S1_down_delay3(23)
    );
\S1_down_delay3_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down3(24),
      Q => S1_down_delay3(24)
    );
\S1_down_delay3_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_down3(25),
      Q => S1_down_delay3(25)
    );
\S1_down_delay3_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_S1_down_delay3_reg[25]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \S1_down_delay3_reg[25]_i_1_n_1\,
      CO(1) => \S1_down_delay3_reg[25]_i_1_n_2\,
      CO(0) => \S1_down_delay3_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"01",
      DI(1) => \multiOutDelay33_reg_reg[1]_30\(24),
      DI(0) => '0',
      O(3 downto 0) => S1_down3(25 downto 22),
      S(3) => '1',
      S(2) => \multiOutDelay33_reg_reg[1]_30\(24),
      S(1) => \S1_down_delay3[25]_i_2_n_0\,
      S(0) => \multiOutDelay33_reg_reg[1]_30\(24)
    );
\S1_down_delay3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(2),
      Q => S1_down_delay3(2)
    );
\S1_down_delay3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(3),
      Q => S1_down_delay3(3)
    );
\S1_down_delay3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(4),
      Q => S1_down_delay3(4)
    );
\S1_down_delay3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(5),
      Q => S1_down_delay3(5)
    );
\S1_down_delay3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(6),
      Q => S1_down_delay3(6)
    );
\S1_down_delay3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(7),
      Q => S1_down_delay3(7)
    );
\S1_down_delay3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(8),
      Q => S1_down_delay3(8)
    );
\S1_down_delay3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[1]_30\(9),
      Q => S1_down_delay3(9)
    );
\S1_up_delay1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(11),
      I1 => \multiOutDelay12_reg_reg[1]_23\(11),
      O => \S1_up_delay1[11]_i_2_n_0\
    );
\S1_up_delay1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(10),
      I1 => \multiOutDelay12_reg_reg[1]_23\(10),
      O => \S1_up_delay1[11]_i_3_n_0\
    );
\S1_up_delay1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(9),
      I1 => \multiOutDelay12_reg_reg[1]_23\(9),
      O => \S1_up_delay1[11]_i_4_n_0\
    );
\S1_up_delay1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(8),
      I1 => \multiOutDelay12_reg_reg[1]_23\(8),
      O => \S1_up_delay1[11]_i_5_n_0\
    );
\S1_up_delay1[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(15),
      I1 => \multiOutDelay12_reg_reg[1]_23\(15),
      O => \S1_up_delay1[15]_i_2_n_0\
    );
\S1_up_delay1[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(14),
      I1 => \multiOutDelay12_reg_reg[1]_23\(14),
      O => \S1_up_delay1[15]_i_3_n_0\
    );
\S1_up_delay1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(13),
      I1 => \multiOutDelay12_reg_reg[1]_23\(13),
      O => \S1_up_delay1[15]_i_4_n_0\
    );
\S1_up_delay1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(12),
      I1 => \multiOutDelay12_reg_reg[1]_23\(12),
      O => \S1_up_delay1[15]_i_5_n_0\
    );
\S1_up_delay1[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(19),
      I1 => \multiOutDelay12_reg_reg[1]_23\(19),
      O => \S1_up_delay1[19]_i_2_n_0\
    );
\S1_up_delay1[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(18),
      I1 => \multiOutDelay12_reg_reg[1]_23\(18),
      O => \S1_up_delay1[19]_i_3_n_0\
    );
\S1_up_delay1[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(17),
      I1 => \multiOutDelay12_reg_reg[1]_23\(17),
      O => \S1_up_delay1[19]_i_4_n_0\
    );
\S1_up_delay1[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(16),
      I1 => \multiOutDelay12_reg_reg[1]_23\(16),
      O => \S1_up_delay1[19]_i_5_n_0\
    );
\S1_up_delay1[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(23),
      I1 => \multiOutDelay12_reg_reg[1]_23\(23),
      O => \S1_up_delay1[23]_i_2_n_0\
    );
\S1_up_delay1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(22),
      I1 => \multiOutDelay12_reg_reg[1]_23\(22),
      O => \S1_up_delay1[23]_i_3_n_0\
    );
\S1_up_delay1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(21),
      I1 => \multiOutDelay12_reg_reg[1]_23\(21),
      O => \S1_up_delay1[23]_i_4_n_0\
    );
\S1_up_delay1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(20),
      I1 => \multiOutDelay12_reg_reg[1]_23\(20),
      O => \S1_up_delay1[23]_i_5_n_0\
    );
\S1_up_delay1[25]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(24),
      O => \S1_up_delay1[25]_i_2_n_0\
    );
\S1_up_delay1[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(24),
      I1 => \multiOutDelay12_reg_reg[1]_23\(24),
      O => \S1_up_delay1[25]_i_3_n_0\
    );
\S1_up_delay1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(3),
      I1 => \multiOutDelay12_reg_reg[1]_23\(3),
      O => \S1_up_delay1[3]_i_2_n_0\
    );
\S1_up_delay1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(2),
      I1 => \multiOutDelay12_reg_reg[1]_23\(2),
      O => \S1_up_delay1[3]_i_3_n_0\
    );
\S1_up_delay1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(1),
      I1 => \multiOutDelay12_reg_reg[1]_23\(1),
      O => \S1_up_delay1[3]_i_4_n_0\
    );
\S1_up_delay1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(0),
      I1 => \multiOutDelay12_reg_reg[1]_23\(0),
      O => \S1_up_delay1[3]_i_5_n_0\
    );
\S1_up_delay1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(7),
      I1 => \multiOutDelay12_reg_reg[1]_23\(7),
      O => \S1_up_delay1[7]_i_2_n_0\
    );
\S1_up_delay1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(6),
      I1 => \multiOutDelay12_reg_reg[1]_23\(6),
      O => \S1_up_delay1[7]_i_3_n_0\
    );
\S1_up_delay1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(5),
      I1 => \multiOutDelay12_reg_reg[1]_23\(5),
      O => \S1_up_delay1[7]_i_4_n_0\
    );
\S1_up_delay1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg[1]_26\(4),
      I1 => \multiOutDelay12_reg_reg[1]_23\(4),
      O => \S1_up_delay1[7]_i_5_n_0\
    );
\S1_up_delay1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(0),
      Q => S1_up_delay1(0)
    );
\S1_up_delay1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(10),
      Q => S1_up_delay1(10)
    );
\S1_up_delay1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(11),
      Q => S1_up_delay1(11)
    );
\S1_up_delay1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay1_reg[7]_i_1_n_0\,
      CO(3) => \S1_up_delay1_reg[11]_i_1_n_0\,
      CO(2) => \S1_up_delay1_reg[11]_i_1_n_1\,
      CO(1) => \S1_up_delay1_reg[11]_i_1_n_2\,
      CO(0) => \S1_up_delay1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay11_reg_reg[1]_26\(11 downto 8),
      O(3 downto 0) => S1_up1(11 downto 8),
      S(3) => \S1_up_delay1[11]_i_2_n_0\,
      S(2) => \S1_up_delay1[11]_i_3_n_0\,
      S(1) => \S1_up_delay1[11]_i_4_n_0\,
      S(0) => \S1_up_delay1[11]_i_5_n_0\
    );
\S1_up_delay1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(12),
      Q => S1_up_delay1(12)
    );
\S1_up_delay1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(13),
      Q => S1_up_delay1(13)
    );
\S1_up_delay1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(14),
      Q => S1_up_delay1(14)
    );
\S1_up_delay1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(15),
      Q => S1_up_delay1(15)
    );
\S1_up_delay1_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay1_reg[11]_i_1_n_0\,
      CO(3) => \S1_up_delay1_reg[15]_i_1_n_0\,
      CO(2) => \S1_up_delay1_reg[15]_i_1_n_1\,
      CO(1) => \S1_up_delay1_reg[15]_i_1_n_2\,
      CO(0) => \S1_up_delay1_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay11_reg_reg[1]_26\(15 downto 12),
      O(3 downto 0) => S1_up1(15 downto 12),
      S(3) => \S1_up_delay1[15]_i_2_n_0\,
      S(2) => \S1_up_delay1[15]_i_3_n_0\,
      S(1) => \S1_up_delay1[15]_i_4_n_0\,
      S(0) => \S1_up_delay1[15]_i_5_n_0\
    );
\S1_up_delay1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(16),
      Q => S1_up_delay1(16)
    );
\S1_up_delay1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(17),
      Q => S1_up_delay1(17)
    );
\S1_up_delay1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(18),
      Q => S1_up_delay1(18)
    );
\S1_up_delay1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(19),
      Q => S1_up_delay1(19)
    );
\S1_up_delay1_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay1_reg[15]_i_1_n_0\,
      CO(3) => \S1_up_delay1_reg[19]_i_1_n_0\,
      CO(2) => \S1_up_delay1_reg[19]_i_1_n_1\,
      CO(1) => \S1_up_delay1_reg[19]_i_1_n_2\,
      CO(0) => \S1_up_delay1_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay11_reg_reg[1]_26\(19 downto 16),
      O(3 downto 0) => S1_up1(19 downto 16),
      S(3) => \S1_up_delay1[19]_i_2_n_0\,
      S(2) => \S1_up_delay1[19]_i_3_n_0\,
      S(1) => \S1_up_delay1[19]_i_4_n_0\,
      S(0) => \S1_up_delay1[19]_i_5_n_0\
    );
\S1_up_delay1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(1),
      Q => S1_up_delay1(1)
    );
\S1_up_delay1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(20),
      Q => S1_up_delay1(20)
    );
\S1_up_delay1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(21),
      Q => S1_up_delay1(21)
    );
\S1_up_delay1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(22),
      Q => S1_up_delay1(22)
    );
\S1_up_delay1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(23),
      Q => S1_up_delay1(23)
    );
\S1_up_delay1_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay1_reg[19]_i_1_n_0\,
      CO(3) => \S1_up_delay1_reg[23]_i_1_n_0\,
      CO(2) => \S1_up_delay1_reg[23]_i_1_n_1\,
      CO(1) => \S1_up_delay1_reg[23]_i_1_n_2\,
      CO(0) => \S1_up_delay1_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay11_reg_reg[1]_26\(23 downto 20),
      O(3 downto 0) => S1_up1(23 downto 20),
      S(3) => \S1_up_delay1[23]_i_2_n_0\,
      S(2) => \S1_up_delay1[23]_i_3_n_0\,
      S(1) => \S1_up_delay1[23]_i_4_n_0\,
      S(0) => \S1_up_delay1[23]_i_5_n_0\
    );
\S1_up_delay1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(24),
      Q => S1_up_delay1(24)
    );
\S1_up_delay1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(25),
      Q => S1_up_delay1(25)
    );
\S1_up_delay1_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay1_reg[23]_i_1_n_0\,
      CO(3 downto 1) => \NLW_S1_up_delay1_reg[25]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \S1_up_delay1_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \S1_up_delay1[25]_i_2_n_0\,
      O(3 downto 2) => \NLW_S1_up_delay1_reg[25]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => S1_up1(25 downto 24),
      S(3 downto 1) => B"001",
      S(0) => \S1_up_delay1[25]_i_3_n_0\
    );
\S1_up_delay1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(2),
      Q => S1_up_delay1(2)
    );
\S1_up_delay1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(3),
      Q => S1_up_delay1(3)
    );
\S1_up_delay1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S1_up_delay1_reg[3]_i_1_n_0\,
      CO(2) => \S1_up_delay1_reg[3]_i_1_n_1\,
      CO(1) => \S1_up_delay1_reg[3]_i_1_n_2\,
      CO(0) => \S1_up_delay1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay11_reg_reg[1]_26\(3 downto 0),
      O(3 downto 0) => S1_up1(3 downto 0),
      S(3) => \S1_up_delay1[3]_i_2_n_0\,
      S(2) => \S1_up_delay1[3]_i_3_n_0\,
      S(1) => \S1_up_delay1[3]_i_4_n_0\,
      S(0) => \S1_up_delay1[3]_i_5_n_0\
    );
\S1_up_delay1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(4),
      Q => S1_up_delay1(4)
    );
\S1_up_delay1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(5),
      Q => S1_up_delay1(5)
    );
\S1_up_delay1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(6),
      Q => S1_up_delay1(6)
    );
\S1_up_delay1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(7),
      Q => S1_up_delay1(7)
    );
\S1_up_delay1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay1_reg[3]_i_1_n_0\,
      CO(3) => \S1_up_delay1_reg[7]_i_1_n_0\,
      CO(2) => \S1_up_delay1_reg[7]_i_1_n_1\,
      CO(1) => \S1_up_delay1_reg[7]_i_1_n_2\,
      CO(0) => \S1_up_delay1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay11_reg_reg[1]_26\(7 downto 4),
      O(3 downto 0) => S1_up1(7 downto 4),
      S(3) => \S1_up_delay1[7]_i_2_n_0\,
      S(2) => \S1_up_delay1[7]_i_3_n_0\,
      S(1) => \S1_up_delay1[7]_i_4_n_0\,
      S(0) => \S1_up_delay1[7]_i_5_n_0\
    );
\S1_up_delay1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(8),
      Q => S1_up_delay1(8)
    );
\S1_up_delay1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up1(9),
      Q => S1_up_delay1(9)
    );
\S1_up_delay2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(11),
      I1 => \multiOutDelay22_reg_reg[1]_28\(11),
      O => \S1_up_delay2[11]_i_2_n_0\
    );
\S1_up_delay2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(10),
      I1 => \multiOutDelay22_reg_reg[1]_28\(10),
      O => \S1_up_delay2[11]_i_3_n_0\
    );
\S1_up_delay2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(9),
      I1 => \multiOutDelay22_reg_reg[1]_28\(9),
      O => \S1_up_delay2[11]_i_4_n_0\
    );
\S1_up_delay2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(8),
      I1 => \multiOutDelay22_reg_reg[1]_28\(8),
      O => \S1_up_delay2[11]_i_5_n_0\
    );
\S1_up_delay2[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(15),
      I1 => \multiOutDelay22_reg_reg[1]_28\(15),
      O => \S1_up_delay2[15]_i_2_n_0\
    );
\S1_up_delay2[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(14),
      I1 => \multiOutDelay22_reg_reg[1]_28\(14),
      O => \S1_up_delay2[15]_i_3_n_0\
    );
\S1_up_delay2[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(13),
      I1 => \multiOutDelay22_reg_reg[1]_28\(13),
      O => \S1_up_delay2[15]_i_4_n_0\
    );
\S1_up_delay2[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(12),
      I1 => \multiOutDelay22_reg_reg[1]_28\(12),
      O => \S1_up_delay2[15]_i_5_n_0\
    );
\S1_up_delay2[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(19),
      I1 => \multiOutDelay22_reg_reg[1]_28\(19),
      O => \S1_up_delay2[19]_i_2_n_0\
    );
\S1_up_delay2[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(18),
      I1 => \multiOutDelay22_reg_reg[1]_28\(18),
      O => \S1_up_delay2[19]_i_3_n_0\
    );
\S1_up_delay2[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(17),
      I1 => \multiOutDelay22_reg_reg[1]_28\(17),
      O => \S1_up_delay2[19]_i_4_n_0\
    );
\S1_up_delay2[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(16),
      I1 => \multiOutDelay22_reg_reg[1]_28\(16),
      O => \S1_up_delay2[19]_i_5_n_0\
    );
\S1_up_delay2[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(24),
      I1 => \multiOutDelay22_reg_reg[1]_28\(23),
      O => \S1_up_delay2[23]_i_2_n_0\
    );
\S1_up_delay2[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(22),
      I1 => \multiOutDelay22_reg_reg[1]_28\(22),
      O => \S1_up_delay2[23]_i_3_n_0\
    );
\S1_up_delay2[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(21),
      I1 => \multiOutDelay22_reg_reg[1]_28\(21),
      O => \S1_up_delay2[23]_i_4_n_0\
    );
\S1_up_delay2[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(20),
      I1 => \multiOutDelay22_reg_reg[1]_28\(20),
      O => \S1_up_delay2[23]_i_5_n_0\
    );
\S1_up_delay2[25]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(24),
      O => \S1_up_delay2[25]_i_2_n_0\
    );
\S1_up_delay2[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(24),
      I1 => \multiOutDelay22_reg_reg[1]_28\(24),
      O => \S1_up_delay2[25]_i_3_n_0\
    );
\S1_up_delay2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(3),
      I1 => \multiOutDelay22_reg_reg[1]_28\(3),
      O => \S1_up_delay2[3]_i_2_n_0\
    );
\S1_up_delay2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(2),
      I1 => \multiOutDelay22_reg_reg[1]_28\(2),
      O => \S1_up_delay2[3]_i_3_n_0\
    );
\S1_up_delay2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(1),
      I1 => \multiOutDelay22_reg_reg[1]_28\(1),
      O => \S1_up_delay2[3]_i_4_n_0\
    );
\S1_up_delay2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(0),
      I1 => \multiOutDelay22_reg_reg[1]_28\(0),
      O => \S1_up_delay2[3]_i_5_n_0\
    );
\S1_up_delay2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(7),
      I1 => \multiOutDelay22_reg_reg[1]_28\(7),
      O => \S1_up_delay2[7]_i_2_n_0\
    );
\S1_up_delay2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(6),
      I1 => \multiOutDelay22_reg_reg[1]_28\(6),
      O => \S1_up_delay2[7]_i_3_n_0\
    );
\S1_up_delay2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(5),
      I1 => \multiOutDelay22_reg_reg[1]_28\(5),
      O => \S1_up_delay2[7]_i_4_n_0\
    );
\S1_up_delay2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay21_reg_reg[1]_29\(4),
      I1 => \multiOutDelay22_reg_reg[1]_28\(4),
      O => \S1_up_delay2[7]_i_5_n_0\
    );
\S1_up_delay2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(0),
      Q => S1_up_delay2(0)
    );
\S1_up_delay2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(10),
      Q => S1_up_delay2(10)
    );
\S1_up_delay2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(11),
      Q => S1_up_delay2(11)
    );
\S1_up_delay2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay2_reg[7]_i_1_n_0\,
      CO(3) => \S1_up_delay2_reg[11]_i_1_n_0\,
      CO(2) => \S1_up_delay2_reg[11]_i_1_n_1\,
      CO(1) => \S1_up_delay2_reg[11]_i_1_n_2\,
      CO(0) => \S1_up_delay2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay21_reg_reg[1]_29\(11 downto 8),
      O(3 downto 0) => S1_up2(11 downto 8),
      S(3) => \S1_up_delay2[11]_i_2_n_0\,
      S(2) => \S1_up_delay2[11]_i_3_n_0\,
      S(1) => \S1_up_delay2[11]_i_4_n_0\,
      S(0) => \S1_up_delay2[11]_i_5_n_0\
    );
\S1_up_delay2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(12),
      Q => S1_up_delay2(12)
    );
\S1_up_delay2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(13),
      Q => S1_up_delay2(13)
    );
\S1_up_delay2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(14),
      Q => S1_up_delay2(14)
    );
\S1_up_delay2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(15),
      Q => S1_up_delay2(15)
    );
\S1_up_delay2_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay2_reg[11]_i_1_n_0\,
      CO(3) => \S1_up_delay2_reg[15]_i_1_n_0\,
      CO(2) => \S1_up_delay2_reg[15]_i_1_n_1\,
      CO(1) => \S1_up_delay2_reg[15]_i_1_n_2\,
      CO(0) => \S1_up_delay2_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay21_reg_reg[1]_29\(15 downto 12),
      O(3 downto 0) => S1_up2(15 downto 12),
      S(3) => \S1_up_delay2[15]_i_2_n_0\,
      S(2) => \S1_up_delay2[15]_i_3_n_0\,
      S(1) => \S1_up_delay2[15]_i_4_n_0\,
      S(0) => \S1_up_delay2[15]_i_5_n_0\
    );
\S1_up_delay2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(16),
      Q => S1_up_delay2(16)
    );
\S1_up_delay2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(17),
      Q => S1_up_delay2(17)
    );
\S1_up_delay2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(18),
      Q => S1_up_delay2(18)
    );
\S1_up_delay2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(19),
      Q => S1_up_delay2(19)
    );
\S1_up_delay2_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay2_reg[15]_i_1_n_0\,
      CO(3) => \S1_up_delay2_reg[19]_i_1_n_0\,
      CO(2) => \S1_up_delay2_reg[19]_i_1_n_1\,
      CO(1) => \S1_up_delay2_reg[19]_i_1_n_2\,
      CO(0) => \S1_up_delay2_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay21_reg_reg[1]_29\(19 downto 16),
      O(3 downto 0) => S1_up2(19 downto 16),
      S(3) => \S1_up_delay2[19]_i_2_n_0\,
      S(2) => \S1_up_delay2[19]_i_3_n_0\,
      S(1) => \S1_up_delay2[19]_i_4_n_0\,
      S(0) => \S1_up_delay2[19]_i_5_n_0\
    );
\S1_up_delay2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(1),
      Q => S1_up_delay2(1)
    );
\S1_up_delay2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(20),
      Q => S1_up_delay2(20)
    );
\S1_up_delay2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(21),
      Q => S1_up_delay2(21)
    );
\S1_up_delay2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(22),
      Q => S1_up_delay2(22)
    );
\S1_up_delay2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(23),
      Q => S1_up_delay2(23)
    );
\S1_up_delay2_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay2_reg[19]_i_1_n_0\,
      CO(3) => \S1_up_delay2_reg[23]_i_1_n_0\,
      CO(2) => \S1_up_delay2_reg[23]_i_1_n_1\,
      CO(1) => \S1_up_delay2_reg[23]_i_1_n_2\,
      CO(0) => \S1_up_delay2_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay21_reg_reg[1]_29\(24),
      DI(2 downto 0) => \multiOutDelay21_reg_reg[1]_29\(22 downto 20),
      O(3 downto 0) => S1_up2(23 downto 20),
      S(3) => \S1_up_delay2[23]_i_2_n_0\,
      S(2) => \S1_up_delay2[23]_i_3_n_0\,
      S(1) => \S1_up_delay2[23]_i_4_n_0\,
      S(0) => \S1_up_delay2[23]_i_5_n_0\
    );
\S1_up_delay2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(24),
      Q => S1_up_delay2(24)
    );
\S1_up_delay2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(25),
      Q => S1_up_delay2(25)
    );
\S1_up_delay2_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay2_reg[23]_i_1_n_0\,
      CO(3 downto 1) => \NLW_S1_up_delay2_reg[25]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \S1_up_delay2_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \S1_up_delay2[25]_i_2_n_0\,
      O(3 downto 2) => \NLW_S1_up_delay2_reg[25]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => S1_up2(25 downto 24),
      S(3 downto 1) => B"001",
      S(0) => \S1_up_delay2[25]_i_3_n_0\
    );
\S1_up_delay2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(2),
      Q => S1_up_delay2(2)
    );
\S1_up_delay2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(3),
      Q => S1_up_delay2(3)
    );
\S1_up_delay2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S1_up_delay2_reg[3]_i_1_n_0\,
      CO(2) => \S1_up_delay2_reg[3]_i_1_n_1\,
      CO(1) => \S1_up_delay2_reg[3]_i_1_n_2\,
      CO(0) => \S1_up_delay2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay21_reg_reg[1]_29\(3 downto 0),
      O(3 downto 0) => S1_up2(3 downto 0),
      S(3) => \S1_up_delay2[3]_i_2_n_0\,
      S(2) => \S1_up_delay2[3]_i_3_n_0\,
      S(1) => \S1_up_delay2[3]_i_4_n_0\,
      S(0) => \S1_up_delay2[3]_i_5_n_0\
    );
\S1_up_delay2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(4),
      Q => S1_up_delay2(4)
    );
\S1_up_delay2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(5),
      Q => S1_up_delay2(5)
    );
\S1_up_delay2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(6),
      Q => S1_up_delay2(6)
    );
\S1_up_delay2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(7),
      Q => S1_up_delay2(7)
    );
\S1_up_delay2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay2_reg[3]_i_1_n_0\,
      CO(3) => \S1_up_delay2_reg[7]_i_1_n_0\,
      CO(2) => \S1_up_delay2_reg[7]_i_1_n_1\,
      CO(1) => \S1_up_delay2_reg[7]_i_1_n_2\,
      CO(0) => \S1_up_delay2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay21_reg_reg[1]_29\(7 downto 4),
      O(3 downto 0) => S1_up2(7 downto 4),
      S(3) => \S1_up_delay2[7]_i_2_n_0\,
      S(2) => \S1_up_delay2[7]_i_3_n_0\,
      S(1) => \S1_up_delay2[7]_i_4_n_0\,
      S(0) => \S1_up_delay2[7]_i_5_n_0\
    );
\S1_up_delay2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(8),
      Q => S1_up_delay2(8)
    );
\S1_up_delay2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2(9),
      Q => S1_up_delay2(9)
    );
\S1_up_delay3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(11),
      I1 => \multiOutDelay32_reg_reg[1]_31\(11),
      O => \S1_up_delay3[11]_i_2_n_0\
    );
\S1_up_delay3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(10),
      I1 => \multiOutDelay32_reg_reg[1]_31\(10),
      O => \S1_up_delay3[11]_i_3_n_0\
    );
\S1_up_delay3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(9),
      I1 => \multiOutDelay32_reg_reg[1]_31\(9),
      O => \S1_up_delay3[11]_i_4_n_0\
    );
\S1_up_delay3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(8),
      I1 => \multiOutDelay32_reg_reg[1]_31\(8),
      O => \S1_up_delay3[11]_i_5_n_0\
    );
\S1_up_delay3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(15),
      I1 => \multiOutDelay32_reg_reg[1]_31\(15),
      O => \S1_up_delay3[15]_i_2_n_0\
    );
\S1_up_delay3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(14),
      I1 => \multiOutDelay32_reg_reg[1]_31\(14),
      O => \S1_up_delay3[15]_i_3_n_0\
    );
\S1_up_delay3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(13),
      I1 => \multiOutDelay32_reg_reg[1]_31\(13),
      O => \S1_up_delay3[15]_i_4_n_0\
    );
\S1_up_delay3[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(12),
      I1 => \multiOutDelay32_reg_reg[1]_31\(12),
      O => \S1_up_delay3[15]_i_5_n_0\
    );
\S1_up_delay3[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(19),
      I1 => \multiOutDelay32_reg_reg[1]_31\(19),
      O => \S1_up_delay3[19]_i_2_n_0\
    );
\S1_up_delay3[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(18),
      I1 => \multiOutDelay32_reg_reg[1]_31\(18),
      O => \S1_up_delay3[19]_i_3_n_0\
    );
\S1_up_delay3[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(17),
      I1 => \multiOutDelay32_reg_reg[1]_31\(17),
      O => \S1_up_delay3[19]_i_4_n_0\
    );
\S1_up_delay3[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(16),
      I1 => \multiOutDelay32_reg_reg[1]_31\(16),
      O => \S1_up_delay3[19]_i_5_n_0\
    );
\S1_up_delay3[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(23),
      I1 => \multiOutDelay32_reg_reg[1]_31\(23),
      O => \S1_up_delay3[23]_i_2_n_0\
    );
\S1_up_delay3[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(22),
      I1 => \multiOutDelay32_reg_reg[1]_31\(22),
      O => \S1_up_delay3[23]_i_3_n_0\
    );
\S1_up_delay3[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(21),
      I1 => \multiOutDelay32_reg_reg[1]_31\(21),
      O => \S1_up_delay3[23]_i_4_n_0\
    );
\S1_up_delay3[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(20),
      I1 => \multiOutDelay32_reg_reg[1]_31\(20),
      O => \S1_up_delay3[23]_i_5_n_0\
    );
\S1_up_delay3[25]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(24),
      O => \S1_up_delay3[25]_i_2_n_0\
    );
\S1_up_delay3[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(24),
      I1 => \multiOutDelay32_reg_reg[1]_31\(24),
      O => \S1_up_delay3[25]_i_3_n_0\
    );
\S1_up_delay3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(3),
      I1 => \multiOutDelay32_reg_reg[1]_31\(3),
      O => \S1_up_delay3[3]_i_2_n_0\
    );
\S1_up_delay3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(2),
      I1 => \multiOutDelay32_reg_reg[1]_31\(2),
      O => \S1_up_delay3[3]_i_3_n_0\
    );
\S1_up_delay3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(1),
      I1 => \multiOutDelay32_reg_reg[1]_31\(1),
      O => \S1_up_delay3[3]_i_4_n_0\
    );
\S1_up_delay3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(0),
      I1 => \multiOutDelay32_reg_reg[1]_31\(0),
      O => \S1_up_delay3[3]_i_5_n_0\
    );
\S1_up_delay3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(7),
      I1 => \multiOutDelay32_reg_reg[1]_31\(7),
      O => \S1_up_delay3[7]_i_2_n_0\
    );
\S1_up_delay3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(6),
      I1 => \multiOutDelay32_reg_reg[1]_31\(6),
      O => \S1_up_delay3[7]_i_3_n_0\
    );
\S1_up_delay3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(5),
      I1 => \multiOutDelay32_reg_reg[1]_31\(5),
      O => \S1_up_delay3[7]_i_4_n_0\
    );
\S1_up_delay3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay31_reg_reg[1]_32\(4),
      I1 => \multiOutDelay32_reg_reg[1]_31\(4),
      O => \S1_up_delay3[7]_i_5_n_0\
    );
\S1_up_delay3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(0),
      Q => S1_up_delay3(0)
    );
\S1_up_delay3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(10),
      Q => S1_up_delay3(10)
    );
\S1_up_delay3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(11),
      Q => S1_up_delay3(11)
    );
\S1_up_delay3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay3_reg[7]_i_1_n_0\,
      CO(3) => \S1_up_delay3_reg[11]_i_1_n_0\,
      CO(2) => \S1_up_delay3_reg[11]_i_1_n_1\,
      CO(1) => \S1_up_delay3_reg[11]_i_1_n_2\,
      CO(0) => \S1_up_delay3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay31_reg_reg[1]_32\(11 downto 8),
      O(3 downto 0) => S1_up3(11 downto 8),
      S(3) => \S1_up_delay3[11]_i_2_n_0\,
      S(2) => \S1_up_delay3[11]_i_3_n_0\,
      S(1) => \S1_up_delay3[11]_i_4_n_0\,
      S(0) => \S1_up_delay3[11]_i_5_n_0\
    );
\S1_up_delay3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(12),
      Q => S1_up_delay3(12)
    );
\S1_up_delay3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(13),
      Q => S1_up_delay3(13)
    );
\S1_up_delay3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(14),
      Q => S1_up_delay3(14)
    );
\S1_up_delay3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(15),
      Q => S1_up_delay3(15)
    );
\S1_up_delay3_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay3_reg[11]_i_1_n_0\,
      CO(3) => \S1_up_delay3_reg[15]_i_1_n_0\,
      CO(2) => \S1_up_delay3_reg[15]_i_1_n_1\,
      CO(1) => \S1_up_delay3_reg[15]_i_1_n_2\,
      CO(0) => \S1_up_delay3_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay31_reg_reg[1]_32\(15 downto 12),
      O(3 downto 0) => S1_up3(15 downto 12),
      S(3) => \S1_up_delay3[15]_i_2_n_0\,
      S(2) => \S1_up_delay3[15]_i_3_n_0\,
      S(1) => \S1_up_delay3[15]_i_4_n_0\,
      S(0) => \S1_up_delay3[15]_i_5_n_0\
    );
\S1_up_delay3_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(16),
      Q => S1_up_delay3(16)
    );
\S1_up_delay3_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(17),
      Q => S1_up_delay3(17)
    );
\S1_up_delay3_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(18),
      Q => S1_up_delay3(18)
    );
\S1_up_delay3_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(19),
      Q => S1_up_delay3(19)
    );
\S1_up_delay3_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay3_reg[15]_i_1_n_0\,
      CO(3) => \S1_up_delay3_reg[19]_i_1_n_0\,
      CO(2) => \S1_up_delay3_reg[19]_i_1_n_1\,
      CO(1) => \S1_up_delay3_reg[19]_i_1_n_2\,
      CO(0) => \S1_up_delay3_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay31_reg_reg[1]_32\(19 downto 16),
      O(3 downto 0) => S1_up3(19 downto 16),
      S(3) => \S1_up_delay3[19]_i_2_n_0\,
      S(2) => \S1_up_delay3[19]_i_3_n_0\,
      S(1) => \S1_up_delay3[19]_i_4_n_0\,
      S(0) => \S1_up_delay3[19]_i_5_n_0\
    );
\S1_up_delay3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(1),
      Q => S1_up_delay3(1)
    );
\S1_up_delay3_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(20),
      Q => S1_up_delay3(20)
    );
\S1_up_delay3_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(21),
      Q => S1_up_delay3(21)
    );
\S1_up_delay3_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(22),
      Q => S1_up_delay3(22)
    );
\S1_up_delay3_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(23),
      Q => S1_up_delay3(23)
    );
\S1_up_delay3_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay3_reg[19]_i_1_n_0\,
      CO(3) => \S1_up_delay3_reg[23]_i_1_n_0\,
      CO(2) => \S1_up_delay3_reg[23]_i_1_n_1\,
      CO(1) => \S1_up_delay3_reg[23]_i_1_n_2\,
      CO(0) => \S1_up_delay3_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay31_reg_reg[1]_32\(23 downto 20),
      O(3 downto 0) => S1_up3(23 downto 20),
      S(3) => \S1_up_delay3[23]_i_2_n_0\,
      S(2) => \S1_up_delay3[23]_i_3_n_0\,
      S(1) => \S1_up_delay3[23]_i_4_n_0\,
      S(0) => \S1_up_delay3[23]_i_5_n_0\
    );
\S1_up_delay3_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(24),
      Q => S1_up_delay3(24)
    );
\S1_up_delay3_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(25),
      Q => S1_up_delay3(25)
    );
\S1_up_delay3_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay3_reg[23]_i_1_n_0\,
      CO(3 downto 1) => \NLW_S1_up_delay3_reg[25]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \S1_up_delay3_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \S1_up_delay3[25]_i_2_n_0\,
      O(3 downto 2) => \NLW_S1_up_delay3_reg[25]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => S1_up3(25 downto 24),
      S(3 downto 1) => B"001",
      S(0) => \S1_up_delay3[25]_i_3_n_0\
    );
\S1_up_delay3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(2),
      Q => S1_up_delay3(2)
    );
\S1_up_delay3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(3),
      Q => S1_up_delay3(3)
    );
\S1_up_delay3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S1_up_delay3_reg[3]_i_1_n_0\,
      CO(2) => \S1_up_delay3_reg[3]_i_1_n_1\,
      CO(1) => \S1_up_delay3_reg[3]_i_1_n_2\,
      CO(0) => \S1_up_delay3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay31_reg_reg[1]_32\(3 downto 0),
      O(3 downto 0) => S1_up3(3 downto 0),
      S(3) => \S1_up_delay3[3]_i_2_n_0\,
      S(2) => \S1_up_delay3[3]_i_3_n_0\,
      S(1) => \S1_up_delay3[3]_i_4_n_0\,
      S(0) => \S1_up_delay3[3]_i_5_n_0\
    );
\S1_up_delay3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(4),
      Q => S1_up_delay3(4)
    );
\S1_up_delay3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(5),
      Q => S1_up_delay3(5)
    );
\S1_up_delay3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(6),
      Q => S1_up_delay3(6)
    );
\S1_up_delay3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(7),
      Q => S1_up_delay3(7)
    );
\S1_up_delay3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up_delay3_reg[3]_i_1_n_0\,
      CO(3) => \S1_up_delay3_reg[7]_i_1_n_0\,
      CO(2) => \S1_up_delay3_reg[7]_i_1_n_1\,
      CO(1) => \S1_up_delay3_reg[7]_i_1_n_2\,
      CO(0) => \S1_up_delay3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \multiOutDelay31_reg_reg[1]_32\(7 downto 4),
      O(3 downto 0) => S1_up3(7 downto 4),
      S(3) => \S1_up_delay3[7]_i_2_n_0\,
      S(2) => \S1_up_delay3[7]_i_3_n_0\,
      S(1) => \S1_up_delay3[7]_i_4_n_0\,
      S(0) => \S1_up_delay3[7]_i_5_n_0\
    );
\S1_up_delay3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(8),
      Q => S1_up_delay3(8)
    );
\S1_up_delay3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up3(9),
      Q => S1_up_delay3(9)
    );
\S2_delay1[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(9),
      I1 => S1_down_delay1(9),
      O => \S2_delay1[15]_i_10_n_0\
    );
\S2_delay1[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(8),
      I1 => S1_down_delay1(8),
      O => \S2_delay1[15]_i_11_n_0\
    );
\S2_delay1[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(7),
      I1 => S1_down_delay1(7),
      O => \S2_delay1[15]_i_13_n_0\
    );
\S2_delay1[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(6),
      I1 => S1_down_delay1(6),
      O => \S2_delay1[15]_i_14_n_0\
    );
\S2_delay1[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(5),
      I1 => S1_down_delay1(5),
      O => \S2_delay1[15]_i_15_n_0\
    );
\S2_delay1[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(4),
      I1 => S1_down_delay1(4),
      O => \S2_delay1[15]_i_16_n_0\
    );
\S2_delay1[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(3),
      I1 => S1_down_delay1(3),
      O => \S2_delay1[15]_i_17_n_0\
    );
\S2_delay1[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(2),
      I1 => S1_down_delay1(2),
      O => \S2_delay1[15]_i_18_n_0\
    );
\S2_delay1[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(1),
      I1 => S1_down_delay1(1),
      O => \S2_delay1[15]_i_19_n_0\
    );
\S2_delay1[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(0),
      I1 => S1_down_delay1(0),
      O => \S2_delay1[15]_i_20_n_0\
    );
\S2_delay1[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(15),
      I1 => S1_down_delay1(15),
      O => \S2_delay1[15]_i_3_n_0\
    );
\S2_delay1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(14),
      I1 => S1_down_delay1(14),
      O => \S2_delay1[15]_i_4_n_0\
    );
\S2_delay1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(13),
      I1 => S1_down_delay1(13),
      O => \S2_delay1[15]_i_5_n_0\
    );
\S2_delay1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(12),
      I1 => S1_down_delay1(12),
      O => \S2_delay1[15]_i_6_n_0\
    );
\S2_delay1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(11),
      I1 => S1_down_delay1(11),
      O => \S2_delay1[15]_i_8_n_0\
    );
\S2_delay1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(10),
      I1 => S1_down_delay1(10),
      O => \S2_delay1[15]_i_9_n_0\
    );
\S2_delay1[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(19),
      I1 => S1_down_delay1(19),
      O => \S2_delay1[19]_i_2_n_0\
    );
\S2_delay1[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(18),
      I1 => S1_down_delay1(18),
      O => \S2_delay1[19]_i_3_n_0\
    );
\S2_delay1[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(17),
      I1 => S1_down_delay1(17),
      O => \S2_delay1[19]_i_4_n_0\
    );
\S2_delay1[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(16),
      I1 => S1_down_delay1(16),
      O => \S2_delay1[19]_i_5_n_0\
    );
\S2_delay1[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(23),
      I1 => S1_down_delay1(23),
      O => \S2_delay1[23]_i_2_n_0\
    );
\S2_delay1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(22),
      I1 => S1_down_delay1(22),
      O => \S2_delay1[23]_i_3_n_0\
    );
\S2_delay1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(21),
      I1 => S1_down_delay1(21),
      O => \S2_delay1[23]_i_4_n_0\
    );
\S2_delay1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(20),
      I1 => S1_down_delay1(20),
      O => \S2_delay1[23]_i_5_n_0\
    );
\S2_delay1[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S1_up_delay1(25),
      O => \S2_delay1[26]_i_2_n_0\
    );
\S2_delay1[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(25),
      I1 => S1_down_delay1(25),
      O => \S2_delay1[26]_i_3_n_0\
    );
\S2_delay1[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay1(24),
      I1 => S1_down_delay1(24),
      O => \S2_delay1[26]_i_4_n_0\
    );
\S2_delay1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S21(15),
      Q => p_0_in
    );
\S2_delay1_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay1_reg[15]_i_2_n_0\,
      CO(3) => \S2_delay1_reg[15]_i_1_n_0\,
      CO(2) => \S2_delay1_reg[15]_i_1_n_1\,
      CO(1) => \S2_delay1_reg[15]_i_1_n_2\,
      CO(0) => \S2_delay1_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay1(15 downto 12),
      O(3) => S21(15),
      O(2 downto 0) => \NLW_S2_delay1_reg[15]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \S2_delay1[15]_i_3_n_0\,
      S(2) => \S2_delay1[15]_i_4_n_0\,
      S(1) => \S2_delay1[15]_i_5_n_0\,
      S(0) => \S2_delay1[15]_i_6_n_0\
    );
\S2_delay1_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S2_delay1_reg[15]_i_12_n_0\,
      CO(2) => \S2_delay1_reg[15]_i_12_n_1\,
      CO(1) => \S2_delay1_reg[15]_i_12_n_2\,
      CO(0) => \S2_delay1_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay1(3 downto 0),
      O(3 downto 0) => \NLW_S2_delay1_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay1[15]_i_17_n_0\,
      S(2) => \S2_delay1[15]_i_18_n_0\,
      S(1) => \S2_delay1[15]_i_19_n_0\,
      S(0) => \S2_delay1[15]_i_20_n_0\
    );
\S2_delay1_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay1_reg[15]_i_7_n_0\,
      CO(3) => \S2_delay1_reg[15]_i_2_n_0\,
      CO(2) => \S2_delay1_reg[15]_i_2_n_1\,
      CO(1) => \S2_delay1_reg[15]_i_2_n_2\,
      CO(0) => \S2_delay1_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay1(11 downto 8),
      O(3 downto 0) => \NLW_S2_delay1_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay1[15]_i_8_n_0\,
      S(2) => \S2_delay1[15]_i_9_n_0\,
      S(1) => \S2_delay1[15]_i_10_n_0\,
      S(0) => \S2_delay1[15]_i_11_n_0\
    );
\S2_delay1_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay1_reg[15]_i_12_n_0\,
      CO(3) => \S2_delay1_reg[15]_i_7_n_0\,
      CO(2) => \S2_delay1_reg[15]_i_7_n_1\,
      CO(1) => \S2_delay1_reg[15]_i_7_n_2\,
      CO(0) => \S2_delay1_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay1(7 downto 4),
      O(3 downto 0) => \NLW_S2_delay1_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay1[15]_i_13_n_0\,
      S(2) => \S2_delay1[15]_i_14_n_0\,
      S(1) => \S2_delay1[15]_i_15_n_0\,
      S(0) => \S2_delay1[15]_i_16_n_0\
    );
\S2_delay1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S21(16),
      Q => p_1_in(0)
    );
\S2_delay1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S21(17),
      Q => p_1_in(1)
    );
\S2_delay1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S21(18),
      Q => p_1_in(2)
    );
\S2_delay1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S21(19),
      Q => p_1_in(3)
    );
\S2_delay1_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay1_reg[15]_i_1_n_0\,
      CO(3) => \S2_delay1_reg[19]_i_1_n_0\,
      CO(2) => \S2_delay1_reg[19]_i_1_n_1\,
      CO(1) => \S2_delay1_reg[19]_i_1_n_2\,
      CO(0) => \S2_delay1_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay1(19 downto 16),
      O(3 downto 0) => S21(19 downto 16),
      S(3) => \S2_delay1[19]_i_2_n_0\,
      S(2) => \S2_delay1[19]_i_3_n_0\,
      S(1) => \S2_delay1[19]_i_4_n_0\,
      S(0) => \S2_delay1[19]_i_5_n_0\
    );
\S2_delay1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S21(20),
      Q => p_1_in(4)
    );
\S2_delay1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S21(21),
      Q => p_1_in(5)
    );
\S2_delay1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S21(22),
      Q => p_1_in(6)
    );
\S2_delay1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S21(23),
      Q => p_1_in(7)
    );
\S2_delay1_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay1_reg[19]_i_1_n_0\,
      CO(3) => \S2_delay1_reg[23]_i_1_n_0\,
      CO(2) => \S2_delay1_reg[23]_i_1_n_1\,
      CO(1) => \S2_delay1_reg[23]_i_1_n_2\,
      CO(0) => \S2_delay1_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay1(23 downto 20),
      O(3 downto 0) => S21(23 downto 20),
      S(3) => \S2_delay1[23]_i_2_n_0\,
      S(2) => \S2_delay1[23]_i_3_n_0\,
      S(1) => \S2_delay1[23]_i_4_n_0\,
      S(0) => \S2_delay1[23]_i_5_n_0\
    );
\S2_delay1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S21(24),
      Q => p_2_in(0)
    );
\S2_delay1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S21(25),
      Q => p_2_in(1)
    );
\S2_delay1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S21(26),
      Q => \S2_delay1_reg_n_0_[26]\
    );
\S2_delay1_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay1_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_S2_delay1_reg[26]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \S2_delay1_reg[26]_i_1_n_2\,
      CO(0) => \S2_delay1_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \S2_delay1[26]_i_2_n_0\,
      DI(0) => S1_up_delay1(24),
      O(3) => \NLW_S2_delay1_reg[26]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => S21(26 downto 24),
      S(3 downto 2) => B"01",
      S(1) => \S2_delay1[26]_i_3_n_0\,
      S(0) => \S2_delay1[26]_i_4_n_0\
    );
\S2_delay2[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(9),
      I1 => S1_down_delay2(9),
      O => \S2_delay2[15]_i_10_n_0\
    );
\S2_delay2[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(8),
      I1 => S1_down_delay2(8),
      O => \S2_delay2[15]_i_11_n_0\
    );
\S2_delay2[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(7),
      I1 => S1_down_delay2(7),
      O => \S2_delay2[15]_i_13_n_0\
    );
\S2_delay2[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(6),
      I1 => S1_down_delay2(6),
      O => \S2_delay2[15]_i_14_n_0\
    );
\S2_delay2[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(5),
      I1 => S1_down_delay2(5),
      O => \S2_delay2[15]_i_15_n_0\
    );
\S2_delay2[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(4),
      I1 => S1_down_delay2(4),
      O => \S2_delay2[15]_i_16_n_0\
    );
\S2_delay2[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(3),
      I1 => S1_down_delay2(3),
      O => \S2_delay2[15]_i_17_n_0\
    );
\S2_delay2[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(2),
      I1 => S1_down_delay2(2),
      O => \S2_delay2[15]_i_18_n_0\
    );
\S2_delay2[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(1),
      I1 => S1_down_delay2(1),
      O => \S2_delay2[15]_i_19_n_0\
    );
\S2_delay2[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(0),
      I1 => S1_down_delay2(0),
      O => \S2_delay2[15]_i_20_n_0\
    );
\S2_delay2[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(15),
      I1 => S1_down_delay2(15),
      O => \S2_delay2[15]_i_3_n_0\
    );
\S2_delay2[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(14),
      I1 => S1_down_delay2(14),
      O => \S2_delay2[15]_i_4_n_0\
    );
\S2_delay2[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(13),
      I1 => S1_down_delay2(13),
      O => \S2_delay2[15]_i_5_n_0\
    );
\S2_delay2[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(12),
      I1 => S1_down_delay2(12),
      O => \S2_delay2[15]_i_6_n_0\
    );
\S2_delay2[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(11),
      I1 => S1_down_delay2(11),
      O => \S2_delay2[15]_i_8_n_0\
    );
\S2_delay2[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(10),
      I1 => S1_down_delay2(10),
      O => \S2_delay2[15]_i_9_n_0\
    );
\S2_delay2[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(19),
      I1 => S1_down_delay2(19),
      O => \S2_delay2[19]_i_2_n_0\
    );
\S2_delay2[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(18),
      I1 => S1_down_delay2(18),
      O => \S2_delay2[19]_i_3_n_0\
    );
\S2_delay2[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(17),
      I1 => S1_down_delay2(17),
      O => \S2_delay2[19]_i_4_n_0\
    );
\S2_delay2[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(16),
      I1 => S1_down_delay2(16),
      O => \S2_delay2[19]_i_5_n_0\
    );
\S2_delay2[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(23),
      I1 => S1_down_delay2(23),
      O => \S2_delay2[23]_i_2_n_0\
    );
\S2_delay2[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(22),
      I1 => S1_down_delay2(22),
      O => \S2_delay2[23]_i_3_n_0\
    );
\S2_delay2[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(21),
      I1 => S1_down_delay2(21),
      O => \S2_delay2[23]_i_4_n_0\
    );
\S2_delay2[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(20),
      I1 => S1_down_delay2(20),
      O => \S2_delay2[23]_i_5_n_0\
    );
\S2_delay2[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S1_up_delay2(25),
      O => \S2_delay2[26]_i_2_n_0\
    );
\S2_delay2[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(25),
      I1 => S1_down_delay2(25),
      O => \S2_delay2[26]_i_3_n_0\
    );
\S2_delay2[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay2(24),
      I1 => S1_down_delay2(24),
      O => \S2_delay2[26]_i_4_n_0\
    );
\S2_delay2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S22(15),
      Q => \S2_delay2_reg_n_0_[15]\
    );
\S2_delay2_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay2_reg[15]_i_2_n_0\,
      CO(3) => \S2_delay2_reg[15]_i_1_n_0\,
      CO(2) => \S2_delay2_reg[15]_i_1_n_1\,
      CO(1) => \S2_delay2_reg[15]_i_1_n_2\,
      CO(0) => \S2_delay2_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay2(15 downto 12),
      O(3) => S22(15),
      O(2 downto 0) => \NLW_S2_delay2_reg[15]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \S2_delay2[15]_i_3_n_0\,
      S(2) => \S2_delay2[15]_i_4_n_0\,
      S(1) => \S2_delay2[15]_i_5_n_0\,
      S(0) => \S2_delay2[15]_i_6_n_0\
    );
\S2_delay2_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S2_delay2_reg[15]_i_12_n_0\,
      CO(2) => \S2_delay2_reg[15]_i_12_n_1\,
      CO(1) => \S2_delay2_reg[15]_i_12_n_2\,
      CO(0) => \S2_delay2_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay2(3 downto 0),
      O(3 downto 0) => \NLW_S2_delay2_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay2[15]_i_17_n_0\,
      S(2) => \S2_delay2[15]_i_18_n_0\,
      S(1) => \S2_delay2[15]_i_19_n_0\,
      S(0) => \S2_delay2[15]_i_20_n_0\
    );
\S2_delay2_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay2_reg[15]_i_7_n_0\,
      CO(3) => \S2_delay2_reg[15]_i_2_n_0\,
      CO(2) => \S2_delay2_reg[15]_i_2_n_1\,
      CO(1) => \S2_delay2_reg[15]_i_2_n_2\,
      CO(0) => \S2_delay2_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay2(11 downto 8),
      O(3 downto 0) => \NLW_S2_delay2_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay2[15]_i_8_n_0\,
      S(2) => \S2_delay2[15]_i_9_n_0\,
      S(1) => \S2_delay2[15]_i_10_n_0\,
      S(0) => \S2_delay2[15]_i_11_n_0\
    );
\S2_delay2_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay2_reg[15]_i_12_n_0\,
      CO(3) => \S2_delay2_reg[15]_i_7_n_0\,
      CO(2) => \S2_delay2_reg[15]_i_7_n_1\,
      CO(1) => \S2_delay2_reg[15]_i_7_n_2\,
      CO(0) => \S2_delay2_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay2(7 downto 4),
      O(3 downto 0) => \NLW_S2_delay2_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay2[15]_i_13_n_0\,
      S(2) => \S2_delay2[15]_i_14_n_0\,
      S(1) => \S2_delay2[15]_i_15_n_0\,
      S(0) => \S2_delay2[15]_i_16_n_0\
    );
\S2_delay2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S22(16),
      Q => S2_delay2(16)
    );
\S2_delay2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S22(17),
      Q => S2_delay2(17)
    );
\S2_delay2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S22(18),
      Q => S2_delay2(18)
    );
\S2_delay2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S22(19),
      Q => S2_delay2(19)
    );
\S2_delay2_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay2_reg[15]_i_1_n_0\,
      CO(3) => \S2_delay2_reg[19]_i_1_n_0\,
      CO(2) => \S2_delay2_reg[19]_i_1_n_1\,
      CO(1) => \S2_delay2_reg[19]_i_1_n_2\,
      CO(0) => \S2_delay2_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay2(19 downto 16),
      O(3 downto 0) => S22(19 downto 16),
      S(3) => \S2_delay2[19]_i_2_n_0\,
      S(2) => \S2_delay2[19]_i_3_n_0\,
      S(1) => \S2_delay2[19]_i_4_n_0\,
      S(0) => \S2_delay2[19]_i_5_n_0\
    );
\S2_delay2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S22(20),
      Q => S2_delay2(20)
    );
\S2_delay2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S22(21),
      Q => S2_delay2(21)
    );
\S2_delay2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S22(22),
      Q => S2_delay2(22)
    );
\S2_delay2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S22(23),
      Q => S2_delay2(23)
    );
\S2_delay2_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay2_reg[19]_i_1_n_0\,
      CO(3) => \S2_delay2_reg[23]_i_1_n_0\,
      CO(2) => \S2_delay2_reg[23]_i_1_n_1\,
      CO(1) => \S2_delay2_reg[23]_i_1_n_2\,
      CO(0) => \S2_delay2_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay2(23 downto 20),
      O(3 downto 0) => S22(23 downto 20),
      S(3) => \S2_delay2[23]_i_2_n_0\,
      S(2) => \S2_delay2[23]_i_3_n_0\,
      S(1) => \S2_delay2[23]_i_4_n_0\,
      S(0) => \S2_delay2[23]_i_5_n_0\
    );
\S2_delay2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S22(24),
      Q => S2_delay2(24)
    );
\S2_delay2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S22(25),
      Q => S2_delay2(25)
    );
\S2_delay2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S22(26),
      Q => \S2_delay2_reg_n_0_[26]\
    );
\S2_delay2_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay2_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_S2_delay2_reg[26]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \S2_delay2_reg[26]_i_1_n_2\,
      CO(0) => \S2_delay2_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \S2_delay2[26]_i_2_n_0\,
      DI(0) => S1_up_delay2(24),
      O(3) => \NLW_S2_delay2_reg[26]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => S22(26 downto 24),
      S(3 downto 2) => B"01",
      S(1) => \S2_delay2[26]_i_3_n_0\,
      S(0) => \S2_delay2[26]_i_4_n_0\
    );
\S2_delay3[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(9),
      I1 => S1_down_delay3(9),
      O => \S2_delay3[15]_i_10_n_0\
    );
\S2_delay3[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(8),
      I1 => S1_down_delay3(8),
      O => \S2_delay3[15]_i_11_n_0\
    );
\S2_delay3[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(7),
      I1 => S1_down_delay3(7),
      O => \S2_delay3[15]_i_13_n_0\
    );
\S2_delay3[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(6),
      I1 => S1_down_delay3(6),
      O => \S2_delay3[15]_i_14_n_0\
    );
\S2_delay3[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(5),
      I1 => S1_down_delay3(5),
      O => \S2_delay3[15]_i_15_n_0\
    );
\S2_delay3[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(4),
      I1 => S1_down_delay3(4),
      O => \S2_delay3[15]_i_16_n_0\
    );
\S2_delay3[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(3),
      I1 => S1_down_delay3(3),
      O => \S2_delay3[15]_i_17_n_0\
    );
\S2_delay3[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(2),
      I1 => S1_down_delay3(2),
      O => \S2_delay3[15]_i_18_n_0\
    );
\S2_delay3[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(1),
      I1 => S1_down_delay3(1),
      O => \S2_delay3[15]_i_19_n_0\
    );
\S2_delay3[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(0),
      I1 => S1_down_delay3(0),
      O => \S2_delay3[15]_i_20_n_0\
    );
\S2_delay3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(15),
      I1 => S1_down_delay3(15),
      O => \S2_delay3[15]_i_3_n_0\
    );
\S2_delay3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(14),
      I1 => S1_down_delay3(14),
      O => \S2_delay3[15]_i_4_n_0\
    );
\S2_delay3[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(13),
      I1 => S1_down_delay3(13),
      O => \S2_delay3[15]_i_5_n_0\
    );
\S2_delay3[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(12),
      I1 => S1_down_delay3(12),
      O => \S2_delay3[15]_i_6_n_0\
    );
\S2_delay3[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(11),
      I1 => S1_down_delay3(11),
      O => \S2_delay3[15]_i_8_n_0\
    );
\S2_delay3[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(10),
      I1 => S1_down_delay3(10),
      O => \S2_delay3[15]_i_9_n_0\
    );
\S2_delay3[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(19),
      I1 => S1_down_delay3(19),
      O => \S2_delay3[19]_i_2_n_0\
    );
\S2_delay3[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(18),
      I1 => S1_down_delay3(18),
      O => \S2_delay3[19]_i_3_n_0\
    );
\S2_delay3[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(17),
      I1 => S1_down_delay3(17),
      O => \S2_delay3[19]_i_4_n_0\
    );
\S2_delay3[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(16),
      I1 => S1_down_delay3(16),
      O => \S2_delay3[19]_i_5_n_0\
    );
\S2_delay3[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(23),
      I1 => S1_down_delay3(23),
      O => \S2_delay3[23]_i_2_n_0\
    );
\S2_delay3[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(22),
      I1 => S1_down_delay3(22),
      O => \S2_delay3[23]_i_3_n_0\
    );
\S2_delay3[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(21),
      I1 => S1_down_delay3(21),
      O => \S2_delay3[23]_i_4_n_0\
    );
\S2_delay3[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(20),
      I1 => S1_down_delay3(20),
      O => \S2_delay3[23]_i_5_n_0\
    );
\S2_delay3[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S1_up_delay3(25),
      O => \S2_delay3[26]_i_2_n_0\
    );
\S2_delay3[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(25),
      I1 => S1_down_delay3(25),
      O => \S2_delay3[26]_i_3_n_0\
    );
\S2_delay3[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => S1_up_delay3(24),
      I1 => S1_down_delay3(24),
      O => \S2_delay3[26]_i_4_n_0\
    );
\S2_delay3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S23(15),
      Q => \S2_delay3_reg_n_0_[15]\
    );
\S2_delay3_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay3_reg[15]_i_2_n_0\,
      CO(3) => \S2_delay3_reg[15]_i_1_n_0\,
      CO(2) => \S2_delay3_reg[15]_i_1_n_1\,
      CO(1) => \S2_delay3_reg[15]_i_1_n_2\,
      CO(0) => \S2_delay3_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay3(15 downto 12),
      O(3) => S23(15),
      O(2 downto 0) => \NLW_S2_delay3_reg[15]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \S2_delay3[15]_i_3_n_0\,
      S(2) => \S2_delay3[15]_i_4_n_0\,
      S(1) => \S2_delay3[15]_i_5_n_0\,
      S(0) => \S2_delay3[15]_i_6_n_0\
    );
\S2_delay3_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S2_delay3_reg[15]_i_12_n_0\,
      CO(2) => \S2_delay3_reg[15]_i_12_n_1\,
      CO(1) => \S2_delay3_reg[15]_i_12_n_2\,
      CO(0) => \S2_delay3_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay3(3 downto 0),
      O(3 downto 0) => \NLW_S2_delay3_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay3[15]_i_17_n_0\,
      S(2) => \S2_delay3[15]_i_18_n_0\,
      S(1) => \S2_delay3[15]_i_19_n_0\,
      S(0) => \S2_delay3[15]_i_20_n_0\
    );
\S2_delay3_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay3_reg[15]_i_7_n_0\,
      CO(3) => \S2_delay3_reg[15]_i_2_n_0\,
      CO(2) => \S2_delay3_reg[15]_i_2_n_1\,
      CO(1) => \S2_delay3_reg[15]_i_2_n_2\,
      CO(0) => \S2_delay3_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay3(11 downto 8),
      O(3 downto 0) => \NLW_S2_delay3_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay3[15]_i_8_n_0\,
      S(2) => \S2_delay3[15]_i_9_n_0\,
      S(1) => \S2_delay3[15]_i_10_n_0\,
      S(0) => \S2_delay3[15]_i_11_n_0\
    );
\S2_delay3_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay3_reg[15]_i_12_n_0\,
      CO(3) => \S2_delay3_reg[15]_i_7_n_0\,
      CO(2) => \S2_delay3_reg[15]_i_7_n_1\,
      CO(1) => \S2_delay3_reg[15]_i_7_n_2\,
      CO(0) => \S2_delay3_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay3(7 downto 4),
      O(3 downto 0) => \NLW_S2_delay3_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay3[15]_i_13_n_0\,
      S(2) => \S2_delay3[15]_i_14_n_0\,
      S(1) => \S2_delay3[15]_i_15_n_0\,
      S(0) => \S2_delay3[15]_i_16_n_0\
    );
\S2_delay3_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S23(16),
      Q => S2_delay3(16)
    );
\S2_delay3_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S23(17),
      Q => S2_delay3(17)
    );
\S2_delay3_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S23(18),
      Q => S2_delay3(18)
    );
\S2_delay3_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S23(19),
      Q => S2_delay3(19)
    );
\S2_delay3_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay3_reg[15]_i_1_n_0\,
      CO(3) => \S2_delay3_reg[19]_i_1_n_0\,
      CO(2) => \S2_delay3_reg[19]_i_1_n_1\,
      CO(1) => \S2_delay3_reg[19]_i_1_n_2\,
      CO(0) => \S2_delay3_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay3(19 downto 16),
      O(3 downto 0) => S23(19 downto 16),
      S(3) => \S2_delay3[19]_i_2_n_0\,
      S(2) => \S2_delay3[19]_i_3_n_0\,
      S(1) => \S2_delay3[19]_i_4_n_0\,
      S(0) => \S2_delay3[19]_i_5_n_0\
    );
\S2_delay3_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S23(20),
      Q => S2_delay3(20)
    );
\S2_delay3_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S23(21),
      Q => S2_delay3(21)
    );
\S2_delay3_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S23(22),
      Q => S2_delay3(22)
    );
\S2_delay3_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S23(23),
      Q => S2_delay3(23)
    );
\S2_delay3_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay3_reg[19]_i_1_n_0\,
      CO(3) => \S2_delay3_reg[23]_i_1_n_0\,
      CO(2) => \S2_delay3_reg[23]_i_1_n_1\,
      CO(1) => \S2_delay3_reg[23]_i_1_n_2\,
      CO(0) => \S2_delay3_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_up_delay3(23 downto 20),
      O(3 downto 0) => S23(23 downto 20),
      S(3) => \S2_delay3[23]_i_2_n_0\,
      S(2) => \S2_delay3[23]_i_3_n_0\,
      S(1) => \S2_delay3[23]_i_4_n_0\,
      S(0) => \S2_delay3[23]_i_5_n_0\
    );
\S2_delay3_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S23(24),
      Q => S2_delay3(24)
    );
\S2_delay3_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S23(25),
      Q => S2_delay3(25)
    );
\S2_delay3_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S23(26),
      Q => \S2_delay3_reg_n_0_[26]\
    );
\S2_delay3_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay3_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_S2_delay3_reg[26]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \S2_delay3_reg[26]_i_1_n_2\,
      CO(0) => \S2_delay3_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \S2_delay3[26]_i_2_n_0\,
      DI(0) => S1_up_delay3(24),
      O(3) => \NLW_S2_delay3_reg[26]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => S23(26 downto 24),
      S(3 downto 2) => B"01",
      S(1) => \S2_delay3[26]_i_3_n_0\,
      S(0) => \S2_delay3[26]_i_4_n_0\
    );
\Y_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay1(0),
      O => \Y_1[0]_i_1_n_0\
    );
\Y_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay1(1),
      O => \Y_1[1]_i_1_n_0\
    );
\Y_1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay1(2),
      O => \Y_1[2]_i_1_n_0\
    );
\Y_1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay1(3),
      O => \Y_1[3]_i_1_n_0\
    );
\Y_1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay1(4),
      O => \Y_1[4]_i_1_n_0\
    );
\Y_1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay1(5),
      O => \Y_1[5]_i_1_n_0\
    );
\Y_1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay1(6),
      O => \Y_1[6]_i_1_n_0\
    );
\Y_1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => cast_delay1(7),
      O => \Y_1[7]_i_1_n_0\
    );
\Y_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Y_1[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\Y_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Y_1[1]_i_1_n_0\,
      Q => \^q\(1)
    );
\Y_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Y_1[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\Y_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Y_1[3]_i_1_n_0\,
      Q => \^q\(3)
    );
\Y_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Y_1[4]_i_1_n_0\,
      Q => \^q\(4)
    );
\Y_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Y_1[5]_i_1_n_0\,
      Q => \^q\(5)
    );
\Y_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Y_1[6]_i_1_n_0\,
      Q => \^q\(6)
    );
\Y_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \Y_1[7]_i_1_n_0\,
      Q => \^q\(7)
    );
\cast_delay1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \castout11__14\,
      I1 => p_0_in,
      I2 => p_1_in(0),
      I3 => \S2_delay1_reg_n_0_[26]\,
      O => castout1(0)
    );
\cast_delay1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFEA"
    )
        port map (
      I0 => \castout11__14\,
      I1 => p_0_in,
      I2 => p_1_in(0),
      I3 => p_1_in(1),
      I4 => \S2_delay1_reg_n_0_[26]\,
      O => castout1(1)
    );
\cast_delay1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFFFEAAA"
    )
        port map (
      I0 => \castout11__14\,
      I1 => p_1_in(1),
      I2 => p_1_in(0),
      I3 => p_0_in,
      I4 => p_1_in(2),
      I5 => \S2_delay1_reg_n_0_[26]\,
      O => castout1(2)
    );
\cast_delay1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => \castout11__14\,
      I1 => \cast_delay1[3]_i_2_n_0\,
      I2 => p_1_in(3),
      I3 => \S2_delay1_reg_n_0_[26]\,
      O => castout1(3)
    );
\cast_delay1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in,
      I2 => p_1_in(0),
      I3 => p_1_in(1),
      O => \cast_delay1[3]_i_2_n_0\
    );
\cast_delay1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \castout11__14\,
      I1 => \cast_delay1[4]_i_2_n_0\,
      I2 => p_1_in(4),
      I3 => \S2_delay1_reg_n_0_[26]\,
      O => castout1(4)
    );
\cast_delay1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(1),
      I2 => p_1_in(0),
      I3 => p_0_in,
      I4 => p_1_in(2),
      O => \cast_delay1[4]_i_2_n_0\
    );
\cast_delay1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => \castout11__14\,
      I1 => \cast_delay1[7]_i_3_n_0\,
      I2 => p_1_in(5),
      I3 => \S2_delay1_reg_n_0_[26]\,
      O => castout1(5)
    );
\cast_delay1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFBAE"
    )
        port map (
      I0 => \castout11__14\,
      I1 => p_1_in(5),
      I2 => \cast_delay1[7]_i_3_n_0\,
      I3 => p_1_in(6),
      I4 => \S2_delay1_reg_n_0_[26]\,
      O => castout1(6)
    );
\cast_delay1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFFFBAAA"
    )
        port map (
      I0 => \castout11__14\,
      I1 => \cast_delay1[7]_i_3_n_0\,
      I2 => p_1_in(5),
      I3 => p_1_in(6),
      I4 => p_1_in(7),
      I5 => \S2_delay1_reg_n_0_[26]\,
      O => castout1(7)
    );
\cast_delay1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEE0000EEEE"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(0),
      I2 => p_1_in(1),
      I3 => p_1_in(0),
      I4 => \S2_delay1_reg_n_0_[26]\,
      I5 => \cast_delay1[7]_i_4_n_0\,
      O => \castout11__14\
    );
\cast_delay1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(2),
      I2 => p_0_in,
      I3 => p_1_in(0),
      I4 => p_1_in(1),
      I5 => p_1_in(3),
      O => \cast_delay1[7]_i_3_n_0\
    );
\cast_delay1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(3),
      I2 => p_1_in(4),
      I3 => p_1_in(5),
      I4 => p_1_in(7),
      I5 => p_1_in(6),
      O => \cast_delay1[7]_i_4_n_0\
    );
\cast_delay1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout1(0),
      Q => cast_delay1(0)
    );
\cast_delay1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout1(1),
      Q => cast_delay1(1)
    );
\cast_delay1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout1(2),
      Q => cast_delay1(2)
    );
\cast_delay1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout1(3),
      Q => cast_delay1(3)
    );
\cast_delay1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout1(4),
      Q => cast_delay1(4)
    );
\cast_delay1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout1(5),
      Q => cast_delay1(5)
    );
\cast_delay1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout1(6),
      Q => cast_delay1(6)
    );
\cast_delay1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout1(7),
      Q => cast_delay1(7)
    );
\cast_delay2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \castout21__14\,
      I1 => \S2_delay2_reg_n_0_[15]\,
      I2 => S2_delay2(16),
      I3 => \S2_delay2_reg_n_0_[26]\,
      O => castout2(0)
    );
\cast_delay2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFEA"
    )
        port map (
      I0 => \castout21__14\,
      I1 => \S2_delay2_reg_n_0_[15]\,
      I2 => S2_delay2(16),
      I3 => S2_delay2(17),
      I4 => \S2_delay2_reg_n_0_[26]\,
      O => castout2(1)
    );
\cast_delay2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFFFEAAA"
    )
        port map (
      I0 => \castout21__14\,
      I1 => S2_delay2(17),
      I2 => S2_delay2(16),
      I3 => \S2_delay2_reg_n_0_[15]\,
      I4 => S2_delay2(18),
      I5 => \S2_delay2_reg_n_0_[26]\,
      O => castout2(2)
    );
\cast_delay2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => \castout21__14\,
      I1 => \cast_delay2[3]_i_2_n_0\,
      I2 => S2_delay2(19),
      I3 => \S2_delay2_reg_n_0_[26]\,
      O => castout2(3)
    );
\cast_delay2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => S2_delay2(18),
      I1 => \S2_delay2_reg_n_0_[15]\,
      I2 => S2_delay2(16),
      I3 => S2_delay2(17),
      O => \cast_delay2[3]_i_2_n_0\
    );
\cast_delay2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \castout21__14\,
      I1 => \cast_delay2[4]_i_2_n_0\,
      I2 => S2_delay2(20),
      I3 => \S2_delay2_reg_n_0_[26]\,
      O => castout2(4)
    );
\cast_delay2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => S2_delay2(19),
      I1 => S2_delay2(17),
      I2 => S2_delay2(16),
      I3 => \S2_delay2_reg_n_0_[15]\,
      I4 => S2_delay2(18),
      O => \cast_delay2[4]_i_2_n_0\
    );
\cast_delay2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => \castout21__14\,
      I1 => \cast_delay2[7]_i_3_n_0\,
      I2 => S2_delay2(21),
      I3 => \S2_delay2_reg_n_0_[26]\,
      O => castout2(5)
    );
\cast_delay2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFBAE"
    )
        port map (
      I0 => \castout21__14\,
      I1 => S2_delay2(21),
      I2 => \cast_delay2[7]_i_3_n_0\,
      I3 => S2_delay2(22),
      I4 => \S2_delay2_reg_n_0_[26]\,
      O => castout2(6)
    );
\cast_delay2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFFFBAAA"
    )
        port map (
      I0 => \castout21__14\,
      I1 => \cast_delay2[7]_i_3_n_0\,
      I2 => S2_delay2(21),
      I3 => S2_delay2(22),
      I4 => S2_delay2(23),
      I5 => \S2_delay2_reg_n_0_[26]\,
      O => castout2(7)
    );
\cast_delay2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEE0000EEEE"
    )
        port map (
      I0 => S2_delay2(25),
      I1 => S2_delay2(24),
      I2 => S2_delay2(17),
      I3 => S2_delay2(16),
      I4 => \S2_delay2_reg_n_0_[26]\,
      I5 => \cast_delay2[7]_i_4_n_0\,
      O => \castout21__14\
    );
\cast_delay2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => S2_delay2(20),
      I1 => S2_delay2(18),
      I2 => \S2_delay2_reg_n_0_[15]\,
      I3 => S2_delay2(16),
      I4 => S2_delay2(17),
      I5 => S2_delay2(19),
      O => \cast_delay2[7]_i_3_n_0\
    );
\cast_delay2[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => S2_delay2(18),
      I1 => S2_delay2(19),
      I2 => S2_delay2(20),
      I3 => S2_delay2(21),
      I4 => S2_delay2(23),
      I5 => S2_delay2(22),
      O => \cast_delay2[7]_i_4_n_0\
    );
\cast_delay2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout2(0),
      Q => cast_delay2(0)
    );
\cast_delay2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout2(1),
      Q => cast_delay2(1)
    );
\cast_delay2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout2(2),
      Q => cast_delay2(2)
    );
\cast_delay2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout2(3),
      Q => cast_delay2(3)
    );
\cast_delay2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout2(4),
      Q => cast_delay2(4)
    );
\cast_delay2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout2(5),
      Q => cast_delay2(5)
    );
\cast_delay2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout2(6),
      Q => cast_delay2(6)
    );
\cast_delay2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout2(7),
      Q => cast_delay2(7)
    );
\cast_delay3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \castout31__14\,
      I1 => \S2_delay3_reg_n_0_[15]\,
      I2 => S2_delay3(16),
      I3 => \S2_delay3_reg_n_0_[26]\,
      O => castout3(0)
    );
\cast_delay3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFEA"
    )
        port map (
      I0 => \castout31__14\,
      I1 => \S2_delay3_reg_n_0_[15]\,
      I2 => S2_delay3(16),
      I3 => S2_delay3(17),
      I4 => \S2_delay3_reg_n_0_[26]\,
      O => castout3(1)
    );
\cast_delay3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFFFEAAA"
    )
        port map (
      I0 => \castout31__14\,
      I1 => S2_delay3(17),
      I2 => S2_delay3(16),
      I3 => \S2_delay3_reg_n_0_[15]\,
      I4 => S2_delay3(18),
      I5 => \S2_delay3_reg_n_0_[26]\,
      O => castout3(2)
    );
\cast_delay3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => \castout31__14\,
      I1 => \cast_delay3[3]_i_2_n_0\,
      I2 => S2_delay3(19),
      I3 => \S2_delay3_reg_n_0_[26]\,
      O => castout3(3)
    );
\cast_delay3[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => S2_delay3(18),
      I1 => \S2_delay3_reg_n_0_[15]\,
      I2 => S2_delay3(16),
      I3 => S2_delay3(17),
      O => \cast_delay3[3]_i_2_n_0\
    );
\cast_delay3[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABE"
    )
        port map (
      I0 => \castout31__14\,
      I1 => \cast_delay3[4]_i_2_n_0\,
      I2 => S2_delay3(20),
      I3 => \S2_delay3_reg_n_0_[26]\,
      O => castout3(4)
    );
\cast_delay3[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => S2_delay3(19),
      I1 => S2_delay3(17),
      I2 => S2_delay3(16),
      I3 => \S2_delay3_reg_n_0_[15]\,
      I4 => S2_delay3(18),
      O => \cast_delay3[4]_i_2_n_0\
    );
\cast_delay3[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => \castout31__14\,
      I1 => \cast_delay3[7]_i_3_n_0\,
      I2 => S2_delay3(21),
      I3 => \S2_delay3_reg_n_0_[26]\,
      O => castout3(5)
    );
\cast_delay3[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFBAE"
    )
        port map (
      I0 => \castout31__14\,
      I1 => S2_delay3(21),
      I2 => \cast_delay3[7]_i_3_n_0\,
      I3 => S2_delay3(22),
      I4 => \S2_delay3_reg_n_0_[26]\,
      O => castout3(6)
    );
\cast_delay3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFFFBAAA"
    )
        port map (
      I0 => \castout31__14\,
      I1 => \cast_delay3[7]_i_3_n_0\,
      I2 => S2_delay3(21),
      I3 => S2_delay3(22),
      I4 => S2_delay3(23),
      I5 => \S2_delay3_reg_n_0_[26]\,
      O => castout3(7)
    );
\cast_delay3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEE0000EEEE"
    )
        port map (
      I0 => S2_delay3(25),
      I1 => S2_delay3(24),
      I2 => S2_delay3(17),
      I3 => S2_delay3(16),
      I4 => \S2_delay3_reg_n_0_[26]\,
      I5 => \cast_delay3[7]_i_4_n_0\,
      O => \castout31__14\
    );
\cast_delay3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => S2_delay3(20),
      I1 => S2_delay3(18),
      I2 => \S2_delay3_reg_n_0_[15]\,
      I3 => S2_delay3(16),
      I4 => S2_delay3(17),
      I5 => S2_delay3(19),
      O => \cast_delay3[7]_i_3_n_0\
    );
\cast_delay3[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => S2_delay3(18),
      I1 => S2_delay3(19),
      I2 => S2_delay3(20),
      I3 => S2_delay3(21),
      I4 => S2_delay3(23),
      I5 => S2_delay3(22),
      O => \cast_delay3[7]_i_4_n_0\
    );
\cast_delay3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout3(0),
      Q => cast_delay3(0)
    );
\cast_delay3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout3(1),
      Q => cast_delay3(1)
    );
\cast_delay3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout3(2),
      Q => cast_delay3(2)
    );
\cast_delay3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout3(3),
      Q => cast_delay3(3)
    );
\cast_delay3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout3(4),
      Q => cast_delay3(4)
    );
\cast_delay3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout3(5),
      Q => cast_delay3(5)
    );
\cast_delay3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout3(6),
      Q => cast_delay3(6)
    );
\cast_delay3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => castout3(7),
      Q => cast_delay3(7)
    );
gain_mul_temp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \multiInDelay11_reg_reg[1]_25\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000100000110111101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_gain_mul_temp_P_UNCONNECTED(47 downto 25),
      P(24) => gain_mul_temp_n_81,
      P(23) => gain_mul_temp_n_82,
      P(22) => gain_mul_temp_n_83,
      P(21) => gain_mul_temp_n_84,
      P(20) => gain_mul_temp_n_85,
      P(19) => gain_mul_temp_n_86,
      P(18) => gain_mul_temp_n_87,
      P(17) => gain_mul_temp_n_88,
      P(16) => gain_mul_temp_n_89,
      P(15) => gain_mul_temp_n_90,
      P(14) => gain_mul_temp_n_91,
      P(13) => gain_mul_temp_n_92,
      P(12) => gain_mul_temp_n_93,
      P(11) => gain_mul_temp_n_94,
      P(10) => gain_mul_temp_n_95,
      P(9) => gain_mul_temp_n_96,
      P(8) => gain_mul_temp_n_97,
      P(7) => gain_mul_temp_n_98,
      P(6) => gain_mul_temp_n_99,
      P(5) => gain_mul_temp_n_100,
      P(4) => gain_mul_temp_n_101,
      P(3) => gain_mul_temp_n_102,
      P(2) => gain_mul_temp_n_103,
      P(1) => gain_mul_temp_n_104,
      P(0) => gain_mul_temp_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_UNDERFLOW_UNCONNECTED
    );
gain_mul_temp_1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \multiInDelay12_reg_reg[1]_22\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001000000100001111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_1_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_gain_mul_temp_1_P_UNCONNECTED(47 downto 26),
      P(25) => gain_mul_temp_1_n_80,
      P(24) => gain_mul_temp_1_n_81,
      P(23) => gain_mul_temp_1_n_82,
      P(22) => gain_mul_temp_1_n_83,
      P(21) => gain_mul_temp_1_n_84,
      P(20) => gain_mul_temp_1_n_85,
      P(19) => gain_mul_temp_1_n_86,
      P(18) => gain_mul_temp_1_n_87,
      P(17) => gain_mul_temp_1_n_88,
      P(16) => gain_mul_temp_1_n_89,
      P(15) => gain_mul_temp_1_n_90,
      P(14) => gain_mul_temp_1_n_91,
      P(13) => gain_mul_temp_1_n_92,
      P(12) => gain_mul_temp_1_n_93,
      P(11) => gain_mul_temp_1_n_94,
      P(10) => gain_mul_temp_1_n_95,
      P(9) => gain_mul_temp_1_n_96,
      P(8) => gain_mul_temp_1_n_97,
      P(7) => gain_mul_temp_1_n_98,
      P(6) => gain_mul_temp_1_n_99,
      P(5) => gain_mul_temp_1_n_100,
      P(4) => gain_mul_temp_1_n_101,
      P(3) => gain_mul_temp_1_n_102,
      P(2) => gain_mul_temp_1_n_103,
      P(1) => gain_mul_temp_1_n_104,
      P(0) => gain_mul_temp_1_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_1_UNDERFLOW_UNCONNECTED
    );
gain_mul_temp_2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \multiInDelay13_reg_reg[1]_19\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000001100100010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_2_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_gain_mul_temp_2_P_UNCONNECTED(47 downto 23),
      P(22) => gain_mul_temp_2_n_83,
      P(21) => gain_mul_temp_2_n_84,
      P(20) => gain_mul_temp_2_n_85,
      P(19) => gain_mul_temp_2_n_86,
      P(18) => gain_mul_temp_2_n_87,
      P(17) => gain_mul_temp_2_n_88,
      P(16) => gain_mul_temp_2_n_89,
      P(15) => gain_mul_temp_2_n_90,
      P(14) => gain_mul_temp_2_n_91,
      P(13) => gain_mul_temp_2_n_92,
      P(12) => gain_mul_temp_2_n_93,
      P(11) => gain_mul_temp_2_n_94,
      P(10) => gain_mul_temp_2_n_95,
      P(9) => gain_mul_temp_2_n_96,
      P(8) => gain_mul_temp_2_n_97,
      P(7) => gain_mul_temp_2_n_98,
      P(6) => gain_mul_temp_2_n_99,
      P(5) => gain_mul_temp_2_n_100,
      P(4) => gain_mul_temp_2_n_101,
      P(3) => gain_mul_temp_2_n_102,
      P(2) => gain_mul_temp_2_n_103,
      P(1) => gain_mul_temp_2_n_104,
      P(0) => gain_mul_temp_2_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_2_UNDERFLOW_UNCONNECTED
    );
gain_mul_temp_3: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \multiInDelay11_reg_reg[1]_25\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_3_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111101101000001110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_3_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_3_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_3_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_3_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_3_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_gain_mul_temp_3_P_UNCONNECTED(47 downto 24),
      P(23) => gain_mul_temp_3_n_82,
      P(22) => gain_mul_temp_3_n_83,
      P(21) => gain_mul_temp_3_n_84,
      P(20) => gain_mul_temp_3_n_85,
      P(19) => gain_mul_temp_3_n_86,
      P(18) => gain_mul_temp_3_n_87,
      P(17) => gain_mul_temp_3_n_88,
      P(16) => gain_mul_temp_3_n_89,
      P(15) => gain_mul_temp_3_n_90,
      P(14) => gain_mul_temp_3_n_91,
      P(13) => gain_mul_temp_3_n_92,
      P(12) => gain_mul_temp_3_n_93,
      P(11) => gain_mul_temp_3_n_94,
      P(10) => gain_mul_temp_3_n_95,
      P(9) => gain_mul_temp_3_n_96,
      P(8) => gain_mul_temp_3_n_97,
      P(7) => gain_mul_temp_3_n_98,
      P(6) => gain_mul_temp_3_n_99,
      P(5) => gain_mul_temp_3_n_100,
      P(4) => gain_mul_temp_3_n_101,
      P(3) => gain_mul_temp_3_n_102,
      P(2) => gain_mul_temp_3_n_103,
      P(1) => gain_mul_temp_3_n_104,
      P(0) => gain_mul_temp_3_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_3_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_3_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_3_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_3_UNDERFLOW_UNCONNECTED
    );
gain_mul_temp_4: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \multiInDelay12_reg_reg[1]_22\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_4_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111011010110000001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_4_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_4_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_4_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_4_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_4_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_gain_mul_temp_4_P_UNCONNECTED(47 downto 25),
      P(24) => gain_mul_temp_4_n_81,
      P(23) => gain_mul_temp_4_n_82,
      P(22) => gain_mul_temp_4_n_83,
      P(21) => gain_mul_temp_4_n_84,
      P(20) => gain_mul_temp_4_n_85,
      P(19) => gain_mul_temp_4_n_86,
      P(18) => gain_mul_temp_4_n_87,
      P(17) => gain_mul_temp_4_n_88,
      P(16) => gain_mul_temp_4_n_89,
      P(15) => gain_mul_temp_4_n_90,
      P(14) => gain_mul_temp_4_n_91,
      P(13) => gain_mul_temp_4_n_92,
      P(12) => gain_mul_temp_4_n_93,
      P(11) => gain_mul_temp_4_n_94,
      P(10) => gain_mul_temp_4_n_95,
      P(9) => gain_mul_temp_4_n_96,
      P(8) => gain_mul_temp_4_n_97,
      P(7) => gain_mul_temp_4_n_98,
      P(6) => gain_mul_temp_4_n_99,
      P(5) => gain_mul_temp_4_n_100,
      P(4) => gain_mul_temp_4_n_101,
      P(3) => gain_mul_temp_4_n_102,
      P(2) => gain_mul_temp_4_n_103,
      P(1) => gain_mul_temp_4_n_104,
      P(0) => gain_mul_temp_4_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_4_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_4_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_4_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_4_UNDERFLOW_UNCONNECTED
    );
gain_mul_temp_5: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \multiInDelay13_reg_reg[1]_19\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_5_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111000001110000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_5_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_5_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_5_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_5_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_5_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_gain_mul_temp_5_P_UNCONNECTED(47 downto 25),
      P(24) => gain_mul_temp_5_n_81,
      P(23) => gain_mul_temp_5_n_82,
      P(22) => gain_mul_temp_5_n_83,
      P(21) => gain_mul_temp_5_n_84,
      P(20) => gain_mul_temp_5_n_85,
      P(19) => gain_mul_temp_5_n_86,
      P(18) => gain_mul_temp_5_n_87,
      P(17) => gain_mul_temp_5_n_88,
      P(16) => gain_mul_temp_5_n_89,
      P(15) => gain_mul_temp_5_n_90,
      P(14) => gain_mul_temp_5_n_91,
      P(13) => gain_mul_temp_5_n_92,
      P(12) => gain_mul_temp_5_n_93,
      P(11) => gain_mul_temp_5_n_94,
      P(10) => gain_mul_temp_5_n_95,
      P(9) => gain_mul_temp_5_n_96,
      P(8) => gain_mul_temp_5_n_97,
      P(7) => gain_mul_temp_5_n_98,
      P(6) => gain_mul_temp_5_n_99,
      P(5) => gain_mul_temp_5_n_100,
      P(4) => gain_mul_temp_5_n_101,
      P(3) => gain_mul_temp_5_n_102,
      P(2) => gain_mul_temp_5_n_103,
      P(1) => gain_mul_temp_5_n_104,
      P(0) => gain_mul_temp_5_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_5_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_5_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_5_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_5_UNDERFLOW_UNCONNECTED
    );
gain_mul_temp_6: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \multiInDelay11_reg_reg[1]_25\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_6_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111000001110000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_6_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_6_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_6_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_6_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_6_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_gain_mul_temp_6_P_UNCONNECTED(47 downto 25),
      P(24) => gain_mul_temp_6_n_81,
      P(23) => gain_mul_temp_6_n_82,
      P(22) => gain_mul_temp_6_n_83,
      P(21) => gain_mul_temp_6_n_84,
      P(20) => gain_mul_temp_6_n_85,
      P(19) => gain_mul_temp_6_n_86,
      P(18) => gain_mul_temp_6_n_87,
      P(17) => gain_mul_temp_6_n_88,
      P(16) => gain_mul_temp_6_n_89,
      P(15) => gain_mul_temp_6_n_90,
      P(14) => gain_mul_temp_6_n_91,
      P(13) => gain_mul_temp_6_n_92,
      P(12) => gain_mul_temp_6_n_93,
      P(11) => gain_mul_temp_6_n_94,
      P(10) => gain_mul_temp_6_n_95,
      P(9) => gain_mul_temp_6_n_96,
      P(8) => gain_mul_temp_6_n_97,
      P(7) => gain_mul_temp_6_n_98,
      P(6) => gain_mul_temp_6_n_99,
      P(5) => gain_mul_temp_6_n_100,
      P(4) => gain_mul_temp_6_n_101,
      P(3) => gain_mul_temp_6_n_102,
      P(2) => gain_mul_temp_6_n_103,
      P(1) => gain_mul_temp_6_n_104,
      P(0) => gain_mul_temp_6_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_6_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_6_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_6_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_6_UNDERFLOW_UNCONNECTED
    );
gain_mul_temp_7: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \multiInDelay12_reg_reg[1]_22\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_7_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111010000111011001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_7_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_7_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_7_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_7_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_7_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_gain_mul_temp_7_P_UNCONNECTED(47 downto 25),
      P(24) => gain_mul_temp_7_n_81,
      P(23) => gain_mul_temp_7_n_82,
      P(22) => gain_mul_temp_7_n_83,
      P(21) => gain_mul_temp_7_n_84,
      P(20) => gain_mul_temp_7_n_85,
      P(19) => gain_mul_temp_7_n_86,
      P(18) => gain_mul_temp_7_n_87,
      P(17) => gain_mul_temp_7_n_88,
      P(16) => gain_mul_temp_7_n_89,
      P(15) => gain_mul_temp_7_n_90,
      P(14) => gain_mul_temp_7_n_91,
      P(13) => gain_mul_temp_7_n_92,
      P(12) => gain_mul_temp_7_n_93,
      P(11) => gain_mul_temp_7_n_94,
      P(10) => gain_mul_temp_7_n_95,
      P(9) => gain_mul_temp_7_n_96,
      P(8) => gain_mul_temp_7_n_97,
      P(7) => gain_mul_temp_7_n_98,
      P(6) => gain_mul_temp_7_n_99,
      P(5) => gain_mul_temp_7_n_100,
      P(4) => gain_mul_temp_7_n_101,
      P(3) => gain_mul_temp_7_n_102,
      P(2) => gain_mul_temp_7_n_103,
      P(1) => gain_mul_temp_7_n_104,
      P(0) => gain_mul_temp_7_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_7_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_7_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_7_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_7_UNDERFLOW_UNCONNECTED
    );
gain_mul_temp_8: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \multiInDelay13_reg_reg[1]_19\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_8_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111110110110110111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_8_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_8_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_8_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_8_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_8_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_gain_mul_temp_8_P_UNCONNECTED(47 downto 23),
      P(22) => gain_mul_temp_8_n_83,
      P(21) => gain_mul_temp_8_n_84,
      P(20) => gain_mul_temp_8_n_85,
      P(19) => gain_mul_temp_8_n_86,
      P(18) => gain_mul_temp_8_n_87,
      P(17) => gain_mul_temp_8_n_88,
      P(16) => gain_mul_temp_8_n_89,
      P(15) => gain_mul_temp_8_n_90,
      P(14) => gain_mul_temp_8_n_91,
      P(13) => gain_mul_temp_8_n_92,
      P(12) => gain_mul_temp_8_n_93,
      P(11) => gain_mul_temp_8_n_94,
      P(10) => gain_mul_temp_8_n_95,
      P(9) => gain_mul_temp_8_n_96,
      P(8) => gain_mul_temp_8_n_97,
      P(7) => gain_mul_temp_8_n_98,
      P(6) => gain_mul_temp_8_n_99,
      P(5) => gain_mul_temp_8_n_100,
      P(4) => gain_mul_temp_8_n_101,
      P(3) => gain_mul_temp_8_n_102,
      P(2) => gain_mul_temp_8_n_103,
      P(1) => gain_mul_temp_8_n_104,
      P(0) => gain_mul_temp_8_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_8_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_8_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_8_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_8_UNDERFLOW_UNCONNECTED
    );
hEnd_reg_reg_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_7,
      Q => hEnd_reg_reg_c_n_0
    );
hEnd_reg_reg_c_0: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_n_0,
      Q => hEnd_reg_reg_c_0_n_0
    );
hEnd_reg_reg_c_1: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_0_n_0,
      Q => hEnd_reg_reg_c_1_n_0
    );
hEnd_reg_reg_c_2: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_1_n_0,
      Q => hEnd_reg_reg_c_2_n_0
    );
hEnd_reg_reg_c_3: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_2_n_0,
      Q => hEnd_reg_reg_c_3_n_0
    );
hEnd_reg_reg_c_4: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_3_n_0,
      Q => hEnd_reg_reg_c_4_n_0
    );
hEnd_reg_reg_c_5: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_4_n_0,
      Q => \^hend_reg_reg_c_5_0\
    );
hEnd_reg_reg_c_6: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \^hend_reg_reg_c_5_0\,
      Q => hEnd_reg_reg_c_6_0
    );
\intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => E(0),
      CLK => IPCORE_CLK,
      D => top_user_ctrl_valid_1,
      Q => \intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3_n_0\
    );
\intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      D => \intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3_n_0\,
      Q => \intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0\,
      R => '0'
    );
\intdelay_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => intdelay_reg_reg_gate_n_0,
      Q => \intdelay_reg_reg_n_0_[6]\
    );
intdelay_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0\,
      I1 => hEnd_reg_reg_c_4_n_0,
      O => intdelay_reg_reg_gate_n_0
    );
\multiInDelay11_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(0),
      Q => \multiInDelay11_reg_reg[0]_24\(0)
    );
\multiInDelay11_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(1),
      Q => \multiInDelay11_reg_reg[0]_24\(1)
    );
\multiInDelay11_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(2),
      Q => \multiInDelay11_reg_reg[0]_24\(2)
    );
\multiInDelay11_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(3),
      Q => \multiInDelay11_reg_reg[0]_24\(3)
    );
\multiInDelay11_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(4),
      Q => \multiInDelay11_reg_reg[0]_24\(4)
    );
\multiInDelay11_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(5),
      Q => \multiInDelay11_reg_reg[0]_24\(5)
    );
\multiInDelay11_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(6),
      Q => \multiInDelay11_reg_reg[0]_24\(6)
    );
\multiInDelay11_reg_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(7),
      Q => \multiInDelay11_reg_reg[0]_24\(7)
    );
\multiInDelay11_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0]_24\(0),
      Q => \multiInDelay11_reg_reg[1]_25\(0)
    );
\multiInDelay11_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0]_24\(1),
      Q => \multiInDelay11_reg_reg[1]_25\(1)
    );
\multiInDelay11_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0]_24\(2),
      Q => \multiInDelay11_reg_reg[1]_25\(2)
    );
\multiInDelay11_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0]_24\(3),
      Q => \multiInDelay11_reg_reg[1]_25\(3)
    );
\multiInDelay11_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0]_24\(4),
      Q => \multiInDelay11_reg_reg[1]_25\(4)
    );
\multiInDelay11_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0]_24\(5),
      Q => \multiInDelay11_reg_reg[1]_25\(5)
    );
\multiInDelay11_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0]_24\(6),
      Q => \multiInDelay11_reg_reg[1]_25\(6)
    );
\multiInDelay11_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0]_24\(7),
      Q => \multiInDelay11_reg_reg[1]_25\(7)
    );
\multiInDelay12_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0][7]_0\(0),
      Q => \multiInDelay12_reg_reg[0]_21\(0)
    );
\multiInDelay12_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0][7]_0\(1),
      Q => \multiInDelay12_reg_reg[0]_21\(1)
    );
\multiInDelay12_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0][7]_0\(2),
      Q => \multiInDelay12_reg_reg[0]_21\(2)
    );
\multiInDelay12_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0][7]_0\(3),
      Q => \multiInDelay12_reg_reg[0]_21\(3)
    );
\multiInDelay12_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0][7]_0\(4),
      Q => \multiInDelay12_reg_reg[0]_21\(4)
    );
\multiInDelay12_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0][7]_0\(5),
      Q => \multiInDelay12_reg_reg[0]_21\(5)
    );
\multiInDelay12_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0][7]_0\(6),
      Q => \multiInDelay12_reg_reg[0]_21\(6)
    );
\multiInDelay12_reg_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0][7]_0\(7),
      Q => \multiInDelay12_reg_reg[0]_21\(7)
    );
\multiInDelay12_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0]_21\(0),
      Q => \multiInDelay12_reg_reg[1]_22\(0)
    );
\multiInDelay12_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0]_21\(1),
      Q => \multiInDelay12_reg_reg[1]_22\(1)
    );
\multiInDelay12_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0]_21\(2),
      Q => \multiInDelay12_reg_reg[1]_22\(2)
    );
\multiInDelay12_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0]_21\(3),
      Q => \multiInDelay12_reg_reg[1]_22\(3)
    );
\multiInDelay12_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0]_21\(4),
      Q => \multiInDelay12_reg_reg[1]_22\(4)
    );
\multiInDelay12_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0]_21\(5),
      Q => \multiInDelay12_reg_reg[1]_22\(5)
    );
\multiInDelay12_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0]_21\(6),
      Q => \multiInDelay12_reg_reg[1]_22\(6)
    );
\multiInDelay12_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay12_reg_reg[0]_21\(7),
      Q => \multiInDelay12_reg_reg[1]_22\(7)
    );
\multiInDelay13_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0][7]_0\(0),
      Q => \multiInDelay13_reg_reg[0]_18\(0)
    );
\multiInDelay13_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0][7]_0\(1),
      Q => \multiInDelay13_reg_reg[0]_18\(1)
    );
\multiInDelay13_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0][7]_0\(2),
      Q => \multiInDelay13_reg_reg[0]_18\(2)
    );
\multiInDelay13_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0][7]_0\(3),
      Q => \multiInDelay13_reg_reg[0]_18\(3)
    );
\multiInDelay13_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0][7]_0\(4),
      Q => \multiInDelay13_reg_reg[0]_18\(4)
    );
\multiInDelay13_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0][7]_0\(5),
      Q => \multiInDelay13_reg_reg[0]_18\(5)
    );
\multiInDelay13_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0][7]_0\(6),
      Q => \multiInDelay13_reg_reg[0]_18\(6)
    );
\multiInDelay13_reg_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0][7]_0\(7),
      Q => \multiInDelay13_reg_reg[0]_18\(7)
    );
\multiInDelay13_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0]_18\(0),
      Q => \multiInDelay13_reg_reg[1]_19\(0)
    );
\multiInDelay13_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0]_18\(1),
      Q => \multiInDelay13_reg_reg[1]_19\(1)
    );
\multiInDelay13_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0]_18\(2),
      Q => \multiInDelay13_reg_reg[1]_19\(2)
    );
\multiInDelay13_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0]_18\(3),
      Q => \multiInDelay13_reg_reg[1]_19\(3)
    );
\multiInDelay13_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0]_18\(4),
      Q => \multiInDelay13_reg_reg[1]_19\(4)
    );
\multiInDelay13_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0]_18\(5),
      Q => \multiInDelay13_reg_reg[1]_19\(5)
    );
\multiInDelay13_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0]_18\(6),
      Q => \multiInDelay13_reg_reg[1]_19\(6)
    );
\multiInDelay13_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg[0]_18\(7),
      Q => \multiInDelay13_reg_reg[1]_19\(7)
    );
\multiOutDelay11_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_105,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(0)
    );
\multiOutDelay11_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_95,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(10)
    );
\multiOutDelay11_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_94,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(11)
    );
\multiOutDelay11_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_93,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(12)
    );
\multiOutDelay11_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_92,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(13)
    );
\multiOutDelay11_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_91,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(14)
    );
\multiOutDelay11_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_90,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(15)
    );
\multiOutDelay11_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_89,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(16)
    );
\multiOutDelay11_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_88,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(17)
    );
\multiOutDelay11_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_87,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(18)
    );
\multiOutDelay11_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_86,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(19)
    );
\multiOutDelay11_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_104,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(1)
    );
\multiOutDelay11_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_85,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(20)
    );
\multiOutDelay11_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_84,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(21)
    );
\multiOutDelay11_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_83,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(22)
    );
\multiOutDelay11_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_82,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(23)
    );
\multiOutDelay11_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_81,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(24)
    );
\multiOutDelay11_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_103,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(2)
    );
\multiOutDelay11_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_102,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(3)
    );
\multiOutDelay11_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_101,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(4)
    );
\multiOutDelay11_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_100,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(5)
    );
\multiOutDelay11_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_99,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(6)
    );
\multiOutDelay11_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_98,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(7)
    );
\multiOutDelay11_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_97,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(8)
    );
\multiOutDelay11_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_96,
      I1 => \multiOutDelay11_reg_reg[1][24]_0\,
      O => \multiOutDelay11_reg_reg[0]_2\(9)
    );
\multiOutDelay11_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(0),
      Q => \multiOutDelay11_reg_reg[1]_26\(0)
    );
\multiOutDelay11_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(10),
      Q => \multiOutDelay11_reg_reg[1]_26\(10)
    );
\multiOutDelay11_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(11),
      Q => \multiOutDelay11_reg_reg[1]_26\(11)
    );
\multiOutDelay11_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(12),
      Q => \multiOutDelay11_reg_reg[1]_26\(12)
    );
\multiOutDelay11_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(13),
      Q => \multiOutDelay11_reg_reg[1]_26\(13)
    );
\multiOutDelay11_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(14),
      Q => \multiOutDelay11_reg_reg[1]_26\(14)
    );
\multiOutDelay11_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(15),
      Q => \multiOutDelay11_reg_reg[1]_26\(15)
    );
\multiOutDelay11_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(16),
      Q => \multiOutDelay11_reg_reg[1]_26\(16)
    );
\multiOutDelay11_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(17),
      Q => \multiOutDelay11_reg_reg[1]_26\(17)
    );
\multiOutDelay11_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(18),
      Q => \multiOutDelay11_reg_reg[1]_26\(18)
    );
\multiOutDelay11_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(19),
      Q => \multiOutDelay11_reg_reg[1]_26\(19)
    );
\multiOutDelay11_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(1),
      Q => \multiOutDelay11_reg_reg[1]_26\(1)
    );
\multiOutDelay11_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(20),
      Q => \multiOutDelay11_reg_reg[1]_26\(20)
    );
\multiOutDelay11_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(21),
      Q => \multiOutDelay11_reg_reg[1]_26\(21)
    );
\multiOutDelay11_reg_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(22),
      Q => \multiOutDelay11_reg_reg[1]_26\(22)
    );
\multiOutDelay11_reg_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(23),
      Q => \multiOutDelay11_reg_reg[1]_26\(23)
    );
\multiOutDelay11_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(24),
      Q => \multiOutDelay11_reg_reg[1]_26\(24)
    );
\multiOutDelay11_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(2),
      Q => \multiOutDelay11_reg_reg[1]_26\(2)
    );
\multiOutDelay11_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(3),
      Q => \multiOutDelay11_reg_reg[1]_26\(3)
    );
\multiOutDelay11_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(4),
      Q => \multiOutDelay11_reg_reg[1]_26\(4)
    );
\multiOutDelay11_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(5),
      Q => \multiOutDelay11_reg_reg[1]_26\(5)
    );
\multiOutDelay11_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(6),
      Q => \multiOutDelay11_reg_reg[1]_26\(6)
    );
\multiOutDelay11_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(7),
      Q => \multiOutDelay11_reg_reg[1]_26\(7)
    );
\multiOutDelay11_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(8),
      Q => \multiOutDelay11_reg_reg[1]_26\(8)
    );
\multiOutDelay11_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg[0]_2\(9),
      Q => \multiOutDelay11_reg_reg[1]_26\(9)
    );
\multiOutDelay12_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_105,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(0)
    );
\multiOutDelay12_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_95,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(10)
    );
\multiOutDelay12_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_94,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(11)
    );
\multiOutDelay12_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_93,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(12)
    );
\multiOutDelay12_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_92,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(13)
    );
\multiOutDelay12_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_91,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(14)
    );
\multiOutDelay12_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_90,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(15)
    );
\multiOutDelay12_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_89,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(16)
    );
\multiOutDelay12_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_88,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(17)
    );
\multiOutDelay12_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_87,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(18)
    );
\multiOutDelay12_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_86,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(19)
    );
\multiOutDelay12_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_104,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(1)
    );
\multiOutDelay12_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_85,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(20)
    );
\multiOutDelay12_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_84,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(21)
    );
\multiOutDelay12_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_83,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(22)
    );
\multiOutDelay12_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_82,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(23)
    );
\multiOutDelay12_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_81,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(24)
    );
\multiOutDelay12_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_103,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(2)
    );
\multiOutDelay12_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_102,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(3)
    );
\multiOutDelay12_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_101,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(4)
    );
\multiOutDelay12_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_100,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(5)
    );
\multiOutDelay12_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_99,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(6)
    );
\multiOutDelay12_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_98,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(7)
    );
\multiOutDelay12_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_97,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(8)
    );
\multiOutDelay12_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_96,
      I1 => \multiOutDelay12_reg_reg[1][24]_0\,
      O => \multiOutDelay12_reg_reg[0]_1\(9)
    );
\multiOutDelay12_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(0),
      Q => \multiOutDelay12_reg_reg[1]_23\(0)
    );
\multiOutDelay12_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(10),
      Q => \multiOutDelay12_reg_reg[1]_23\(10)
    );
\multiOutDelay12_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(11),
      Q => \multiOutDelay12_reg_reg[1]_23\(11)
    );
\multiOutDelay12_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(12),
      Q => \multiOutDelay12_reg_reg[1]_23\(12)
    );
\multiOutDelay12_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(13),
      Q => \multiOutDelay12_reg_reg[1]_23\(13)
    );
\multiOutDelay12_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(14),
      Q => \multiOutDelay12_reg_reg[1]_23\(14)
    );
\multiOutDelay12_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(15),
      Q => \multiOutDelay12_reg_reg[1]_23\(15)
    );
\multiOutDelay12_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(16),
      Q => \multiOutDelay12_reg_reg[1]_23\(16)
    );
\multiOutDelay12_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(17),
      Q => \multiOutDelay12_reg_reg[1]_23\(17)
    );
\multiOutDelay12_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(18),
      Q => \multiOutDelay12_reg_reg[1]_23\(18)
    );
\multiOutDelay12_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(19),
      Q => \multiOutDelay12_reg_reg[1]_23\(19)
    );
\multiOutDelay12_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(1),
      Q => \multiOutDelay12_reg_reg[1]_23\(1)
    );
\multiOutDelay12_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(20),
      Q => \multiOutDelay12_reg_reg[1]_23\(20)
    );
\multiOutDelay12_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(21),
      Q => \multiOutDelay12_reg_reg[1]_23\(21)
    );
\multiOutDelay12_reg_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(22),
      Q => \multiOutDelay12_reg_reg[1]_23\(22)
    );
\multiOutDelay12_reg_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(23),
      Q => \multiOutDelay12_reg_reg[1]_23\(23)
    );
\multiOutDelay12_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(24),
      Q => \multiOutDelay12_reg_reg[1]_23\(24)
    );
\multiOutDelay12_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(2),
      Q => \multiOutDelay12_reg_reg[1]_23\(2)
    );
\multiOutDelay12_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(3),
      Q => \multiOutDelay12_reg_reg[1]_23\(3)
    );
\multiOutDelay12_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(4),
      Q => \multiOutDelay12_reg_reg[1]_23\(4)
    );
\multiOutDelay12_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(5),
      Q => \multiOutDelay12_reg_reg[1]_23\(5)
    );
\multiOutDelay12_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(6),
      Q => \multiOutDelay12_reg_reg[1]_23\(6)
    );
\multiOutDelay12_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(7),
      Q => \multiOutDelay12_reg_reg[1]_23\(7)
    );
\multiOutDelay12_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(8),
      Q => \multiOutDelay12_reg_reg[1]_23\(8)
    );
\multiOutDelay12_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay12_reg_reg[0]_1\(9),
      Q => \multiOutDelay12_reg_reg[1]_23\(9)
    );
\multiOutDelay13_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_105,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(0)
    );
\multiOutDelay13_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_95,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(10)
    );
\multiOutDelay13_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_94,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(11)
    );
\multiOutDelay13_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_93,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(12)
    );
\multiOutDelay13_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_92,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(13)
    );
\multiOutDelay13_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_91,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(14)
    );
\multiOutDelay13_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_90,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(15)
    );
\multiOutDelay13_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_89,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(16)
    );
\multiOutDelay13_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_88,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(17)
    );
\multiOutDelay13_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_87,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(18)
    );
\multiOutDelay13_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_86,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(19)
    );
\multiOutDelay13_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_104,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(1)
    );
\multiOutDelay13_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_85,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(20)
    );
\multiOutDelay13_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_84,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(21)
    );
\multiOutDelay13_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_83,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(24)
    );
\multiOutDelay13_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_103,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(2)
    );
\multiOutDelay13_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_102,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(3)
    );
\multiOutDelay13_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_101,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(4)
    );
\multiOutDelay13_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_100,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(5)
    );
\multiOutDelay13_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_99,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(6)
    );
\multiOutDelay13_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_98,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(7)
    );
\multiOutDelay13_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_97,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(8)
    );
\multiOutDelay13_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_96,
      I1 => \multiOutDelay13_reg_reg[1][24]_0\,
      O => \multiOutDelay13_reg_reg[0]_0\(9)
    );
\multiOutDelay13_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(0),
      Q => \multiOutDelay13_reg_reg[1]_20\(0)
    );
\multiOutDelay13_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(10),
      Q => \multiOutDelay13_reg_reg[1]_20\(10)
    );
\multiOutDelay13_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(11),
      Q => \multiOutDelay13_reg_reg[1]_20\(11)
    );
\multiOutDelay13_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(12),
      Q => \multiOutDelay13_reg_reg[1]_20\(12)
    );
\multiOutDelay13_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(13),
      Q => \multiOutDelay13_reg_reg[1]_20\(13)
    );
\multiOutDelay13_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(14),
      Q => \multiOutDelay13_reg_reg[1]_20\(14)
    );
\multiOutDelay13_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(15),
      Q => \multiOutDelay13_reg_reg[1]_20\(15)
    );
\multiOutDelay13_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(16),
      Q => \multiOutDelay13_reg_reg[1]_20\(16)
    );
\multiOutDelay13_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(17),
      Q => \multiOutDelay13_reg_reg[1]_20\(17)
    );
\multiOutDelay13_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(18),
      Q => \multiOutDelay13_reg_reg[1]_20\(18)
    );
\multiOutDelay13_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(19),
      Q => \multiOutDelay13_reg_reg[1]_20\(19)
    );
\multiOutDelay13_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(1),
      Q => \multiOutDelay13_reg_reg[1]_20\(1)
    );
\multiOutDelay13_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(20),
      Q => \multiOutDelay13_reg_reg[1]_20\(20)
    );
\multiOutDelay13_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(21),
      Q => \multiOutDelay13_reg_reg[1]_20\(21)
    );
\multiOutDelay13_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(24),
      Q => \multiOutDelay13_reg_reg[1]_20\(24)
    );
\multiOutDelay13_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(2),
      Q => \multiOutDelay13_reg_reg[1]_20\(2)
    );
\multiOutDelay13_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(3),
      Q => \multiOutDelay13_reg_reg[1]_20\(3)
    );
\multiOutDelay13_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(4),
      Q => \multiOutDelay13_reg_reg[1]_20\(4)
    );
\multiOutDelay13_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(5),
      Q => \multiOutDelay13_reg_reg[1]_20\(5)
    );
\multiOutDelay13_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(6),
      Q => \multiOutDelay13_reg_reg[1]_20\(6)
    );
\multiOutDelay13_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(7),
      Q => \multiOutDelay13_reg_reg[1]_20\(7)
    );
\multiOutDelay13_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(8),
      Q => \multiOutDelay13_reg_reg[1]_20\(8)
    );
\multiOutDelay13_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg[0]_0\(9),
      Q => \multiOutDelay13_reg_reg[1]_20\(9)
    );
\multiOutDelay21_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_105,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(0)
    );
\multiOutDelay21_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_95,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(10)
    );
\multiOutDelay21_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_94,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(11)
    );
\multiOutDelay21_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_93,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(12)
    );
\multiOutDelay21_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_92,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(13)
    );
\multiOutDelay21_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_91,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(14)
    );
\multiOutDelay21_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_90,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(15)
    );
\multiOutDelay21_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_89,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(16)
    );
\multiOutDelay21_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_88,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(17)
    );
\multiOutDelay21_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_87,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(18)
    );
\multiOutDelay21_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_86,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(19)
    );
\multiOutDelay21_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_104,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(1)
    );
\multiOutDelay21_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_85,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(20)
    );
\multiOutDelay21_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_84,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(21)
    );
\multiOutDelay21_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_83,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(22)
    );
\multiOutDelay21_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_82,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(24)
    );
\multiOutDelay21_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_103,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(2)
    );
\multiOutDelay21_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_102,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(3)
    );
\multiOutDelay21_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_101,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(4)
    );
\multiOutDelay21_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_100,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(5)
    );
\multiOutDelay21_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_99,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(6)
    );
\multiOutDelay21_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_98,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(7)
    );
\multiOutDelay21_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_97,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(8)
    );
\multiOutDelay21_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_96,
      I1 => \multiOutDelay21_reg_reg[1][24]_0\,
      O => \multiOutDelay21_reg_reg[0]_5\(9)
    );
\multiOutDelay21_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(0),
      Q => \multiOutDelay21_reg_reg[1]_29\(0)
    );
\multiOutDelay21_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(10),
      Q => \multiOutDelay21_reg_reg[1]_29\(10)
    );
\multiOutDelay21_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(11),
      Q => \multiOutDelay21_reg_reg[1]_29\(11)
    );
\multiOutDelay21_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(12),
      Q => \multiOutDelay21_reg_reg[1]_29\(12)
    );
\multiOutDelay21_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(13),
      Q => \multiOutDelay21_reg_reg[1]_29\(13)
    );
\multiOutDelay21_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(14),
      Q => \multiOutDelay21_reg_reg[1]_29\(14)
    );
\multiOutDelay21_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(15),
      Q => \multiOutDelay21_reg_reg[1]_29\(15)
    );
\multiOutDelay21_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(16),
      Q => \multiOutDelay21_reg_reg[1]_29\(16)
    );
\multiOutDelay21_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(17),
      Q => \multiOutDelay21_reg_reg[1]_29\(17)
    );
\multiOutDelay21_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(18),
      Q => \multiOutDelay21_reg_reg[1]_29\(18)
    );
\multiOutDelay21_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(19),
      Q => \multiOutDelay21_reg_reg[1]_29\(19)
    );
\multiOutDelay21_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(1),
      Q => \multiOutDelay21_reg_reg[1]_29\(1)
    );
\multiOutDelay21_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(20),
      Q => \multiOutDelay21_reg_reg[1]_29\(20)
    );
\multiOutDelay21_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(21),
      Q => \multiOutDelay21_reg_reg[1]_29\(21)
    );
\multiOutDelay21_reg_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(22),
      Q => \multiOutDelay21_reg_reg[1]_29\(22)
    );
\multiOutDelay21_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(24),
      Q => \multiOutDelay21_reg_reg[1]_29\(24)
    );
\multiOutDelay21_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(2),
      Q => \multiOutDelay21_reg_reg[1]_29\(2)
    );
\multiOutDelay21_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(3),
      Q => \multiOutDelay21_reg_reg[1]_29\(3)
    );
\multiOutDelay21_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(4),
      Q => \multiOutDelay21_reg_reg[1]_29\(4)
    );
\multiOutDelay21_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(5),
      Q => \multiOutDelay21_reg_reg[1]_29\(5)
    );
\multiOutDelay21_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(6),
      Q => \multiOutDelay21_reg_reg[1]_29\(6)
    );
\multiOutDelay21_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(7),
      Q => \multiOutDelay21_reg_reg[1]_29\(7)
    );
\multiOutDelay21_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(8),
      Q => \multiOutDelay21_reg_reg[1]_29\(8)
    );
\multiOutDelay21_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay21_reg_reg[0]_5\(9),
      Q => \multiOutDelay21_reg_reg[1]_29\(9)
    );
\multiOutDelay22_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_105,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(0)
    );
\multiOutDelay22_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_95,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(10)
    );
\multiOutDelay22_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_94,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(11)
    );
\multiOutDelay22_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_93,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(12)
    );
\multiOutDelay22_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_92,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(13)
    );
\multiOutDelay22_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_91,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(14)
    );
\multiOutDelay22_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_90,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(15)
    );
\multiOutDelay22_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_89,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(16)
    );
\multiOutDelay22_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_88,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(17)
    );
\multiOutDelay22_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_87,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(18)
    );
\multiOutDelay22_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_86,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(19)
    );
\multiOutDelay22_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_104,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(1)
    );
\multiOutDelay22_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_85,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(20)
    );
\multiOutDelay22_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_84,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(21)
    );
\multiOutDelay22_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_83,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(22)
    );
\multiOutDelay22_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_82,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(23)
    );
\multiOutDelay22_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_81,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(24)
    );
\multiOutDelay22_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_103,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(2)
    );
\multiOutDelay22_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_102,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(3)
    );
\multiOutDelay22_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_101,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(4)
    );
\multiOutDelay22_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_100,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(5)
    );
\multiOutDelay22_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_99,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(6)
    );
\multiOutDelay22_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_98,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(7)
    );
\multiOutDelay22_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_97,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(8)
    );
\multiOutDelay22_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_96,
      I1 => \multiOutDelay22_reg_reg[1][24]_0\,
      O => \multiOutDelay22_reg_reg[0]_4\(9)
    );
\multiOutDelay22_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(0),
      Q => \multiOutDelay22_reg_reg[1]_28\(0)
    );
\multiOutDelay22_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(10),
      Q => \multiOutDelay22_reg_reg[1]_28\(10)
    );
\multiOutDelay22_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(11),
      Q => \multiOutDelay22_reg_reg[1]_28\(11)
    );
\multiOutDelay22_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(12),
      Q => \multiOutDelay22_reg_reg[1]_28\(12)
    );
\multiOutDelay22_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(13),
      Q => \multiOutDelay22_reg_reg[1]_28\(13)
    );
\multiOutDelay22_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(14),
      Q => \multiOutDelay22_reg_reg[1]_28\(14)
    );
\multiOutDelay22_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(15),
      Q => \multiOutDelay22_reg_reg[1]_28\(15)
    );
\multiOutDelay22_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(16),
      Q => \multiOutDelay22_reg_reg[1]_28\(16)
    );
\multiOutDelay22_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(17),
      Q => \multiOutDelay22_reg_reg[1]_28\(17)
    );
\multiOutDelay22_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(18),
      Q => \multiOutDelay22_reg_reg[1]_28\(18)
    );
\multiOutDelay22_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(19),
      Q => \multiOutDelay22_reg_reg[1]_28\(19)
    );
\multiOutDelay22_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(1),
      Q => \multiOutDelay22_reg_reg[1]_28\(1)
    );
\multiOutDelay22_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(20),
      Q => \multiOutDelay22_reg_reg[1]_28\(20)
    );
\multiOutDelay22_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(21),
      Q => \multiOutDelay22_reg_reg[1]_28\(21)
    );
\multiOutDelay22_reg_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(22),
      Q => \multiOutDelay22_reg_reg[1]_28\(22)
    );
\multiOutDelay22_reg_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(23),
      Q => \multiOutDelay22_reg_reg[1]_28\(23)
    );
\multiOutDelay22_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(24),
      Q => \multiOutDelay22_reg_reg[1]_28\(24)
    );
\multiOutDelay22_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(2),
      Q => \multiOutDelay22_reg_reg[1]_28\(2)
    );
\multiOutDelay22_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(3),
      Q => \multiOutDelay22_reg_reg[1]_28\(3)
    );
\multiOutDelay22_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(4),
      Q => \multiOutDelay22_reg_reg[1]_28\(4)
    );
\multiOutDelay22_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(5),
      Q => \multiOutDelay22_reg_reg[1]_28\(5)
    );
\multiOutDelay22_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(6),
      Q => \multiOutDelay22_reg_reg[1]_28\(6)
    );
\multiOutDelay22_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(7),
      Q => \multiOutDelay22_reg_reg[1]_28\(7)
    );
\multiOutDelay22_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(8),
      Q => \multiOutDelay22_reg_reg[1]_28\(8)
    );
\multiOutDelay22_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg_reg[0]_4\(9),
      Q => \multiOutDelay22_reg_reg[1]_28\(9)
    );
\multiOutDelay23_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_105,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(0)
    );
\multiOutDelay23_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_95,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(10)
    );
\multiOutDelay23_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_94,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(11)
    );
\multiOutDelay23_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_93,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(12)
    );
\multiOutDelay23_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_92,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(13)
    );
\multiOutDelay23_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_91,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(14)
    );
\multiOutDelay23_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_90,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(15)
    );
\multiOutDelay23_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_89,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(16)
    );
\multiOutDelay23_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_88,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(17)
    );
\multiOutDelay23_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_87,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(18)
    );
\multiOutDelay23_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_86,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(19)
    );
\multiOutDelay23_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_104,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(1)
    );
\multiOutDelay23_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_85,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(20)
    );
\multiOutDelay23_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_84,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(21)
    );
\multiOutDelay23_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_83,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(22)
    );
\multiOutDelay23_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_82,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(23)
    );
\multiOutDelay23_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_81,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(24)
    );
\multiOutDelay23_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_103,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(2)
    );
\multiOutDelay23_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_102,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(3)
    );
\multiOutDelay23_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_101,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(4)
    );
\multiOutDelay23_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_100,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(5)
    );
\multiOutDelay23_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_99,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(6)
    );
\multiOutDelay23_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_98,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(7)
    );
\multiOutDelay23_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_97,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(8)
    );
\multiOutDelay23_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_5_n_96,
      I1 => \multiOutDelay23_reg_reg[1][24]_0\,
      O => \multiOutDelay23_reg_reg[0]_3\(9)
    );
\multiOutDelay23_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(0),
      Q => \multiOutDelay23_reg_reg[1]_27\(0)
    );
\multiOutDelay23_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(10),
      Q => \multiOutDelay23_reg_reg[1]_27\(10)
    );
\multiOutDelay23_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(11),
      Q => \multiOutDelay23_reg_reg[1]_27\(11)
    );
\multiOutDelay23_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(12),
      Q => \multiOutDelay23_reg_reg[1]_27\(12)
    );
\multiOutDelay23_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(13),
      Q => \multiOutDelay23_reg_reg[1]_27\(13)
    );
\multiOutDelay23_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(14),
      Q => \multiOutDelay23_reg_reg[1]_27\(14)
    );
\multiOutDelay23_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(15),
      Q => \multiOutDelay23_reg_reg[1]_27\(15)
    );
\multiOutDelay23_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(16),
      Q => \multiOutDelay23_reg_reg[1]_27\(16)
    );
\multiOutDelay23_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(17),
      Q => \multiOutDelay23_reg_reg[1]_27\(17)
    );
\multiOutDelay23_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(18),
      Q => \multiOutDelay23_reg_reg[1]_27\(18)
    );
\multiOutDelay23_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(19),
      Q => \multiOutDelay23_reg_reg[1]_27\(19)
    );
\multiOutDelay23_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(1),
      Q => \multiOutDelay23_reg_reg[1]_27\(1)
    );
\multiOutDelay23_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(20),
      Q => \multiOutDelay23_reg_reg[1]_27\(20)
    );
\multiOutDelay23_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(21),
      Q => \multiOutDelay23_reg_reg[1]_27\(21)
    );
\multiOutDelay23_reg_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(22),
      Q => \multiOutDelay23_reg_reg[1]_27\(22)
    );
\multiOutDelay23_reg_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(23),
      Q => \multiOutDelay23_reg_reg[1]_27\(23)
    );
\multiOutDelay23_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(24),
      Q => \multiOutDelay23_reg_reg[1]_27\(24)
    );
\multiOutDelay23_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(2),
      Q => \multiOutDelay23_reg_reg[1]_27\(2)
    );
\multiOutDelay23_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(3),
      Q => \multiOutDelay23_reg_reg[1]_27\(3)
    );
\multiOutDelay23_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(4),
      Q => \multiOutDelay23_reg_reg[1]_27\(4)
    );
\multiOutDelay23_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(5),
      Q => \multiOutDelay23_reg_reg[1]_27\(5)
    );
\multiOutDelay23_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(6),
      Q => \multiOutDelay23_reg_reg[1]_27\(6)
    );
\multiOutDelay23_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(7),
      Q => \multiOutDelay23_reg_reg[1]_27\(7)
    );
\multiOutDelay23_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(8),
      Q => \multiOutDelay23_reg_reg[1]_27\(8)
    );
\multiOutDelay23_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg[0]_3\(9),
      Q => \multiOutDelay23_reg_reg[1]_27\(9)
    );
\multiOutDelay31_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_105,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(0)
    );
\multiOutDelay31_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_95,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(10)
    );
\multiOutDelay31_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_94,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(11)
    );
\multiOutDelay31_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_93,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(12)
    );
\multiOutDelay31_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_92,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(13)
    );
\multiOutDelay31_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_91,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(14)
    );
\multiOutDelay31_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_90,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(15)
    );
\multiOutDelay31_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_89,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(16)
    );
\multiOutDelay31_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_88,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(17)
    );
\multiOutDelay31_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_87,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(18)
    );
\multiOutDelay31_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_86,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(19)
    );
\multiOutDelay31_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_104,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(1)
    );
\multiOutDelay31_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_85,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(20)
    );
\multiOutDelay31_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_84,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(21)
    );
\multiOutDelay31_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_83,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(22)
    );
\multiOutDelay31_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_82,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(23)
    );
\multiOutDelay31_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_81,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(24)
    );
\multiOutDelay31_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_103,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(2)
    );
\multiOutDelay31_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_102,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(3)
    );
\multiOutDelay31_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_101,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(4)
    );
\multiOutDelay31_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_100,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(5)
    );
\multiOutDelay31_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_99,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(6)
    );
\multiOutDelay31_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_98,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(7)
    );
\multiOutDelay31_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_97,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(8)
    );
\multiOutDelay31_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_6_n_96,
      I1 => \multiOutDelay31_reg_reg[1][24]_0\,
      O => \multiOutDelay31_reg_reg[0]_8\(9)
    );
\multiOutDelay31_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(0),
      Q => \multiOutDelay31_reg_reg[1]_32\(0)
    );
\multiOutDelay31_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(10),
      Q => \multiOutDelay31_reg_reg[1]_32\(10)
    );
\multiOutDelay31_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(11),
      Q => \multiOutDelay31_reg_reg[1]_32\(11)
    );
\multiOutDelay31_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(12),
      Q => \multiOutDelay31_reg_reg[1]_32\(12)
    );
\multiOutDelay31_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(13),
      Q => \multiOutDelay31_reg_reg[1]_32\(13)
    );
\multiOutDelay31_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(14),
      Q => \multiOutDelay31_reg_reg[1]_32\(14)
    );
\multiOutDelay31_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(15),
      Q => \multiOutDelay31_reg_reg[1]_32\(15)
    );
\multiOutDelay31_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(16),
      Q => \multiOutDelay31_reg_reg[1]_32\(16)
    );
\multiOutDelay31_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(17),
      Q => \multiOutDelay31_reg_reg[1]_32\(17)
    );
\multiOutDelay31_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(18),
      Q => \multiOutDelay31_reg_reg[1]_32\(18)
    );
\multiOutDelay31_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(19),
      Q => \multiOutDelay31_reg_reg[1]_32\(19)
    );
\multiOutDelay31_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(1),
      Q => \multiOutDelay31_reg_reg[1]_32\(1)
    );
\multiOutDelay31_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(20),
      Q => \multiOutDelay31_reg_reg[1]_32\(20)
    );
\multiOutDelay31_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(21),
      Q => \multiOutDelay31_reg_reg[1]_32\(21)
    );
\multiOutDelay31_reg_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(22),
      Q => \multiOutDelay31_reg_reg[1]_32\(22)
    );
\multiOutDelay31_reg_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(23),
      Q => \multiOutDelay31_reg_reg[1]_32\(23)
    );
\multiOutDelay31_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(24),
      Q => \multiOutDelay31_reg_reg[1]_32\(24)
    );
\multiOutDelay31_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(2),
      Q => \multiOutDelay31_reg_reg[1]_32\(2)
    );
\multiOutDelay31_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(3),
      Q => \multiOutDelay31_reg_reg[1]_32\(3)
    );
\multiOutDelay31_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(4),
      Q => \multiOutDelay31_reg_reg[1]_32\(4)
    );
\multiOutDelay31_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(5),
      Q => \multiOutDelay31_reg_reg[1]_32\(5)
    );
\multiOutDelay31_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(6),
      Q => \multiOutDelay31_reg_reg[1]_32\(6)
    );
\multiOutDelay31_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(7),
      Q => \multiOutDelay31_reg_reg[1]_32\(7)
    );
\multiOutDelay31_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(8),
      Q => \multiOutDelay31_reg_reg[1]_32\(8)
    );
\multiOutDelay31_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay31_reg_reg[0]_8\(9),
      Q => \multiOutDelay31_reg_reg[1]_32\(9)
    );
\multiOutDelay32_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_105,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(0)
    );
\multiOutDelay32_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_95,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(10)
    );
\multiOutDelay32_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_94,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(11)
    );
\multiOutDelay32_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_93,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(12)
    );
\multiOutDelay32_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_92,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(13)
    );
\multiOutDelay32_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_91,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(14)
    );
\multiOutDelay32_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_90,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(15)
    );
\multiOutDelay32_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_89,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(16)
    );
\multiOutDelay32_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_88,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(17)
    );
\multiOutDelay32_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_87,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(18)
    );
\multiOutDelay32_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_86,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(19)
    );
\multiOutDelay32_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_104,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(1)
    );
\multiOutDelay32_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_85,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(20)
    );
\multiOutDelay32_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_84,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(21)
    );
\multiOutDelay32_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_83,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(22)
    );
\multiOutDelay32_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_82,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(23)
    );
\multiOutDelay32_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_81,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(24)
    );
\multiOutDelay32_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_103,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(2)
    );
\multiOutDelay32_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_102,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(3)
    );
\multiOutDelay32_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_101,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(4)
    );
\multiOutDelay32_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_100,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(5)
    );
\multiOutDelay32_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_99,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(6)
    );
\multiOutDelay32_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_98,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(7)
    );
\multiOutDelay32_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_97,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(8)
    );
\multiOutDelay32_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_7_n_96,
      I1 => \multiOutDelay32_reg_reg[1][24]_0\,
      O => \multiOutDelay32_reg_reg[0]_7\(9)
    );
\multiOutDelay32_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(0),
      Q => \multiOutDelay32_reg_reg[1]_31\(0)
    );
\multiOutDelay32_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(10),
      Q => \multiOutDelay32_reg_reg[1]_31\(10)
    );
\multiOutDelay32_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(11),
      Q => \multiOutDelay32_reg_reg[1]_31\(11)
    );
\multiOutDelay32_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(12),
      Q => \multiOutDelay32_reg_reg[1]_31\(12)
    );
\multiOutDelay32_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(13),
      Q => \multiOutDelay32_reg_reg[1]_31\(13)
    );
\multiOutDelay32_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(14),
      Q => \multiOutDelay32_reg_reg[1]_31\(14)
    );
\multiOutDelay32_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(15),
      Q => \multiOutDelay32_reg_reg[1]_31\(15)
    );
\multiOutDelay32_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(16),
      Q => \multiOutDelay32_reg_reg[1]_31\(16)
    );
\multiOutDelay32_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(17),
      Q => \multiOutDelay32_reg_reg[1]_31\(17)
    );
\multiOutDelay32_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(18),
      Q => \multiOutDelay32_reg_reg[1]_31\(18)
    );
\multiOutDelay32_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(19),
      Q => \multiOutDelay32_reg_reg[1]_31\(19)
    );
\multiOutDelay32_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(1),
      Q => \multiOutDelay32_reg_reg[1]_31\(1)
    );
\multiOutDelay32_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(20),
      Q => \multiOutDelay32_reg_reg[1]_31\(20)
    );
\multiOutDelay32_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(21),
      Q => \multiOutDelay32_reg_reg[1]_31\(21)
    );
\multiOutDelay32_reg_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(22),
      Q => \multiOutDelay32_reg_reg[1]_31\(22)
    );
\multiOutDelay32_reg_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(23),
      Q => \multiOutDelay32_reg_reg[1]_31\(23)
    );
\multiOutDelay32_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(24),
      Q => \multiOutDelay32_reg_reg[1]_31\(24)
    );
\multiOutDelay32_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(2),
      Q => \multiOutDelay32_reg_reg[1]_31\(2)
    );
\multiOutDelay32_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(3),
      Q => \multiOutDelay32_reg_reg[1]_31\(3)
    );
\multiOutDelay32_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(4),
      Q => \multiOutDelay32_reg_reg[1]_31\(4)
    );
\multiOutDelay32_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(5),
      Q => \multiOutDelay32_reg_reg[1]_31\(5)
    );
\multiOutDelay32_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(6),
      Q => \multiOutDelay32_reg_reg[1]_31\(6)
    );
\multiOutDelay32_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(7),
      Q => \multiOutDelay32_reg_reg[1]_31\(7)
    );
\multiOutDelay32_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(8),
      Q => \multiOutDelay32_reg_reg[1]_31\(8)
    );
\multiOutDelay32_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg_reg[0]_7\(9),
      Q => \multiOutDelay32_reg_reg[1]_31\(9)
    );
\multiOutDelay33_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_105,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(0)
    );
\multiOutDelay33_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_95,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(10)
    );
\multiOutDelay33_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_94,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(11)
    );
\multiOutDelay33_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_93,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(12)
    );
\multiOutDelay33_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_92,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(13)
    );
\multiOutDelay33_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_91,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(14)
    );
\multiOutDelay33_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_90,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(15)
    );
\multiOutDelay33_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_89,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(16)
    );
\multiOutDelay33_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_88,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(17)
    );
\multiOutDelay33_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_87,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(18)
    );
\multiOutDelay33_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_86,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(19)
    );
\multiOutDelay33_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_104,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(1)
    );
\multiOutDelay33_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_85,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(20)
    );
\multiOutDelay33_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_84,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(21)
    );
\multiOutDelay33_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_83,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(24)
    );
\multiOutDelay33_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_103,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(2)
    );
\multiOutDelay33_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_102,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(3)
    );
\multiOutDelay33_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_101,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(4)
    );
\multiOutDelay33_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_100,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(5)
    );
\multiOutDelay33_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_99,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(6)
    );
\multiOutDelay33_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_98,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(7)
    );
\multiOutDelay33_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_97,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(8)
    );
\multiOutDelay33_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_8_n_96,
      I1 => \multiOutDelay33_reg_reg[1][24]_0\,
      O => \multiOutDelay33_reg_reg[0]_6\(9)
    );
\multiOutDelay33_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(0),
      Q => \multiOutDelay33_reg_reg[1]_30\(0)
    );
\multiOutDelay33_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(10),
      Q => \multiOutDelay33_reg_reg[1]_30\(10)
    );
\multiOutDelay33_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(11),
      Q => \multiOutDelay33_reg_reg[1]_30\(11)
    );
\multiOutDelay33_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(12),
      Q => \multiOutDelay33_reg_reg[1]_30\(12)
    );
\multiOutDelay33_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(13),
      Q => \multiOutDelay33_reg_reg[1]_30\(13)
    );
\multiOutDelay33_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(14),
      Q => \multiOutDelay33_reg_reg[1]_30\(14)
    );
\multiOutDelay33_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(15),
      Q => \multiOutDelay33_reg_reg[1]_30\(15)
    );
\multiOutDelay33_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(16),
      Q => \multiOutDelay33_reg_reg[1]_30\(16)
    );
\multiOutDelay33_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(17),
      Q => \multiOutDelay33_reg_reg[1]_30\(17)
    );
\multiOutDelay33_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(18),
      Q => \multiOutDelay33_reg_reg[1]_30\(18)
    );
\multiOutDelay33_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(19),
      Q => \multiOutDelay33_reg_reg[1]_30\(19)
    );
\multiOutDelay33_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(1),
      Q => \multiOutDelay33_reg_reg[1]_30\(1)
    );
\multiOutDelay33_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(20),
      Q => \multiOutDelay33_reg_reg[1]_30\(20)
    );
\multiOutDelay33_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(21),
      Q => \multiOutDelay33_reg_reg[1]_30\(21)
    );
\multiOutDelay33_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(24),
      Q => \multiOutDelay33_reg_reg[1]_30\(24)
    );
\multiOutDelay33_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(2),
      Q => \multiOutDelay33_reg_reg[1]_30\(2)
    );
\multiOutDelay33_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(3),
      Q => \multiOutDelay33_reg_reg[1]_30\(3)
    );
\multiOutDelay33_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(4),
      Q => \multiOutDelay33_reg_reg[1]_30\(4)
    );
\multiOutDelay33_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(5),
      Q => \multiOutDelay33_reg_reg[1]_30\(5)
    );
\multiOutDelay33_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(6),
      Q => \multiOutDelay33_reg_reg[1]_30\(6)
    );
\multiOutDelay33_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(7),
      Q => \multiOutDelay33_reg_reg[1]_30\(7)
    );
\multiOutDelay33_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(8),
      Q => \multiOutDelay33_reg_reg[1]_30\(8)
    );
\multiOutDelay33_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay33_reg_reg[0]_6\(9),
      Q => \multiOutDelay33_reg_reg[1]_30\(9)
    );
\vStart_reg_reg[5]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => E(0),
      CLK => IPCORE_CLK,
      D => top_user_ctrl_vStart_1,
      Q => \vStart_reg_reg[5]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0\
    );
\vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      D => \vStart_reg_reg[5]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0\,
      Q => \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0\,
      R => '0'
    );
\vStart_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vStart_reg_reg_gate_n_0,
      Q => \vStart_reg_reg[7]_0\
    );
vStart_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0\,
      I1 => \^hend_reg_reg_c_5_0\,
      O => vStart_reg_reg_gate_n_0
    );
validOut_1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \intdelay_reg_reg_n_0_[6]\,
      Q => \^color_space_converter_out2_valid\
    );
validOut_1_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \intdelay_reg_reg_n_0_[6]\,
      Q => \^validout_1_reg_rep_0\
    );
\validOut_1_reg_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \intdelay_reg_reg_n_0_[6]\,
      Q => \^validout_1_reg_rep__0_0\
    );
\validOut_1_reg_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \intdelay_reg_reg_n_0_[6]\,
      Q => \^validout_1_reg_rep__1_0\
    );
\validOut_1_reg_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \intdelay_reg_reg_n_0_[6]\,
      Q => \^validout_1_reg_rep__2_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE1 is
  port (
    P : out STD_LOGIC_VECTOR ( 37 downto 0 );
    Switch1_out1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add3_out1_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add4_out1_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \In3Reg[7]_i_14\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE1 is
  signal Add3_out1_n_100 : STD_LOGIC;
  signal Add3_out1_n_101 : STD_LOGIC;
  signal Add3_out1_n_102 : STD_LOGIC;
  signal Add3_out1_n_103 : STD_LOGIC;
  signal Add3_out1_n_104 : STD_LOGIC;
  signal Add3_out1_n_105 : STD_LOGIC;
  signal Add3_out1_n_106 : STD_LOGIC;
  signal Add3_out1_n_107 : STD_LOGIC;
  signal Add3_out1_n_108 : STD_LOGIC;
  signal Add3_out1_n_109 : STD_LOGIC;
  signal Add3_out1_n_110 : STD_LOGIC;
  signal Add3_out1_n_111 : STD_LOGIC;
  signal Add3_out1_n_112 : STD_LOGIC;
  signal Add3_out1_n_113 : STD_LOGIC;
  signal Add3_out1_n_114 : STD_LOGIC;
  signal Add3_out1_n_115 : STD_LOGIC;
  signal Add3_out1_n_116 : STD_LOGIC;
  signal Add3_out1_n_117 : STD_LOGIC;
  signal Add3_out1_n_118 : STD_LOGIC;
  signal Add3_out1_n_119 : STD_LOGIC;
  signal Add3_out1_n_120 : STD_LOGIC;
  signal Add3_out1_n_121 : STD_LOGIC;
  signal Add3_out1_n_122 : STD_LOGIC;
  signal Add3_out1_n_123 : STD_LOGIC;
  signal Add3_out1_n_124 : STD_LOGIC;
  signal Add3_out1_n_125 : STD_LOGIC;
  signal Add3_out1_n_126 : STD_LOGIC;
  signal Add3_out1_n_127 : STD_LOGIC;
  signal Add3_out1_n_128 : STD_LOGIC;
  signal Add3_out1_n_129 : STD_LOGIC;
  signal Add3_out1_n_130 : STD_LOGIC;
  signal Add3_out1_n_131 : STD_LOGIC;
  signal Add3_out1_n_132 : STD_LOGIC;
  signal Add3_out1_n_133 : STD_LOGIC;
  signal Add3_out1_n_134 : STD_LOGIC;
  signal Add3_out1_n_135 : STD_LOGIC;
  signal Add3_out1_n_136 : STD_LOGIC;
  signal Add3_out1_n_137 : STD_LOGIC;
  signal Add3_out1_n_138 : STD_LOGIC;
  signal Add3_out1_n_139 : STD_LOGIC;
  signal Add3_out1_n_140 : STD_LOGIC;
  signal Add3_out1_n_141 : STD_LOGIC;
  signal Add3_out1_n_142 : STD_LOGIC;
  signal Add3_out1_n_143 : STD_LOGIC;
  signal Add3_out1_n_144 : STD_LOGIC;
  signal Add3_out1_n_145 : STD_LOGIC;
  signal Add3_out1_n_146 : STD_LOGIC;
  signal Add3_out1_n_147 : STD_LOGIC;
  signal Add3_out1_n_148 : STD_LOGIC;
  signal Add3_out1_n_149 : STD_LOGIC;
  signal Add3_out1_n_150 : STD_LOGIC;
  signal Add3_out1_n_151 : STD_LOGIC;
  signal Add3_out1_n_152 : STD_LOGIC;
  signal Add3_out1_n_153 : STD_LOGIC;
  signal Add3_out1_n_69 : STD_LOGIC;
  signal Add3_out1_n_70 : STD_LOGIC;
  signal Add3_out1_n_71 : STD_LOGIC;
  signal Add3_out1_n_72 : STD_LOGIC;
  signal Add3_out1_n_73 : STD_LOGIC;
  signal Add3_out1_n_74 : STD_LOGIC;
  signal Add3_out1_n_75 : STD_LOGIC;
  signal Add3_out1_n_76 : STD_LOGIC;
  signal Add3_out1_n_77 : STD_LOGIC;
  signal Add3_out1_n_78 : STD_LOGIC;
  signal Add3_out1_n_79 : STD_LOGIC;
  signal Add3_out1_n_80 : STD_LOGIC;
  signal Add3_out1_n_81 : STD_LOGIC;
  signal Add3_out1_n_82 : STD_LOGIC;
  signal Add3_out1_n_83 : STD_LOGIC;
  signal Add3_out1_n_84 : STD_LOGIC;
  signal Add3_out1_n_85 : STD_LOGIC;
  signal Add3_out1_n_86 : STD_LOGIC;
  signal Add3_out1_n_87 : STD_LOGIC;
  signal Add3_out1_n_88 : STD_LOGIC;
  signal Add3_out1_n_89 : STD_LOGIC;
  signal Add3_out1_n_90 : STD_LOGIC;
  signal Add3_out1_n_91 : STD_LOGIC;
  signal Add3_out1_n_92 : STD_LOGIC;
  signal Add3_out1_n_93 : STD_LOGIC;
  signal Add3_out1_n_94 : STD_LOGIC;
  signal Add3_out1_n_95 : STD_LOGIC;
  signal Add3_out1_n_96 : STD_LOGIC;
  signal Add3_out1_n_97 : STD_LOGIC;
  signal Add3_out1_n_98 : STD_LOGIC;
  signal Add3_out1_n_99 : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal Product_out1_n_100 : STD_LOGIC;
  signal Product_out1_n_101 : STD_LOGIC;
  signal Product_out1_n_102 : STD_LOGIC;
  signal Product_out1_n_103 : STD_LOGIC;
  signal Product_out1_n_104 : STD_LOGIC;
  signal Product_out1_n_105 : STD_LOGIC;
  signal Product_out1_n_106 : STD_LOGIC;
  signal Product_out1_n_107 : STD_LOGIC;
  signal Product_out1_n_108 : STD_LOGIC;
  signal Product_out1_n_109 : STD_LOGIC;
  signal Product_out1_n_110 : STD_LOGIC;
  signal Product_out1_n_111 : STD_LOGIC;
  signal Product_out1_n_112 : STD_LOGIC;
  signal Product_out1_n_113 : STD_LOGIC;
  signal Product_out1_n_114 : STD_LOGIC;
  signal Product_out1_n_115 : STD_LOGIC;
  signal Product_out1_n_116 : STD_LOGIC;
  signal Product_out1_n_117 : STD_LOGIC;
  signal Product_out1_n_118 : STD_LOGIC;
  signal Product_out1_n_119 : STD_LOGIC;
  signal Product_out1_n_120 : STD_LOGIC;
  signal Product_out1_n_121 : STD_LOGIC;
  signal Product_out1_n_122 : STD_LOGIC;
  signal Product_out1_n_123 : STD_LOGIC;
  signal Product_out1_n_124 : STD_LOGIC;
  signal Product_out1_n_125 : STD_LOGIC;
  signal Product_out1_n_126 : STD_LOGIC;
  signal Product_out1_n_127 : STD_LOGIC;
  signal Product_out1_n_128 : STD_LOGIC;
  signal Product_out1_n_129 : STD_LOGIC;
  signal Product_out1_n_130 : STD_LOGIC;
  signal Product_out1_n_131 : STD_LOGIC;
  signal Product_out1_n_132 : STD_LOGIC;
  signal Product_out1_n_133 : STD_LOGIC;
  signal Product_out1_n_134 : STD_LOGIC;
  signal Product_out1_n_135 : STD_LOGIC;
  signal Product_out1_n_136 : STD_LOGIC;
  signal Product_out1_n_137 : STD_LOGIC;
  signal Product_out1_n_138 : STD_LOGIC;
  signal Product_out1_n_139 : STD_LOGIC;
  signal Product_out1_n_140 : STD_LOGIC;
  signal Product_out1_n_141 : STD_LOGIC;
  signal Product_out1_n_142 : STD_LOGIC;
  signal Product_out1_n_143 : STD_LOGIC;
  signal Product_out1_n_144 : STD_LOGIC;
  signal Product_out1_n_145 : STD_LOGIC;
  signal Product_out1_n_146 : STD_LOGIC;
  signal Product_out1_n_147 : STD_LOGIC;
  signal Product_out1_n_148 : STD_LOGIC;
  signal Product_out1_n_149 : STD_LOGIC;
  signal Product_out1_n_150 : STD_LOGIC;
  signal Product_out1_n_151 : STD_LOGIC;
  signal Product_out1_n_152 : STD_LOGIC;
  signal Product_out1_n_153 : STD_LOGIC;
  signal Product_out1_n_70 : STD_LOGIC;
  signal Product_out1_n_71 : STD_LOGIC;
  signal Product_out1_n_72 : STD_LOGIC;
  signal Product_out1_n_73 : STD_LOGIC;
  signal Product_out1_n_74 : STD_LOGIC;
  signal Product_out1_n_75 : STD_LOGIC;
  signal Product_out1_n_76 : STD_LOGIC;
  signal Product_out1_n_77 : STD_LOGIC;
  signal Product_out1_n_78 : STD_LOGIC;
  signal Product_out1_n_79 : STD_LOGIC;
  signal Product_out1_n_80 : STD_LOGIC;
  signal Product_out1_n_81 : STD_LOGIC;
  signal Product_out1_n_82 : STD_LOGIC;
  signal Product_out1_n_83 : STD_LOGIC;
  signal Product_out1_n_84 : STD_LOGIC;
  signal Product_out1_n_85 : STD_LOGIC;
  signal Product_out1_n_86 : STD_LOGIC;
  signal Product_out1_n_87 : STD_LOGIC;
  signal Product_out1_n_88 : STD_LOGIC;
  signal Product_out1_n_89 : STD_LOGIC;
  signal Product_out1_n_90 : STD_LOGIC;
  signal Product_out1_n_91 : STD_LOGIC;
  signal Product_out1_n_92 : STD_LOGIC;
  signal Product_out1_n_93 : STD_LOGIC;
  signal Product_out1_n_94 : STD_LOGIC;
  signal Product_out1_n_95 : STD_LOGIC;
  signal Product_out1_n_96 : STD_LOGIC;
  signal Product_out1_n_97 : STD_LOGIC;
  signal Product_out1_n_98 : STD_LOGIC;
  signal Product_out1_n_99 : STD_LOGIC;
  signal NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Add3_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Add3_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Add3_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Add4_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Add4_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Add4_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 38 );
  signal NLW_Add4_out1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_Product_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Product_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Product_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Product_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Add3_out1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of Add4_out1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \In3Reg[7]_i_101\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_103\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_105\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_115\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_117\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_119\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_121\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_31\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_33\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_50\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_52\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_54\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_56\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_75\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_77\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_79\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_81\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_99\ : label is "soft_lutpair337";
  attribute METHODOLOGY_DRC_VIOS of Product_out1 : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(37 downto 0) <= \^p\(37 downto 0);
Add3_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Add3_out1_0(17),
      A(28) => Add3_out1_0(17),
      A(27) => Add3_out1_0(17),
      A(26) => Add3_out1_0(17),
      A(25) => Add3_out1_0(17),
      A(24) => Add3_out1_0(17),
      A(23) => Add3_out1_0(17),
      A(22) => Add3_out1_0(17),
      A(21) => Add3_out1_0(17),
      A(20) => Add3_out1_0(17),
      A(19) => Add3_out1_0(17),
      A(18) => Add3_out1_0(17),
      A(17 downto 0) => Add3_out1_0(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Add3_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => Add3_out1_0(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Add3_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Add3_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_Add3_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 37) => NLW_Add3_out1_P_UNCONNECTED(47 downto 37),
      P(36) => Add3_out1_n_69,
      P(35) => Add3_out1_n_70,
      P(34) => Add3_out1_n_71,
      P(33) => Add3_out1_n_72,
      P(32) => Add3_out1_n_73,
      P(31) => Add3_out1_n_74,
      P(30) => Add3_out1_n_75,
      P(29) => Add3_out1_n_76,
      P(28) => Add3_out1_n_77,
      P(27) => Add3_out1_n_78,
      P(26) => Add3_out1_n_79,
      P(25) => Add3_out1_n_80,
      P(24) => Add3_out1_n_81,
      P(23) => Add3_out1_n_82,
      P(22) => Add3_out1_n_83,
      P(21) => Add3_out1_n_84,
      P(20) => Add3_out1_n_85,
      P(19) => Add3_out1_n_86,
      P(18) => Add3_out1_n_87,
      P(17) => Add3_out1_n_88,
      P(16) => Add3_out1_n_89,
      P(15) => Add3_out1_n_90,
      P(14) => Add3_out1_n_91,
      P(13) => Add3_out1_n_92,
      P(12) => Add3_out1_n_93,
      P(11) => Add3_out1_n_94,
      P(10) => Add3_out1_n_95,
      P(9) => Add3_out1_n_96,
      P(8) => Add3_out1_n_97,
      P(7) => Add3_out1_n_98,
      P(6) => Add3_out1_n_99,
      P(5) => Add3_out1_n_100,
      P(4) => Add3_out1_n_101,
      P(3) => Add3_out1_n_102,
      P(2) => Add3_out1_n_103,
      P(1) => Add3_out1_n_104,
      P(0) => Add3_out1_n_105,
      PATTERNBDETECT => NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Add3_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => Product_out1_n_106,
      PCIN(46) => Product_out1_n_107,
      PCIN(45) => Product_out1_n_108,
      PCIN(44) => Product_out1_n_109,
      PCIN(43) => Product_out1_n_110,
      PCIN(42) => Product_out1_n_111,
      PCIN(41) => Product_out1_n_112,
      PCIN(40) => Product_out1_n_113,
      PCIN(39) => Product_out1_n_114,
      PCIN(38) => Product_out1_n_115,
      PCIN(37) => Product_out1_n_116,
      PCIN(36) => Product_out1_n_117,
      PCIN(35) => Product_out1_n_118,
      PCIN(34) => Product_out1_n_119,
      PCIN(33) => Product_out1_n_120,
      PCIN(32) => Product_out1_n_121,
      PCIN(31) => Product_out1_n_122,
      PCIN(30) => Product_out1_n_123,
      PCIN(29) => Product_out1_n_124,
      PCIN(28) => Product_out1_n_125,
      PCIN(27) => Product_out1_n_126,
      PCIN(26) => Product_out1_n_127,
      PCIN(25) => Product_out1_n_128,
      PCIN(24) => Product_out1_n_129,
      PCIN(23) => Product_out1_n_130,
      PCIN(22) => Product_out1_n_131,
      PCIN(21) => Product_out1_n_132,
      PCIN(20) => Product_out1_n_133,
      PCIN(19) => Product_out1_n_134,
      PCIN(18) => Product_out1_n_135,
      PCIN(17) => Product_out1_n_136,
      PCIN(16) => Product_out1_n_137,
      PCIN(15) => Product_out1_n_138,
      PCIN(14) => Product_out1_n_139,
      PCIN(13) => Product_out1_n_140,
      PCIN(12) => Product_out1_n_141,
      PCIN(11) => Product_out1_n_142,
      PCIN(10) => Product_out1_n_143,
      PCIN(9) => Product_out1_n_144,
      PCIN(8) => Product_out1_n_145,
      PCIN(7) => Product_out1_n_146,
      PCIN(6) => Product_out1_n_147,
      PCIN(5) => Product_out1_n_148,
      PCIN(4) => Product_out1_n_149,
      PCIN(3) => Product_out1_n_150,
      PCIN(2) => Product_out1_n_151,
      PCIN(1) => Product_out1_n_152,
      PCIN(0) => Product_out1_n_153,
      PCOUT(47) => Add3_out1_n_106,
      PCOUT(46) => Add3_out1_n_107,
      PCOUT(45) => Add3_out1_n_108,
      PCOUT(44) => Add3_out1_n_109,
      PCOUT(43) => Add3_out1_n_110,
      PCOUT(42) => Add3_out1_n_111,
      PCOUT(41) => Add3_out1_n_112,
      PCOUT(40) => Add3_out1_n_113,
      PCOUT(39) => Add3_out1_n_114,
      PCOUT(38) => Add3_out1_n_115,
      PCOUT(37) => Add3_out1_n_116,
      PCOUT(36) => Add3_out1_n_117,
      PCOUT(35) => Add3_out1_n_118,
      PCOUT(34) => Add3_out1_n_119,
      PCOUT(33) => Add3_out1_n_120,
      PCOUT(32) => Add3_out1_n_121,
      PCOUT(31) => Add3_out1_n_122,
      PCOUT(30) => Add3_out1_n_123,
      PCOUT(29) => Add3_out1_n_124,
      PCOUT(28) => Add3_out1_n_125,
      PCOUT(27) => Add3_out1_n_126,
      PCOUT(26) => Add3_out1_n_127,
      PCOUT(25) => Add3_out1_n_128,
      PCOUT(24) => Add3_out1_n_129,
      PCOUT(23) => Add3_out1_n_130,
      PCOUT(22) => Add3_out1_n_131,
      PCOUT(21) => Add3_out1_n_132,
      PCOUT(20) => Add3_out1_n_133,
      PCOUT(19) => Add3_out1_n_134,
      PCOUT(18) => Add3_out1_n_135,
      PCOUT(17) => Add3_out1_n_136,
      PCOUT(16) => Add3_out1_n_137,
      PCOUT(15) => Add3_out1_n_138,
      PCOUT(14) => Add3_out1_n_139,
      PCOUT(13) => Add3_out1_n_140,
      PCOUT(12) => Add3_out1_n_141,
      PCOUT(11) => Add3_out1_n_142,
      PCOUT(10) => Add3_out1_n_143,
      PCOUT(9) => Add3_out1_n_144,
      PCOUT(8) => Add3_out1_n_145,
      PCOUT(7) => Add3_out1_n_146,
      PCOUT(6) => Add3_out1_n_147,
      PCOUT(5) => Add3_out1_n_148,
      PCOUT(4) => Add3_out1_n_149,
      PCOUT(3) => Add3_out1_n_150,
      PCOUT(2) => Add3_out1_n_151,
      PCOUT(1) => Add3_out1_n_152,
      PCOUT(0) => Add3_out1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Add3_out1_UNDERFLOW_UNCONNECTED
    );
Add4_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Add4_out1_0(17),
      A(28) => Add4_out1_0(17),
      A(27) => Add4_out1_0(17),
      A(26) => Add4_out1_0(17),
      A(25) => Add4_out1_0(17),
      A(24) => Add4_out1_0(17),
      A(23) => Add4_out1_0(17),
      A(22) => Add4_out1_0(17),
      A(21) => Add4_out1_0(17),
      A(20) => Add4_out1_0(17),
      A(19) => Add4_out1_0(17),
      A(18) => Add4_out1_0(17),
      A(17 downto 0) => Add4_out1_0(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Add4_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => Add4_out1_0(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Add4_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Add4_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_Add4_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 38) => NLW_Add4_out1_P_UNCONNECTED(47 downto 38),
      P(37 downto 0) => \^p\(37 downto 0),
      PATTERNBDETECT => NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Add4_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => Add3_out1_n_106,
      PCIN(46) => Add3_out1_n_107,
      PCIN(45) => Add3_out1_n_108,
      PCIN(44) => Add3_out1_n_109,
      PCIN(43) => Add3_out1_n_110,
      PCIN(42) => Add3_out1_n_111,
      PCIN(41) => Add3_out1_n_112,
      PCIN(40) => Add3_out1_n_113,
      PCIN(39) => Add3_out1_n_114,
      PCIN(38) => Add3_out1_n_115,
      PCIN(37) => Add3_out1_n_116,
      PCIN(36) => Add3_out1_n_117,
      PCIN(35) => Add3_out1_n_118,
      PCIN(34) => Add3_out1_n_119,
      PCIN(33) => Add3_out1_n_120,
      PCIN(32) => Add3_out1_n_121,
      PCIN(31) => Add3_out1_n_122,
      PCIN(30) => Add3_out1_n_123,
      PCIN(29) => Add3_out1_n_124,
      PCIN(28) => Add3_out1_n_125,
      PCIN(27) => Add3_out1_n_126,
      PCIN(26) => Add3_out1_n_127,
      PCIN(25) => Add3_out1_n_128,
      PCIN(24) => Add3_out1_n_129,
      PCIN(23) => Add3_out1_n_130,
      PCIN(22) => Add3_out1_n_131,
      PCIN(21) => Add3_out1_n_132,
      PCIN(20) => Add3_out1_n_133,
      PCIN(19) => Add3_out1_n_134,
      PCIN(18) => Add3_out1_n_135,
      PCIN(17) => Add3_out1_n_136,
      PCIN(16) => Add3_out1_n_137,
      PCIN(15) => Add3_out1_n_138,
      PCIN(14) => Add3_out1_n_139,
      PCIN(13) => Add3_out1_n_140,
      PCIN(12) => Add3_out1_n_141,
      PCIN(11) => Add3_out1_n_142,
      PCIN(10) => Add3_out1_n_143,
      PCIN(9) => Add3_out1_n_144,
      PCIN(8) => Add3_out1_n_145,
      PCIN(7) => Add3_out1_n_146,
      PCIN(6) => Add3_out1_n_147,
      PCIN(5) => Add3_out1_n_148,
      PCIN(4) => Add3_out1_n_149,
      PCIN(3) => Add3_out1_n_150,
      PCIN(2) => Add3_out1_n_151,
      PCIN(1) => Add3_out1_n_152,
      PCIN(0) => Add3_out1_n_153,
      PCOUT(47 downto 0) => NLW_Add4_out1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Add4_out1_UNDERFLOW_UNCONNECTED
    );
\In3Reg[7]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(13),
      I1 => \In3Reg[7]_i_14\(6),
      I2 => CO(0),
      O => Switch1_out1(6)
    );
\In3Reg[7]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(11),
      I1 => \In3Reg[7]_i_14\(5),
      I2 => CO(0),
      O => Switch1_out1(5)
    );
\In3Reg[7]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(9),
      I1 => \In3Reg[7]_i_14\(4),
      I2 => CO(0),
      O => Switch1_out1(4)
    );
\In3Reg[7]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(7),
      I1 => \In3Reg[7]_i_14\(3),
      I2 => CO(0),
      O => Switch1_out1(3)
    );
\In3Reg[7]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(5),
      I1 => \In3Reg[7]_i_14\(2),
      I2 => CO(0),
      O => Switch1_out1(2)
    );
\In3Reg[7]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(3),
      I1 => \In3Reg[7]_i_14\(1),
      I2 => CO(0),
      O => Switch1_out1(1)
    );
\In3Reg[7]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(1),
      I1 => \In3Reg[7]_i_14\(0),
      I2 => CO(0),
      O => Switch1_out1(0)
    );
\In3Reg[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(35),
      I1 => \In3Reg[7]_i_14\(17),
      I2 => CO(0),
      O => Switch1_out1(17)
    );
\In3Reg[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(33),
      I1 => \In3Reg[7]_i_14\(16),
      I2 => CO(0),
      O => Switch1_out1(16)
    );
\In3Reg[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \In3Reg[7]_i_14\(15),
      I2 => CO(0),
      O => Switch1_out1(15)
    );
\In3Reg[7]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(29),
      I1 => \In3Reg[7]_i_14\(14),
      I2 => CO(0),
      O => Switch1_out1(14)
    );
\In3Reg[7]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(27),
      I1 => \In3Reg[7]_i_14\(13),
      I2 => CO(0),
      O => Switch1_out1(13)
    );
\In3Reg[7]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(25),
      I1 => \In3Reg[7]_i_14\(12),
      I2 => CO(0),
      O => Switch1_out1(12)
    );
\In3Reg[7]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(23),
      I1 => \In3Reg[7]_i_14\(11),
      I2 => CO(0),
      O => Switch1_out1(11)
    );
\In3Reg[7]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(21),
      I1 => \In3Reg[7]_i_14\(10),
      I2 => CO(0),
      O => Switch1_out1(10)
    );
\In3Reg[7]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(19),
      I1 => \In3Reg[7]_i_14\(9),
      I2 => CO(0),
      O => Switch1_out1(9)
    );
\In3Reg[7]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(17),
      I1 => \In3Reg[7]_i_14\(8),
      I2 => CO(0),
      O => Switch1_out1(8)
    );
\In3Reg[7]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(15),
      I1 => \In3Reg[7]_i_14\(7),
      I2 => CO(0),
      O => Switch1_out1(7)
    );
Product_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(17),
      A(28) => A(17),
      A(27) => A(17),
      A(26) => A(17),
      A(25) => A(17),
      A(24) => A(17),
      A(23) => A(17),
      A(22) => A(17),
      A(21) => A(17),
      A(20) => A(17),
      A(19) => A(17),
      A(18) => A(17),
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Product_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => A(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Product_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Product_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Product_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Product_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Product_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_Product_out1_P_UNCONNECTED(47 downto 36),
      P(35) => Product_out1_n_70,
      P(34) => Product_out1_n_71,
      P(33) => Product_out1_n_72,
      P(32) => Product_out1_n_73,
      P(31) => Product_out1_n_74,
      P(30) => Product_out1_n_75,
      P(29) => Product_out1_n_76,
      P(28) => Product_out1_n_77,
      P(27) => Product_out1_n_78,
      P(26) => Product_out1_n_79,
      P(25) => Product_out1_n_80,
      P(24) => Product_out1_n_81,
      P(23) => Product_out1_n_82,
      P(22) => Product_out1_n_83,
      P(21) => Product_out1_n_84,
      P(20) => Product_out1_n_85,
      P(19) => Product_out1_n_86,
      P(18) => Product_out1_n_87,
      P(17) => Product_out1_n_88,
      P(16) => Product_out1_n_89,
      P(15) => Product_out1_n_90,
      P(14) => Product_out1_n_91,
      P(13) => Product_out1_n_92,
      P(12) => Product_out1_n_93,
      P(11) => Product_out1_n_94,
      P(10) => Product_out1_n_95,
      P(9) => Product_out1_n_96,
      P(8) => Product_out1_n_97,
      P(7) => Product_out1_n_98,
      P(6) => Product_out1_n_99,
      P(5) => Product_out1_n_100,
      P(4) => Product_out1_n_101,
      P(3) => Product_out1_n_102,
      P(2) => Product_out1_n_103,
      P(1) => Product_out1_n_104,
      P(0) => Product_out1_n_105,
      PATTERNBDETECT => NLW_Product_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Product_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => Product_out1_n_106,
      PCOUT(46) => Product_out1_n_107,
      PCOUT(45) => Product_out1_n_108,
      PCOUT(44) => Product_out1_n_109,
      PCOUT(43) => Product_out1_n_110,
      PCOUT(42) => Product_out1_n_111,
      PCOUT(41) => Product_out1_n_112,
      PCOUT(40) => Product_out1_n_113,
      PCOUT(39) => Product_out1_n_114,
      PCOUT(38) => Product_out1_n_115,
      PCOUT(37) => Product_out1_n_116,
      PCOUT(36) => Product_out1_n_117,
      PCOUT(35) => Product_out1_n_118,
      PCOUT(34) => Product_out1_n_119,
      PCOUT(33) => Product_out1_n_120,
      PCOUT(32) => Product_out1_n_121,
      PCOUT(31) => Product_out1_n_122,
      PCOUT(30) => Product_out1_n_123,
      PCOUT(29) => Product_out1_n_124,
      PCOUT(28) => Product_out1_n_125,
      PCOUT(27) => Product_out1_n_126,
      PCOUT(26) => Product_out1_n_127,
      PCOUT(25) => Product_out1_n_128,
      PCOUT(24) => Product_out1_n_129,
      PCOUT(23) => Product_out1_n_130,
      PCOUT(22) => Product_out1_n_131,
      PCOUT(21) => Product_out1_n_132,
      PCOUT(20) => Product_out1_n_133,
      PCOUT(19) => Product_out1_n_134,
      PCOUT(18) => Product_out1_n_135,
      PCOUT(17) => Product_out1_n_136,
      PCOUT(16) => Product_out1_n_137,
      PCOUT(15) => Product_out1_n_138,
      PCOUT(14) => Product_out1_n_139,
      PCOUT(13) => Product_out1_n_140,
      PCOUT(12) => Product_out1_n_141,
      PCOUT(11) => Product_out1_n_142,
      PCOUT(10) => Product_out1_n_143,
      PCOUT(9) => Product_out1_n_144,
      PCOUT(8) => Product_out1_n_145,
      PCOUT(7) => Product_out1_n_146,
      PCOUT(6) => Product_out1_n_147,
      PCOUT(5) => Product_out1_n_148,
      PCOUT(4) => Product_out1_n_149,
      PCOUT(3) => Product_out1_n_150,
      PCOUT(2) => Product_out1_n_151,
      PCOUT(1) => Product_out1_n_152,
      PCOUT(0) => Product_out1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Product_out1_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE2 is
  port (
    P : out STD_LOGIC_VECTOR ( 37 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Add4_out1_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Add4_out1_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Add4_out1_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Product_out1_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add3_out1_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add4_out1_4 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Delay_reg_reg[0][17]_i_8_0\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    Switch2_out1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \In3Reg[7]_i_97_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \In3Reg[7]_i_17_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \In3Reg[7]_i_17_1\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE2 is
  signal Add3_out1_n_100 : STD_LOGIC;
  signal Add3_out1_n_101 : STD_LOGIC;
  signal Add3_out1_n_102 : STD_LOGIC;
  signal Add3_out1_n_103 : STD_LOGIC;
  signal Add3_out1_n_104 : STD_LOGIC;
  signal Add3_out1_n_105 : STD_LOGIC;
  signal Add3_out1_n_106 : STD_LOGIC;
  signal Add3_out1_n_107 : STD_LOGIC;
  signal Add3_out1_n_108 : STD_LOGIC;
  signal Add3_out1_n_109 : STD_LOGIC;
  signal Add3_out1_n_110 : STD_LOGIC;
  signal Add3_out1_n_111 : STD_LOGIC;
  signal Add3_out1_n_112 : STD_LOGIC;
  signal Add3_out1_n_113 : STD_LOGIC;
  signal Add3_out1_n_114 : STD_LOGIC;
  signal Add3_out1_n_115 : STD_LOGIC;
  signal Add3_out1_n_116 : STD_LOGIC;
  signal Add3_out1_n_117 : STD_LOGIC;
  signal Add3_out1_n_118 : STD_LOGIC;
  signal Add3_out1_n_119 : STD_LOGIC;
  signal Add3_out1_n_120 : STD_LOGIC;
  signal Add3_out1_n_121 : STD_LOGIC;
  signal Add3_out1_n_122 : STD_LOGIC;
  signal Add3_out1_n_123 : STD_LOGIC;
  signal Add3_out1_n_124 : STD_LOGIC;
  signal Add3_out1_n_125 : STD_LOGIC;
  signal Add3_out1_n_126 : STD_LOGIC;
  signal Add3_out1_n_127 : STD_LOGIC;
  signal Add3_out1_n_128 : STD_LOGIC;
  signal Add3_out1_n_129 : STD_LOGIC;
  signal Add3_out1_n_130 : STD_LOGIC;
  signal Add3_out1_n_131 : STD_LOGIC;
  signal Add3_out1_n_132 : STD_LOGIC;
  signal Add3_out1_n_133 : STD_LOGIC;
  signal Add3_out1_n_134 : STD_LOGIC;
  signal Add3_out1_n_135 : STD_LOGIC;
  signal Add3_out1_n_136 : STD_LOGIC;
  signal Add3_out1_n_137 : STD_LOGIC;
  signal Add3_out1_n_138 : STD_LOGIC;
  signal Add3_out1_n_139 : STD_LOGIC;
  signal Add3_out1_n_140 : STD_LOGIC;
  signal Add3_out1_n_141 : STD_LOGIC;
  signal Add3_out1_n_142 : STD_LOGIC;
  signal Add3_out1_n_143 : STD_LOGIC;
  signal Add3_out1_n_144 : STD_LOGIC;
  signal Add3_out1_n_145 : STD_LOGIC;
  signal Add3_out1_n_146 : STD_LOGIC;
  signal Add3_out1_n_147 : STD_LOGIC;
  signal Add3_out1_n_148 : STD_LOGIC;
  signal Add3_out1_n_149 : STD_LOGIC;
  signal Add3_out1_n_150 : STD_LOGIC;
  signal Add3_out1_n_151 : STD_LOGIC;
  signal Add3_out1_n_152 : STD_LOGIC;
  signal Add3_out1_n_153 : STD_LOGIC;
  signal Add3_out1_n_69 : STD_LOGIC;
  signal Add3_out1_n_70 : STD_LOGIC;
  signal Add3_out1_n_71 : STD_LOGIC;
  signal Add3_out1_n_72 : STD_LOGIC;
  signal Add3_out1_n_73 : STD_LOGIC;
  signal Add3_out1_n_74 : STD_LOGIC;
  signal Add3_out1_n_75 : STD_LOGIC;
  signal Add3_out1_n_76 : STD_LOGIC;
  signal Add3_out1_n_77 : STD_LOGIC;
  signal Add3_out1_n_78 : STD_LOGIC;
  signal Add3_out1_n_79 : STD_LOGIC;
  signal Add3_out1_n_80 : STD_LOGIC;
  signal Add3_out1_n_81 : STD_LOGIC;
  signal Add3_out1_n_82 : STD_LOGIC;
  signal Add3_out1_n_83 : STD_LOGIC;
  signal Add3_out1_n_84 : STD_LOGIC;
  signal Add3_out1_n_85 : STD_LOGIC;
  signal Add3_out1_n_86 : STD_LOGIC;
  signal Add3_out1_n_87 : STD_LOGIC;
  signal Add3_out1_n_88 : STD_LOGIC;
  signal Add3_out1_n_89 : STD_LOGIC;
  signal Add3_out1_n_90 : STD_LOGIC;
  signal Add3_out1_n_91 : STD_LOGIC;
  signal Add3_out1_n_92 : STD_LOGIC;
  signal Add3_out1_n_93 : STD_LOGIC;
  signal Add3_out1_n_94 : STD_LOGIC;
  signal Add3_out1_n_95 : STD_LOGIC;
  signal Add3_out1_n_96 : STD_LOGIC;
  signal Add3_out1_n_97 : STD_LOGIC;
  signal Add3_out1_n_98 : STD_LOGIC;
  signal Add3_out1_n_99 : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Delay_reg[0][17]_i_16_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_17_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_18_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_19_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_20_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_21_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_24_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_25_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_26_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_27_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_28_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_29_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_30_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_31_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_33_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_34_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_35_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_36_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_37_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_38_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_39_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_40_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_42_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_43_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_44_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_45_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_46_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_47_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_48_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_49_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_50_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_51_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_52_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_53_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_54_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_55_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_56_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_57_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_15_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_15_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_15_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_15_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_23_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_23_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_23_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_23_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_32_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_32_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_32_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_32_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_41_n_0\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_41_n_1\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_41_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_41_n_3\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_8_n_2\ : STD_LOGIC;
  signal \Delay_reg_reg[0][17]_i_8_n_3\ : STD_LOGIC;
  signal \In3Reg[7]_i_107_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_109_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_111_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_113_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_123_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_125_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_127_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_129_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_37_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_39_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_58_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_60_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_62_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_64_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_83_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_85_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_87_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_89_n_0\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal Product_out1_n_100 : STD_LOGIC;
  signal Product_out1_n_101 : STD_LOGIC;
  signal Product_out1_n_102 : STD_LOGIC;
  signal Product_out1_n_103 : STD_LOGIC;
  signal Product_out1_n_104 : STD_LOGIC;
  signal Product_out1_n_105 : STD_LOGIC;
  signal Product_out1_n_106 : STD_LOGIC;
  signal Product_out1_n_107 : STD_LOGIC;
  signal Product_out1_n_108 : STD_LOGIC;
  signal Product_out1_n_109 : STD_LOGIC;
  signal Product_out1_n_110 : STD_LOGIC;
  signal Product_out1_n_111 : STD_LOGIC;
  signal Product_out1_n_112 : STD_LOGIC;
  signal Product_out1_n_113 : STD_LOGIC;
  signal Product_out1_n_114 : STD_LOGIC;
  signal Product_out1_n_115 : STD_LOGIC;
  signal Product_out1_n_116 : STD_LOGIC;
  signal Product_out1_n_117 : STD_LOGIC;
  signal Product_out1_n_118 : STD_LOGIC;
  signal Product_out1_n_119 : STD_LOGIC;
  signal Product_out1_n_120 : STD_LOGIC;
  signal Product_out1_n_121 : STD_LOGIC;
  signal Product_out1_n_122 : STD_LOGIC;
  signal Product_out1_n_123 : STD_LOGIC;
  signal Product_out1_n_124 : STD_LOGIC;
  signal Product_out1_n_125 : STD_LOGIC;
  signal Product_out1_n_126 : STD_LOGIC;
  signal Product_out1_n_127 : STD_LOGIC;
  signal Product_out1_n_128 : STD_LOGIC;
  signal Product_out1_n_129 : STD_LOGIC;
  signal Product_out1_n_130 : STD_LOGIC;
  signal Product_out1_n_131 : STD_LOGIC;
  signal Product_out1_n_132 : STD_LOGIC;
  signal Product_out1_n_133 : STD_LOGIC;
  signal Product_out1_n_134 : STD_LOGIC;
  signal Product_out1_n_135 : STD_LOGIC;
  signal Product_out1_n_136 : STD_LOGIC;
  signal Product_out1_n_137 : STD_LOGIC;
  signal Product_out1_n_138 : STD_LOGIC;
  signal Product_out1_n_139 : STD_LOGIC;
  signal Product_out1_n_140 : STD_LOGIC;
  signal Product_out1_n_141 : STD_LOGIC;
  signal Product_out1_n_142 : STD_LOGIC;
  signal Product_out1_n_143 : STD_LOGIC;
  signal Product_out1_n_144 : STD_LOGIC;
  signal Product_out1_n_145 : STD_LOGIC;
  signal Product_out1_n_146 : STD_LOGIC;
  signal Product_out1_n_147 : STD_LOGIC;
  signal Product_out1_n_148 : STD_LOGIC;
  signal Product_out1_n_149 : STD_LOGIC;
  signal Product_out1_n_150 : STD_LOGIC;
  signal Product_out1_n_151 : STD_LOGIC;
  signal Product_out1_n_152 : STD_LOGIC;
  signal Product_out1_n_153 : STD_LOGIC;
  signal Product_out1_n_70 : STD_LOGIC;
  signal Product_out1_n_71 : STD_LOGIC;
  signal Product_out1_n_72 : STD_LOGIC;
  signal Product_out1_n_73 : STD_LOGIC;
  signal Product_out1_n_74 : STD_LOGIC;
  signal Product_out1_n_75 : STD_LOGIC;
  signal Product_out1_n_76 : STD_LOGIC;
  signal Product_out1_n_77 : STD_LOGIC;
  signal Product_out1_n_78 : STD_LOGIC;
  signal Product_out1_n_79 : STD_LOGIC;
  signal Product_out1_n_80 : STD_LOGIC;
  signal Product_out1_n_81 : STD_LOGIC;
  signal Product_out1_n_82 : STD_LOGIC;
  signal Product_out1_n_83 : STD_LOGIC;
  signal Product_out1_n_84 : STD_LOGIC;
  signal Product_out1_n_85 : STD_LOGIC;
  signal Product_out1_n_86 : STD_LOGIC;
  signal Product_out1_n_87 : STD_LOGIC;
  signal Product_out1_n_88 : STD_LOGIC;
  signal Product_out1_n_89 : STD_LOGIC;
  signal Product_out1_n_90 : STD_LOGIC;
  signal Product_out1_n_91 : STD_LOGIC;
  signal Product_out1_n_92 : STD_LOGIC;
  signal Product_out1_n_93 : STD_LOGIC;
  signal Product_out1_n_94 : STD_LOGIC;
  signal Product_out1_n_95 : STD_LOGIC;
  signal Product_out1_n_96 : STD_LOGIC;
  signal Product_out1_n_97 : STD_LOGIC;
  signal Product_out1_n_98 : STD_LOGIC;
  signal Product_out1_n_99 : STD_LOGIC;
  signal NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Add3_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Add3_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Add3_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Add4_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Add4_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Add4_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 38 );
  signal NLW_Add4_out1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Delay_reg_reg[0][17]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Delay_reg_reg[0][17]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Delay_reg_reg[0][17]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Delay_reg_reg[0][17]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Delay_reg_reg[0][17]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Delay_reg_reg[0][17]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Product_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Product_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Product_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Product_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Add3_out1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of Add4_out1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \Delay_reg_reg[0][17]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Delay_reg_reg[0][17]_i_23\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Delay_reg_reg[0][17]_i_32\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Delay_reg_reg[0][17]_i_41\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Delay_reg_reg[0][17]_i_8\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of Product_out1 : label is "{SYNTH-13 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  P(37 downto 0) <= \^p\(37 downto 0);
Add3_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Add3_out1_0(17),
      A(28) => Add3_out1_0(17),
      A(27) => Add3_out1_0(17),
      A(26) => Add3_out1_0(17),
      A(25) => Add3_out1_0(17),
      A(24) => Add3_out1_0(17),
      A(23) => Add3_out1_0(17),
      A(22) => Add3_out1_0(17),
      A(21) => Add3_out1_0(17),
      A(20) => Add3_out1_0(17),
      A(19) => Add3_out1_0(17),
      A(18) => Add3_out1_0(17),
      A(17 downto 0) => Add3_out1_0(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Add3_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => Add3_out1_0(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Add3_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Add3_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_Add3_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 37) => NLW_Add3_out1_P_UNCONNECTED(47 downto 37),
      P(36) => Add3_out1_n_69,
      P(35) => Add3_out1_n_70,
      P(34) => Add3_out1_n_71,
      P(33) => Add3_out1_n_72,
      P(32) => Add3_out1_n_73,
      P(31) => Add3_out1_n_74,
      P(30) => Add3_out1_n_75,
      P(29) => Add3_out1_n_76,
      P(28) => Add3_out1_n_77,
      P(27) => Add3_out1_n_78,
      P(26) => Add3_out1_n_79,
      P(25) => Add3_out1_n_80,
      P(24) => Add3_out1_n_81,
      P(23) => Add3_out1_n_82,
      P(22) => Add3_out1_n_83,
      P(21) => Add3_out1_n_84,
      P(20) => Add3_out1_n_85,
      P(19) => Add3_out1_n_86,
      P(18) => Add3_out1_n_87,
      P(17) => Add3_out1_n_88,
      P(16) => Add3_out1_n_89,
      P(15) => Add3_out1_n_90,
      P(14) => Add3_out1_n_91,
      P(13) => Add3_out1_n_92,
      P(12) => Add3_out1_n_93,
      P(11) => Add3_out1_n_94,
      P(10) => Add3_out1_n_95,
      P(9) => Add3_out1_n_96,
      P(8) => Add3_out1_n_97,
      P(7) => Add3_out1_n_98,
      P(6) => Add3_out1_n_99,
      P(5) => Add3_out1_n_100,
      P(4) => Add3_out1_n_101,
      P(3) => Add3_out1_n_102,
      P(2) => Add3_out1_n_103,
      P(1) => Add3_out1_n_104,
      P(0) => Add3_out1_n_105,
      PATTERNBDETECT => NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Add3_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => Product_out1_n_106,
      PCIN(46) => Product_out1_n_107,
      PCIN(45) => Product_out1_n_108,
      PCIN(44) => Product_out1_n_109,
      PCIN(43) => Product_out1_n_110,
      PCIN(42) => Product_out1_n_111,
      PCIN(41) => Product_out1_n_112,
      PCIN(40) => Product_out1_n_113,
      PCIN(39) => Product_out1_n_114,
      PCIN(38) => Product_out1_n_115,
      PCIN(37) => Product_out1_n_116,
      PCIN(36) => Product_out1_n_117,
      PCIN(35) => Product_out1_n_118,
      PCIN(34) => Product_out1_n_119,
      PCIN(33) => Product_out1_n_120,
      PCIN(32) => Product_out1_n_121,
      PCIN(31) => Product_out1_n_122,
      PCIN(30) => Product_out1_n_123,
      PCIN(29) => Product_out1_n_124,
      PCIN(28) => Product_out1_n_125,
      PCIN(27) => Product_out1_n_126,
      PCIN(26) => Product_out1_n_127,
      PCIN(25) => Product_out1_n_128,
      PCIN(24) => Product_out1_n_129,
      PCIN(23) => Product_out1_n_130,
      PCIN(22) => Product_out1_n_131,
      PCIN(21) => Product_out1_n_132,
      PCIN(20) => Product_out1_n_133,
      PCIN(19) => Product_out1_n_134,
      PCIN(18) => Product_out1_n_135,
      PCIN(17) => Product_out1_n_136,
      PCIN(16) => Product_out1_n_137,
      PCIN(15) => Product_out1_n_138,
      PCIN(14) => Product_out1_n_139,
      PCIN(13) => Product_out1_n_140,
      PCIN(12) => Product_out1_n_141,
      PCIN(11) => Product_out1_n_142,
      PCIN(10) => Product_out1_n_143,
      PCIN(9) => Product_out1_n_144,
      PCIN(8) => Product_out1_n_145,
      PCIN(7) => Product_out1_n_146,
      PCIN(6) => Product_out1_n_147,
      PCIN(5) => Product_out1_n_148,
      PCIN(4) => Product_out1_n_149,
      PCIN(3) => Product_out1_n_150,
      PCIN(2) => Product_out1_n_151,
      PCIN(1) => Product_out1_n_152,
      PCIN(0) => Product_out1_n_153,
      PCOUT(47) => Add3_out1_n_106,
      PCOUT(46) => Add3_out1_n_107,
      PCOUT(45) => Add3_out1_n_108,
      PCOUT(44) => Add3_out1_n_109,
      PCOUT(43) => Add3_out1_n_110,
      PCOUT(42) => Add3_out1_n_111,
      PCOUT(41) => Add3_out1_n_112,
      PCOUT(40) => Add3_out1_n_113,
      PCOUT(39) => Add3_out1_n_114,
      PCOUT(38) => Add3_out1_n_115,
      PCOUT(37) => Add3_out1_n_116,
      PCOUT(36) => Add3_out1_n_117,
      PCOUT(35) => Add3_out1_n_118,
      PCOUT(34) => Add3_out1_n_119,
      PCOUT(33) => Add3_out1_n_120,
      PCOUT(32) => Add3_out1_n_121,
      PCOUT(31) => Add3_out1_n_122,
      PCOUT(30) => Add3_out1_n_123,
      PCOUT(29) => Add3_out1_n_124,
      PCOUT(28) => Add3_out1_n_125,
      PCOUT(27) => Add3_out1_n_126,
      PCOUT(26) => Add3_out1_n_127,
      PCOUT(25) => Add3_out1_n_128,
      PCOUT(24) => Add3_out1_n_129,
      PCOUT(23) => Add3_out1_n_130,
      PCOUT(22) => Add3_out1_n_131,
      PCOUT(21) => Add3_out1_n_132,
      PCOUT(20) => Add3_out1_n_133,
      PCOUT(19) => Add3_out1_n_134,
      PCOUT(18) => Add3_out1_n_135,
      PCOUT(17) => Add3_out1_n_136,
      PCOUT(16) => Add3_out1_n_137,
      PCOUT(15) => Add3_out1_n_138,
      PCOUT(14) => Add3_out1_n_139,
      PCOUT(13) => Add3_out1_n_140,
      PCOUT(12) => Add3_out1_n_141,
      PCOUT(11) => Add3_out1_n_142,
      PCOUT(10) => Add3_out1_n_143,
      PCOUT(9) => Add3_out1_n_144,
      PCOUT(8) => Add3_out1_n_145,
      PCOUT(7) => Add3_out1_n_146,
      PCOUT(6) => Add3_out1_n_147,
      PCOUT(5) => Add3_out1_n_148,
      PCOUT(4) => Add3_out1_n_149,
      PCOUT(3) => Add3_out1_n_150,
      PCOUT(2) => Add3_out1_n_151,
      PCOUT(1) => Add3_out1_n_152,
      PCOUT(0) => Add3_out1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Add3_out1_UNDERFLOW_UNCONNECTED
    );
Add4_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Add4_out1_4(17),
      A(28) => Add4_out1_4(17),
      A(27) => Add4_out1_4(17),
      A(26) => Add4_out1_4(17),
      A(25) => Add4_out1_4(17),
      A(24) => Add4_out1_4(17),
      A(23) => Add4_out1_4(17),
      A(22) => Add4_out1_4(17),
      A(21) => Add4_out1_4(17),
      A(20) => Add4_out1_4(17),
      A(19) => Add4_out1_4(17),
      A(18) => Add4_out1_4(17),
      A(17 downto 0) => Add4_out1_4(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Add4_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => Add4_out1_4(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Add4_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Add4_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_Add4_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 38) => NLW_Add4_out1_P_UNCONNECTED(47 downto 38),
      P(37 downto 0) => \^p\(37 downto 0),
      PATTERNBDETECT => NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Add4_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => Add3_out1_n_106,
      PCIN(46) => Add3_out1_n_107,
      PCIN(45) => Add3_out1_n_108,
      PCIN(44) => Add3_out1_n_109,
      PCIN(43) => Add3_out1_n_110,
      PCIN(42) => Add3_out1_n_111,
      PCIN(41) => Add3_out1_n_112,
      PCIN(40) => Add3_out1_n_113,
      PCIN(39) => Add3_out1_n_114,
      PCIN(38) => Add3_out1_n_115,
      PCIN(37) => Add3_out1_n_116,
      PCIN(36) => Add3_out1_n_117,
      PCIN(35) => Add3_out1_n_118,
      PCIN(34) => Add3_out1_n_119,
      PCIN(33) => Add3_out1_n_120,
      PCIN(32) => Add3_out1_n_121,
      PCIN(31) => Add3_out1_n_122,
      PCIN(30) => Add3_out1_n_123,
      PCIN(29) => Add3_out1_n_124,
      PCIN(28) => Add3_out1_n_125,
      PCIN(27) => Add3_out1_n_126,
      PCIN(26) => Add3_out1_n_127,
      PCIN(25) => Add3_out1_n_128,
      PCIN(24) => Add3_out1_n_129,
      PCIN(23) => Add3_out1_n_130,
      PCIN(22) => Add3_out1_n_131,
      PCIN(21) => Add3_out1_n_132,
      PCIN(20) => Add3_out1_n_133,
      PCIN(19) => Add3_out1_n_134,
      PCIN(18) => Add3_out1_n_135,
      PCIN(17) => Add3_out1_n_136,
      PCIN(16) => Add3_out1_n_137,
      PCIN(15) => Add3_out1_n_138,
      PCIN(14) => Add3_out1_n_139,
      PCIN(13) => Add3_out1_n_140,
      PCIN(12) => Add3_out1_n_141,
      PCIN(11) => Add3_out1_n_142,
      PCIN(10) => Add3_out1_n_143,
      PCIN(9) => Add3_out1_n_144,
      PCIN(8) => Add3_out1_n_145,
      PCIN(7) => Add3_out1_n_146,
      PCIN(6) => Add3_out1_n_147,
      PCIN(5) => Add3_out1_n_148,
      PCIN(4) => Add3_out1_n_149,
      PCIN(3) => Add3_out1_n_150,
      PCIN(2) => Add3_out1_n_151,
      PCIN(1) => Add3_out1_n_152,
      PCIN(0) => Add3_out1_n_153,
      PCOUT(47 downto 0) => NLW_Add4_out1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Add4_out1_UNDERFLOW_UNCONNECTED
    );
\Delay_reg[0][17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(36),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(36),
      I2 => \^p\(37),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(37),
      O => \Delay_reg[0][17]_i_16_n_0\
    );
\Delay_reg[0][17]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(34),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(34),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(35),
      I3 => \^p\(35),
      O => \Delay_reg[0][17]_i_17_n_0\
    );
\Delay_reg[0][17]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(32),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(32),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(33),
      I3 => \^p\(33),
      O => \Delay_reg[0][17]_i_18_n_0\
    );
\Delay_reg[0][17]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(36),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(36),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(37),
      I3 => \^p\(37),
      O => \Delay_reg[0][17]_i_19_n_0\
    );
\Delay_reg[0][17]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(34),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(34),
      I2 => \^p\(35),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(35),
      O => \Delay_reg[0][17]_i_20_n_0\
    );
\Delay_reg[0][17]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(32),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(32),
      I2 => \^p\(33),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(33),
      O => \Delay_reg[0][17]_i_21_n_0\
    );
\Delay_reg[0][17]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(30),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(30),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(31),
      I3 => \^p\(31),
      O => \Delay_reg[0][17]_i_24_n_0\
    );
\Delay_reg[0][17]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(28),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(28),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(29),
      I3 => \^p\(29),
      O => \Delay_reg[0][17]_i_25_n_0\
    );
\Delay_reg[0][17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(26),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(26),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(27),
      I3 => \^p\(27),
      O => \Delay_reg[0][17]_i_26_n_0\
    );
\Delay_reg[0][17]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(24),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(24),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(25),
      I3 => \^p\(25),
      O => \Delay_reg[0][17]_i_27_n_0\
    );
\Delay_reg[0][17]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(30),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(30),
      I2 => \^p\(31),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(31),
      O => \Delay_reg[0][17]_i_28_n_0\
    );
\Delay_reg[0][17]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(28),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(28),
      I2 => \^p\(29),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(29),
      O => \Delay_reg[0][17]_i_29_n_0\
    );
\Delay_reg[0][17]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(26),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(26),
      I2 => \^p\(27),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(27),
      O => \Delay_reg[0][17]_i_30_n_0\
    );
\Delay_reg[0][17]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(24),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(24),
      I2 => \^p\(25),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(25),
      O => \Delay_reg[0][17]_i_31_n_0\
    );
\Delay_reg[0][17]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(22),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(22),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(23),
      I3 => \^p\(23),
      O => \Delay_reg[0][17]_i_33_n_0\
    );
\Delay_reg[0][17]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(20),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(20),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(21),
      I3 => \^p\(21),
      O => \Delay_reg[0][17]_i_34_n_0\
    );
\Delay_reg[0][17]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(18),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(18),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(19),
      I3 => \^p\(19),
      O => \Delay_reg[0][17]_i_35_n_0\
    );
\Delay_reg[0][17]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(16),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(16),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(17),
      I3 => \^p\(17),
      O => \Delay_reg[0][17]_i_36_n_0\
    );
\Delay_reg[0][17]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(22),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(22),
      I2 => \^p\(23),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(23),
      O => \Delay_reg[0][17]_i_37_n_0\
    );
\Delay_reg[0][17]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(20),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(20),
      I2 => \^p\(21),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(21),
      O => \Delay_reg[0][17]_i_38_n_0\
    );
\Delay_reg[0][17]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(18),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(18),
      I2 => \^p\(19),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(19),
      O => \Delay_reg[0][17]_i_39_n_0\
    );
\Delay_reg[0][17]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(16),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(16),
      I2 => \^p\(17),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(17),
      O => \Delay_reg[0][17]_i_40_n_0\
    );
\Delay_reg[0][17]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(14),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(14),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(15),
      I3 => \^p\(15),
      O => \Delay_reg[0][17]_i_42_n_0\
    );
\Delay_reg[0][17]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(12),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(12),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(13),
      I3 => \^p\(13),
      O => \Delay_reg[0][17]_i_43_n_0\
    );
\Delay_reg[0][17]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(10),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(10),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(11),
      I3 => \^p\(11),
      O => \Delay_reg[0][17]_i_44_n_0\
    );
\Delay_reg[0][17]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(8),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(8),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(9),
      I3 => \^p\(9),
      O => \Delay_reg[0][17]_i_45_n_0\
    );
\Delay_reg[0][17]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(14),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(14),
      I2 => \^p\(15),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(15),
      O => \Delay_reg[0][17]_i_46_n_0\
    );
\Delay_reg[0][17]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(12),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(12),
      I2 => \^p\(13),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(13),
      O => \Delay_reg[0][17]_i_47_n_0\
    );
\Delay_reg[0][17]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(10),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(10),
      I2 => \^p\(11),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(11),
      O => \Delay_reg[0][17]_i_48_n_0\
    );
\Delay_reg[0][17]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(8),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(8),
      I2 => \^p\(9),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(9),
      O => \Delay_reg[0][17]_i_49_n_0\
    );
\Delay_reg[0][17]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(6),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(6),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(7),
      I3 => \^p\(7),
      O => \Delay_reg[0][17]_i_50_n_0\
    );
\Delay_reg[0][17]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(4),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(4),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(5),
      I3 => \^p\(5),
      O => \Delay_reg[0][17]_i_51_n_0\
    );
\Delay_reg[0][17]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(2),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(2),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(3),
      I3 => \^p\(3),
      O => \Delay_reg[0][17]_i_52_n_0\
    );
\Delay_reg[0][17]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(0),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(0),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(1),
      I3 => \^p\(1),
      O => \Delay_reg[0][17]_i_53_n_0\
    );
\Delay_reg[0][17]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(6),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(6),
      I2 => \^p\(7),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(7),
      O => \Delay_reg[0][17]_i_54_n_0\
    );
\Delay_reg[0][17]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(4),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(4),
      I2 => \^p\(5),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(5),
      O => \Delay_reg[0][17]_i_55_n_0\
    );
\Delay_reg[0][17]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(2),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(2),
      I2 => \^p\(3),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(3),
      O => \Delay_reg[0][17]_i_56_n_0\
    );
\Delay_reg[0][17]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(0),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(0),
      I2 => \^p\(1),
      I3 => \Delay_reg_reg[0][17]_i_8_0\(1),
      O => \Delay_reg[0][17]_i_57_n_0\
    );
\Delay_reg_reg[0][17]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[0][17]_i_23_n_0\,
      CO(3) => \Delay_reg_reg[0][17]_i_15_n_0\,
      CO(2) => \Delay_reg_reg[0][17]_i_15_n_1\,
      CO(1) => \Delay_reg_reg[0][17]_i_15_n_2\,
      CO(0) => \Delay_reg_reg[0][17]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Delay_reg[0][17]_i_24_n_0\,
      DI(2) => \Delay_reg[0][17]_i_25_n_0\,
      DI(1) => \Delay_reg[0][17]_i_26_n_0\,
      DI(0) => \Delay_reg[0][17]_i_27_n_0\,
      O(3 downto 0) => \NLW_Delay_reg_reg[0][17]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \Delay_reg[0][17]_i_28_n_0\,
      S(2) => \Delay_reg[0][17]_i_29_n_0\,
      S(1) => \Delay_reg[0][17]_i_30_n_0\,
      S(0) => \Delay_reg[0][17]_i_31_n_0\
    );
\Delay_reg_reg[0][17]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[0][17]_i_32_n_0\,
      CO(3) => \Delay_reg_reg[0][17]_i_23_n_0\,
      CO(2) => \Delay_reg_reg[0][17]_i_23_n_1\,
      CO(1) => \Delay_reg_reg[0][17]_i_23_n_2\,
      CO(0) => \Delay_reg_reg[0][17]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \Delay_reg[0][17]_i_33_n_0\,
      DI(2) => \Delay_reg[0][17]_i_34_n_0\,
      DI(1) => \Delay_reg[0][17]_i_35_n_0\,
      DI(0) => \Delay_reg[0][17]_i_36_n_0\,
      O(3 downto 0) => \NLW_Delay_reg_reg[0][17]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \Delay_reg[0][17]_i_37_n_0\,
      S(2) => \Delay_reg[0][17]_i_38_n_0\,
      S(1) => \Delay_reg[0][17]_i_39_n_0\,
      S(0) => \Delay_reg[0][17]_i_40_n_0\
    );
\Delay_reg_reg[0][17]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[0][17]_i_41_n_0\,
      CO(3) => \Delay_reg_reg[0][17]_i_32_n_0\,
      CO(2) => \Delay_reg_reg[0][17]_i_32_n_1\,
      CO(1) => \Delay_reg_reg[0][17]_i_32_n_2\,
      CO(0) => \Delay_reg_reg[0][17]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \Delay_reg[0][17]_i_42_n_0\,
      DI(2) => \Delay_reg[0][17]_i_43_n_0\,
      DI(1) => \Delay_reg[0][17]_i_44_n_0\,
      DI(0) => \Delay_reg[0][17]_i_45_n_0\,
      O(3 downto 0) => \NLW_Delay_reg_reg[0][17]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \Delay_reg[0][17]_i_46_n_0\,
      S(2) => \Delay_reg[0][17]_i_47_n_0\,
      S(1) => \Delay_reg[0][17]_i_48_n_0\,
      S(0) => \Delay_reg[0][17]_i_49_n_0\
    );
\Delay_reg_reg[0][17]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay_reg_reg[0][17]_i_41_n_0\,
      CO(2) => \Delay_reg_reg[0][17]_i_41_n_1\,
      CO(1) => \Delay_reg_reg[0][17]_i_41_n_2\,
      CO(0) => \Delay_reg_reg[0][17]_i_41_n_3\,
      CYINIT => '1',
      DI(3) => \Delay_reg[0][17]_i_50_n_0\,
      DI(2) => \Delay_reg[0][17]_i_51_n_0\,
      DI(1) => \Delay_reg[0][17]_i_52_n_0\,
      DI(0) => \Delay_reg[0][17]_i_53_n_0\,
      O(3 downto 0) => \NLW_Delay_reg_reg[0][17]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3) => \Delay_reg[0][17]_i_54_n_0\,
      S(2) => \Delay_reg[0][17]_i_55_n_0\,
      S(1) => \Delay_reg[0][17]_i_56_n_0\,
      S(0) => \Delay_reg[0][17]_i_57_n_0\
    );
\Delay_reg_reg[0][17]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay_reg_reg[0][17]_i_15_n_0\,
      CO(3) => \NLW_Delay_reg_reg[0][17]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \Delay_reg_reg[0][17]_i_8_n_2\,
      CO(0) => \Delay_reg_reg[0][17]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Delay_reg[0][17]_i_16_n_0\,
      DI(1) => \Delay_reg[0][17]_i_17_n_0\,
      DI(0) => \Delay_reg[0][17]_i_18_n_0\,
      O(3 downto 0) => \NLW_Delay_reg_reg[0][17]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Delay_reg[0][17]_i_19_n_0\,
      S(1) => \Delay_reg[0][17]_i_20_n_0\,
      S(0) => \Delay_reg[0][17]_i_21_n_0\
    );
\In3Reg[7]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(15),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(15),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(7),
      I5 => \In3Reg[7]_i_17_1\(7),
      O => \In3Reg[7]_i_107_n_0\
    );
\In3Reg[7]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(13),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(13),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(6),
      I5 => \In3Reg[7]_i_17_1\(6),
      O => \In3Reg[7]_i_109_n_0\
    );
\In3Reg[7]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(11),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(11),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(5),
      I5 => \In3Reg[7]_i_17_1\(5),
      O => \In3Reg[7]_i_111_n_0\
    );
\In3Reg[7]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(9),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(9),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(4),
      I5 => \In3Reg[7]_i_17_1\(4),
      O => \In3Reg[7]_i_113_n_0\
    );
\In3Reg[7]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(7),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(7),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(3),
      I5 => \In3Reg[7]_i_17_1\(3),
      O => \In3Reg[7]_i_123_n_0\
    );
\In3Reg[7]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(5),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(5),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(2),
      I5 => \In3Reg[7]_i_17_1\(2),
      O => \In3Reg[7]_i_125_n_0\
    );
\In3Reg[7]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(3),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(3),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(1),
      I5 => \In3Reg[7]_i_17_1\(1),
      O => \In3Reg[7]_i_127_n_0\
    );
\In3Reg[7]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(1),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(1),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(0),
      I5 => \In3Reg[7]_i_17_1\(0),
      O => \In3Reg[7]_i_129_n_0\
    );
\In3Reg[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(17),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(34),
      I2 => \^p\(34),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_37_n_0\,
      O => Add4_out1_3(1)
    );
\In3Reg[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(16),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(32),
      I2 => \^p\(32),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_39_n_0\,
      O => Add4_out1_3(0)
    );
\In3Reg[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(15),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(30),
      I2 => \^p\(30),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_58_n_0\,
      O => Add4_out1_2(3)
    );
\In3Reg[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(14),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(28),
      I2 => \^p\(28),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_60_n_0\,
      O => Add4_out1_2(2)
    );
\In3Reg[7]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(13),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(26),
      I2 => \^p\(26),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_62_n_0\,
      O => Add4_out1_2(1)
    );
\In3Reg[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(12),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(24),
      I2 => \^p\(24),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_64_n_0\,
      O => Add4_out1_2(0)
    );
\In3Reg[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(35),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(35),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(17),
      I5 => \In3Reg[7]_i_17_1\(17),
      O => \In3Reg[7]_i_37_n_0\
    );
\In3Reg[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(33),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(33),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(16),
      I5 => \In3Reg[7]_i_17_1\(16),
      O => \In3Reg[7]_i_39_n_0\
    );
\In3Reg[7]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(11),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(22),
      I2 => \^p\(22),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_83_n_0\,
      O => Add4_out1_1(3)
    );
\In3Reg[7]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(10),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(20),
      I2 => \^p\(20),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_85_n_0\,
      O => Add4_out1_1(2)
    );
\In3Reg[7]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(9),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(18),
      I2 => \^p\(18),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_87_n_0\,
      O => Add4_out1_1(1)
    );
\In3Reg[7]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(8),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(16),
      I2 => \^p\(16),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_89_n_0\,
      O => Add4_out1_1(0)
    );
\In3Reg[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(31),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(31),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(15),
      I5 => \In3Reg[7]_i_17_1\(15),
      O => \In3Reg[7]_i_58_n_0\
    );
\In3Reg[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(29),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(29),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(14),
      I5 => \In3Reg[7]_i_17_1\(14),
      O => \In3Reg[7]_i_60_n_0\
    );
\In3Reg[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(27),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(27),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(13),
      I5 => \In3Reg[7]_i_17_1\(13),
      O => \In3Reg[7]_i_62_n_0\
    );
\In3Reg[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(25),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(25),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(12),
      I5 => \In3Reg[7]_i_17_1\(12),
      O => \In3Reg[7]_i_64_n_0\
    );
\In3Reg[7]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(7),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(14),
      I2 => \^p\(14),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_107_n_0\,
      O => Add4_out1_0(3)
    );
\In3Reg[7]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(6),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(12),
      I2 => \^p\(12),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_109_n_0\,
      O => Add4_out1_0(2)
    );
\In3Reg[7]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(5),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(10),
      I2 => \^p\(10),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_111_n_0\,
      O => Add4_out1_0(1)
    );
\In3Reg[7]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(4),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(8),
      I2 => \^p\(8),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_113_n_0\,
      O => Add4_out1_0(0)
    );
\In3Reg[7]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(23),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(23),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(11),
      I5 => \In3Reg[7]_i_17_1\(11),
      O => \In3Reg[7]_i_83_n_0\
    );
\In3Reg[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(21),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(21),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(10),
      I5 => \In3Reg[7]_i_17_1\(10),
      O => \In3Reg[7]_i_85_n_0\
    );
\In3Reg[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(19),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(19),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(9),
      I5 => \In3Reg[7]_i_17_1\(9),
      O => \In3Reg[7]_i_87_n_0\
    );
\In3Reg[7]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^p\(17),
      I2 => \Delay_reg_reg[0][17]_i_8_0\(17),
      I3 => \In3Reg[7]_i_97_0\(0),
      I4 => \In3Reg[7]_i_17_0\(8),
      I5 => \In3Reg[7]_i_17_1\(8),
      O => \In3Reg[7]_i_89_n_0\
    );
\In3Reg[7]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(3),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(6),
      I2 => \^p\(6),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_123_n_0\,
      O => S(3)
    );
\In3Reg[7]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(2),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(4),
      I2 => \^p\(4),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_125_n_0\,
      O => S(2)
    );
\In3Reg[7]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(1),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(2),
      I2 => \^p\(2),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_127_n_0\,
      O => S(1)
    );
\In3Reg[7]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(0),
      I1 => \Delay_reg_reg[0][17]_i_8_0\(0),
      I2 => \^p\(0),
      I3 => \^co\(0),
      I4 => \In3Reg[7]_i_129_n_0\,
      O => S(0)
    );
Product_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Product_out1_0(17),
      A(28) => Product_out1_0(17),
      A(27) => Product_out1_0(17),
      A(26) => Product_out1_0(17),
      A(25) => Product_out1_0(17),
      A(24) => Product_out1_0(17),
      A(23) => Product_out1_0(17),
      A(22) => Product_out1_0(17),
      A(21) => Product_out1_0(17),
      A(20) => Product_out1_0(17),
      A(19) => Product_out1_0(17),
      A(18) => Product_out1_0(17),
      A(17 downto 0) => Product_out1_0(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Product_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => Product_out1_0(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Product_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Product_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Product_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Product_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Product_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_Product_out1_P_UNCONNECTED(47 downto 36),
      P(35) => Product_out1_n_70,
      P(34) => Product_out1_n_71,
      P(33) => Product_out1_n_72,
      P(32) => Product_out1_n_73,
      P(31) => Product_out1_n_74,
      P(30) => Product_out1_n_75,
      P(29) => Product_out1_n_76,
      P(28) => Product_out1_n_77,
      P(27) => Product_out1_n_78,
      P(26) => Product_out1_n_79,
      P(25) => Product_out1_n_80,
      P(24) => Product_out1_n_81,
      P(23) => Product_out1_n_82,
      P(22) => Product_out1_n_83,
      P(21) => Product_out1_n_84,
      P(20) => Product_out1_n_85,
      P(19) => Product_out1_n_86,
      P(18) => Product_out1_n_87,
      P(17) => Product_out1_n_88,
      P(16) => Product_out1_n_89,
      P(15) => Product_out1_n_90,
      P(14) => Product_out1_n_91,
      P(13) => Product_out1_n_92,
      P(12) => Product_out1_n_93,
      P(11) => Product_out1_n_94,
      P(10) => Product_out1_n_95,
      P(9) => Product_out1_n_96,
      P(8) => Product_out1_n_97,
      P(7) => Product_out1_n_98,
      P(6) => Product_out1_n_99,
      P(5) => Product_out1_n_100,
      P(4) => Product_out1_n_101,
      P(3) => Product_out1_n_102,
      P(2) => Product_out1_n_103,
      P(1) => Product_out1_n_104,
      P(0) => Product_out1_n_105,
      PATTERNBDETECT => NLW_Product_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Product_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => Product_out1_n_106,
      PCOUT(46) => Product_out1_n_107,
      PCOUT(45) => Product_out1_n_108,
      PCOUT(44) => Product_out1_n_109,
      PCOUT(43) => Product_out1_n_110,
      PCOUT(42) => Product_out1_n_111,
      PCOUT(41) => Product_out1_n_112,
      PCOUT(40) => Product_out1_n_113,
      PCOUT(39) => Product_out1_n_114,
      PCOUT(38) => Product_out1_n_115,
      PCOUT(37) => Product_out1_n_116,
      PCOUT(36) => Product_out1_n_117,
      PCOUT(35) => Product_out1_n_118,
      PCOUT(34) => Product_out1_n_119,
      PCOUT(33) => Product_out1_n_120,
      PCOUT(32) => Product_out1_n_121,
      PCOUT(31) => Product_out1_n_122,
      PCOUT(30) => Product_out1_n_123,
      PCOUT(29) => Product_out1_n_124,
      PCOUT(28) => Product_out1_n_125,
      PCOUT(27) => Product_out1_n_126,
      PCOUT(26) => Product_out1_n_127,
      PCOUT(25) => Product_out1_n_128,
      PCOUT(24) => Product_out1_n_129,
      PCOUT(23) => Product_out1_n_130,
      PCOUT(22) => Product_out1_n_131,
      PCOUT(21) => Product_out1_n_132,
      PCOUT(20) => Product_out1_n_133,
      PCOUT(19) => Product_out1_n_134,
      PCOUT(18) => Product_out1_n_135,
      PCOUT(17) => Product_out1_n_136,
      PCOUT(16) => Product_out1_n_137,
      PCOUT(15) => Product_out1_n_138,
      PCOUT(14) => Product_out1_n_139,
      PCOUT(13) => Product_out1_n_140,
      PCOUT(12) => Product_out1_n_141,
      PCOUT(11) => Product_out1_n_142,
      PCOUT(10) => Product_out1_n_143,
      PCOUT(9) => Product_out1_n_144,
      PCOUT(8) => Product_out1_n_145,
      PCOUT(7) => Product_out1_n_146,
      PCOUT(6) => Product_out1_n_147,
      PCOUT(5) => Product_out1_n_148,
      PCOUT(4) => Product_out1_n_149,
      PCOUT(3) => Product_out1_n_150,
      PCOUT(2) => Product_out1_n_151,
      PCOUT(1) => Product_out1_n_152,
      PCOUT(0) => Product_out1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Product_out1_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE3 is
  port (
    P : out STD_LOGIC_VECTOR ( 37 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_0 : out STD_LOGIC_VECTOR ( 18 downto 0 );
    Product_out1_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add3_out1_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add4_out1_1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \In3Reg_reg[7]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \In3Reg_reg[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \In3Reg_reg[7]_i_6_1\ : in STD_LOGIC;
    \In3Reg[7]_i_13\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \In3Reg[7]_i_97\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE3 is
  signal Add3_out1_n_100 : STD_LOGIC;
  signal Add3_out1_n_101 : STD_LOGIC;
  signal Add3_out1_n_102 : STD_LOGIC;
  signal Add3_out1_n_103 : STD_LOGIC;
  signal Add3_out1_n_104 : STD_LOGIC;
  signal Add3_out1_n_105 : STD_LOGIC;
  signal Add3_out1_n_106 : STD_LOGIC;
  signal Add3_out1_n_107 : STD_LOGIC;
  signal Add3_out1_n_108 : STD_LOGIC;
  signal Add3_out1_n_109 : STD_LOGIC;
  signal Add3_out1_n_110 : STD_LOGIC;
  signal Add3_out1_n_111 : STD_LOGIC;
  signal Add3_out1_n_112 : STD_LOGIC;
  signal Add3_out1_n_113 : STD_LOGIC;
  signal Add3_out1_n_114 : STD_LOGIC;
  signal Add3_out1_n_115 : STD_LOGIC;
  signal Add3_out1_n_116 : STD_LOGIC;
  signal Add3_out1_n_117 : STD_LOGIC;
  signal Add3_out1_n_118 : STD_LOGIC;
  signal Add3_out1_n_119 : STD_LOGIC;
  signal Add3_out1_n_120 : STD_LOGIC;
  signal Add3_out1_n_121 : STD_LOGIC;
  signal Add3_out1_n_122 : STD_LOGIC;
  signal Add3_out1_n_123 : STD_LOGIC;
  signal Add3_out1_n_124 : STD_LOGIC;
  signal Add3_out1_n_125 : STD_LOGIC;
  signal Add3_out1_n_126 : STD_LOGIC;
  signal Add3_out1_n_127 : STD_LOGIC;
  signal Add3_out1_n_128 : STD_LOGIC;
  signal Add3_out1_n_129 : STD_LOGIC;
  signal Add3_out1_n_130 : STD_LOGIC;
  signal Add3_out1_n_131 : STD_LOGIC;
  signal Add3_out1_n_132 : STD_LOGIC;
  signal Add3_out1_n_133 : STD_LOGIC;
  signal Add3_out1_n_134 : STD_LOGIC;
  signal Add3_out1_n_135 : STD_LOGIC;
  signal Add3_out1_n_136 : STD_LOGIC;
  signal Add3_out1_n_137 : STD_LOGIC;
  signal Add3_out1_n_138 : STD_LOGIC;
  signal Add3_out1_n_139 : STD_LOGIC;
  signal Add3_out1_n_140 : STD_LOGIC;
  signal Add3_out1_n_141 : STD_LOGIC;
  signal Add3_out1_n_142 : STD_LOGIC;
  signal Add3_out1_n_143 : STD_LOGIC;
  signal Add3_out1_n_144 : STD_LOGIC;
  signal Add3_out1_n_145 : STD_LOGIC;
  signal Add3_out1_n_146 : STD_LOGIC;
  signal Add3_out1_n_147 : STD_LOGIC;
  signal Add3_out1_n_148 : STD_LOGIC;
  signal Add3_out1_n_149 : STD_LOGIC;
  signal Add3_out1_n_150 : STD_LOGIC;
  signal Add3_out1_n_151 : STD_LOGIC;
  signal Add3_out1_n_152 : STD_LOGIC;
  signal Add3_out1_n_153 : STD_LOGIC;
  signal Add3_out1_n_69 : STD_LOGIC;
  signal Add3_out1_n_70 : STD_LOGIC;
  signal Add3_out1_n_71 : STD_LOGIC;
  signal Add3_out1_n_72 : STD_LOGIC;
  signal Add3_out1_n_73 : STD_LOGIC;
  signal Add3_out1_n_74 : STD_LOGIC;
  signal Add3_out1_n_75 : STD_LOGIC;
  signal Add3_out1_n_76 : STD_LOGIC;
  signal Add3_out1_n_77 : STD_LOGIC;
  signal Add3_out1_n_78 : STD_LOGIC;
  signal Add3_out1_n_79 : STD_LOGIC;
  signal Add3_out1_n_80 : STD_LOGIC;
  signal Add3_out1_n_81 : STD_LOGIC;
  signal Add3_out1_n_82 : STD_LOGIC;
  signal Add3_out1_n_83 : STD_LOGIC;
  signal Add3_out1_n_84 : STD_LOGIC;
  signal Add3_out1_n_85 : STD_LOGIC;
  signal Add3_out1_n_86 : STD_LOGIC;
  signal Add3_out1_n_87 : STD_LOGIC;
  signal Add3_out1_n_88 : STD_LOGIC;
  signal Add3_out1_n_89 : STD_LOGIC;
  signal Add3_out1_n_90 : STD_LOGIC;
  signal Add3_out1_n_91 : STD_LOGIC;
  signal Add3_out1_n_92 : STD_LOGIC;
  signal Add3_out1_n_93 : STD_LOGIC;
  signal Add3_out1_n_94 : STD_LOGIC;
  signal Add3_out1_n_95 : STD_LOGIC;
  signal Add3_out1_n_96 : STD_LOGIC;
  signal Add3_out1_n_97 : STD_LOGIC;
  signal Add3_out1_n_98 : STD_LOGIC;
  signal Add3_out1_n_99 : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal Product_out1_n_100 : STD_LOGIC;
  signal Product_out1_n_101 : STD_LOGIC;
  signal Product_out1_n_102 : STD_LOGIC;
  signal Product_out1_n_103 : STD_LOGIC;
  signal Product_out1_n_104 : STD_LOGIC;
  signal Product_out1_n_105 : STD_LOGIC;
  signal Product_out1_n_106 : STD_LOGIC;
  signal Product_out1_n_107 : STD_LOGIC;
  signal Product_out1_n_108 : STD_LOGIC;
  signal Product_out1_n_109 : STD_LOGIC;
  signal Product_out1_n_110 : STD_LOGIC;
  signal Product_out1_n_111 : STD_LOGIC;
  signal Product_out1_n_112 : STD_LOGIC;
  signal Product_out1_n_113 : STD_LOGIC;
  signal Product_out1_n_114 : STD_LOGIC;
  signal Product_out1_n_115 : STD_LOGIC;
  signal Product_out1_n_116 : STD_LOGIC;
  signal Product_out1_n_117 : STD_LOGIC;
  signal Product_out1_n_118 : STD_LOGIC;
  signal Product_out1_n_119 : STD_LOGIC;
  signal Product_out1_n_120 : STD_LOGIC;
  signal Product_out1_n_121 : STD_LOGIC;
  signal Product_out1_n_122 : STD_LOGIC;
  signal Product_out1_n_123 : STD_LOGIC;
  signal Product_out1_n_124 : STD_LOGIC;
  signal Product_out1_n_125 : STD_LOGIC;
  signal Product_out1_n_126 : STD_LOGIC;
  signal Product_out1_n_127 : STD_LOGIC;
  signal Product_out1_n_128 : STD_LOGIC;
  signal Product_out1_n_129 : STD_LOGIC;
  signal Product_out1_n_130 : STD_LOGIC;
  signal Product_out1_n_131 : STD_LOGIC;
  signal Product_out1_n_132 : STD_LOGIC;
  signal Product_out1_n_133 : STD_LOGIC;
  signal Product_out1_n_134 : STD_LOGIC;
  signal Product_out1_n_135 : STD_LOGIC;
  signal Product_out1_n_136 : STD_LOGIC;
  signal Product_out1_n_137 : STD_LOGIC;
  signal Product_out1_n_138 : STD_LOGIC;
  signal Product_out1_n_139 : STD_LOGIC;
  signal Product_out1_n_140 : STD_LOGIC;
  signal Product_out1_n_141 : STD_LOGIC;
  signal Product_out1_n_142 : STD_LOGIC;
  signal Product_out1_n_143 : STD_LOGIC;
  signal Product_out1_n_144 : STD_LOGIC;
  signal Product_out1_n_145 : STD_LOGIC;
  signal Product_out1_n_146 : STD_LOGIC;
  signal Product_out1_n_147 : STD_LOGIC;
  signal Product_out1_n_148 : STD_LOGIC;
  signal Product_out1_n_149 : STD_LOGIC;
  signal Product_out1_n_150 : STD_LOGIC;
  signal Product_out1_n_151 : STD_LOGIC;
  signal Product_out1_n_152 : STD_LOGIC;
  signal Product_out1_n_153 : STD_LOGIC;
  signal Product_out1_n_70 : STD_LOGIC;
  signal Product_out1_n_71 : STD_LOGIC;
  signal Product_out1_n_72 : STD_LOGIC;
  signal Product_out1_n_73 : STD_LOGIC;
  signal Product_out1_n_74 : STD_LOGIC;
  signal Product_out1_n_75 : STD_LOGIC;
  signal Product_out1_n_76 : STD_LOGIC;
  signal Product_out1_n_77 : STD_LOGIC;
  signal Product_out1_n_78 : STD_LOGIC;
  signal Product_out1_n_79 : STD_LOGIC;
  signal Product_out1_n_80 : STD_LOGIC;
  signal Product_out1_n_81 : STD_LOGIC;
  signal Product_out1_n_82 : STD_LOGIC;
  signal Product_out1_n_83 : STD_LOGIC;
  signal Product_out1_n_84 : STD_LOGIC;
  signal Product_out1_n_85 : STD_LOGIC;
  signal Product_out1_n_86 : STD_LOGIC;
  signal Product_out1_n_87 : STD_LOGIC;
  signal Product_out1_n_88 : STD_LOGIC;
  signal Product_out1_n_89 : STD_LOGIC;
  signal Product_out1_n_90 : STD_LOGIC;
  signal Product_out1_n_91 : STD_LOGIC;
  signal Product_out1_n_92 : STD_LOGIC;
  signal Product_out1_n_93 : STD_LOGIC;
  signal Product_out1_n_94 : STD_LOGIC;
  signal Product_out1_n_95 : STD_LOGIC;
  signal Product_out1_n_96 : STD_LOGIC;
  signal Product_out1_n_97 : STD_LOGIC;
  signal Product_out1_n_98 : STD_LOGIC;
  signal Product_out1_n_99 : STD_LOGIC;
  signal Switch2_out1 : STD_LOGIC_VECTOR ( 36 to 36 );
  signal NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Add3_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Add3_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Add3_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Add4_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Add4_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Add4_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 38 );
  signal NLW_Add4_out1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_Product_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Product_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Product_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Product_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Add3_out1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of Add4_out1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \In3Reg[7]_i_106\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_108\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_110\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_112\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_122\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_124\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_126\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_128\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_29\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_34\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_36\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_38\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_57\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_59\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_61\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_63\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_82\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_84\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_86\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \In3Reg[7]_i_88\ : label is "soft_lutpair347";
  attribute METHODOLOGY_DRC_VIOS of Product_out1 : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(37 downto 0) <= \^p\(37 downto 0);
Add3_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Add3_out1_0(17),
      A(28) => Add3_out1_0(17),
      A(27) => Add3_out1_0(17),
      A(26) => Add3_out1_0(17),
      A(25) => Add3_out1_0(17),
      A(24) => Add3_out1_0(17),
      A(23) => Add3_out1_0(17),
      A(22) => Add3_out1_0(17),
      A(21) => Add3_out1_0(17),
      A(20) => Add3_out1_0(17),
      A(19) => Add3_out1_0(17),
      A(18) => Add3_out1_0(17),
      A(17 downto 0) => Add3_out1_0(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Add3_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => Add3_out1_0(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Add3_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Add3_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_Add3_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 37) => NLW_Add3_out1_P_UNCONNECTED(47 downto 37),
      P(36) => Add3_out1_n_69,
      P(35) => Add3_out1_n_70,
      P(34) => Add3_out1_n_71,
      P(33) => Add3_out1_n_72,
      P(32) => Add3_out1_n_73,
      P(31) => Add3_out1_n_74,
      P(30) => Add3_out1_n_75,
      P(29) => Add3_out1_n_76,
      P(28) => Add3_out1_n_77,
      P(27) => Add3_out1_n_78,
      P(26) => Add3_out1_n_79,
      P(25) => Add3_out1_n_80,
      P(24) => Add3_out1_n_81,
      P(23) => Add3_out1_n_82,
      P(22) => Add3_out1_n_83,
      P(21) => Add3_out1_n_84,
      P(20) => Add3_out1_n_85,
      P(19) => Add3_out1_n_86,
      P(18) => Add3_out1_n_87,
      P(17) => Add3_out1_n_88,
      P(16) => Add3_out1_n_89,
      P(15) => Add3_out1_n_90,
      P(14) => Add3_out1_n_91,
      P(13) => Add3_out1_n_92,
      P(12) => Add3_out1_n_93,
      P(11) => Add3_out1_n_94,
      P(10) => Add3_out1_n_95,
      P(9) => Add3_out1_n_96,
      P(8) => Add3_out1_n_97,
      P(7) => Add3_out1_n_98,
      P(6) => Add3_out1_n_99,
      P(5) => Add3_out1_n_100,
      P(4) => Add3_out1_n_101,
      P(3) => Add3_out1_n_102,
      P(2) => Add3_out1_n_103,
      P(1) => Add3_out1_n_104,
      P(0) => Add3_out1_n_105,
      PATTERNBDETECT => NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Add3_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => Product_out1_n_106,
      PCIN(46) => Product_out1_n_107,
      PCIN(45) => Product_out1_n_108,
      PCIN(44) => Product_out1_n_109,
      PCIN(43) => Product_out1_n_110,
      PCIN(42) => Product_out1_n_111,
      PCIN(41) => Product_out1_n_112,
      PCIN(40) => Product_out1_n_113,
      PCIN(39) => Product_out1_n_114,
      PCIN(38) => Product_out1_n_115,
      PCIN(37) => Product_out1_n_116,
      PCIN(36) => Product_out1_n_117,
      PCIN(35) => Product_out1_n_118,
      PCIN(34) => Product_out1_n_119,
      PCIN(33) => Product_out1_n_120,
      PCIN(32) => Product_out1_n_121,
      PCIN(31) => Product_out1_n_122,
      PCIN(30) => Product_out1_n_123,
      PCIN(29) => Product_out1_n_124,
      PCIN(28) => Product_out1_n_125,
      PCIN(27) => Product_out1_n_126,
      PCIN(26) => Product_out1_n_127,
      PCIN(25) => Product_out1_n_128,
      PCIN(24) => Product_out1_n_129,
      PCIN(23) => Product_out1_n_130,
      PCIN(22) => Product_out1_n_131,
      PCIN(21) => Product_out1_n_132,
      PCIN(20) => Product_out1_n_133,
      PCIN(19) => Product_out1_n_134,
      PCIN(18) => Product_out1_n_135,
      PCIN(17) => Product_out1_n_136,
      PCIN(16) => Product_out1_n_137,
      PCIN(15) => Product_out1_n_138,
      PCIN(14) => Product_out1_n_139,
      PCIN(13) => Product_out1_n_140,
      PCIN(12) => Product_out1_n_141,
      PCIN(11) => Product_out1_n_142,
      PCIN(10) => Product_out1_n_143,
      PCIN(9) => Product_out1_n_144,
      PCIN(8) => Product_out1_n_145,
      PCIN(7) => Product_out1_n_146,
      PCIN(6) => Product_out1_n_147,
      PCIN(5) => Product_out1_n_148,
      PCIN(4) => Product_out1_n_149,
      PCIN(3) => Product_out1_n_150,
      PCIN(2) => Product_out1_n_151,
      PCIN(1) => Product_out1_n_152,
      PCIN(0) => Product_out1_n_153,
      PCOUT(47) => Add3_out1_n_106,
      PCOUT(46) => Add3_out1_n_107,
      PCOUT(45) => Add3_out1_n_108,
      PCOUT(44) => Add3_out1_n_109,
      PCOUT(43) => Add3_out1_n_110,
      PCOUT(42) => Add3_out1_n_111,
      PCOUT(41) => Add3_out1_n_112,
      PCOUT(40) => Add3_out1_n_113,
      PCOUT(39) => Add3_out1_n_114,
      PCOUT(38) => Add3_out1_n_115,
      PCOUT(37) => Add3_out1_n_116,
      PCOUT(36) => Add3_out1_n_117,
      PCOUT(35) => Add3_out1_n_118,
      PCOUT(34) => Add3_out1_n_119,
      PCOUT(33) => Add3_out1_n_120,
      PCOUT(32) => Add3_out1_n_121,
      PCOUT(31) => Add3_out1_n_122,
      PCOUT(30) => Add3_out1_n_123,
      PCOUT(29) => Add3_out1_n_124,
      PCOUT(28) => Add3_out1_n_125,
      PCOUT(27) => Add3_out1_n_126,
      PCOUT(26) => Add3_out1_n_127,
      PCOUT(25) => Add3_out1_n_128,
      PCOUT(24) => Add3_out1_n_129,
      PCOUT(23) => Add3_out1_n_130,
      PCOUT(22) => Add3_out1_n_131,
      PCOUT(21) => Add3_out1_n_132,
      PCOUT(20) => Add3_out1_n_133,
      PCOUT(19) => Add3_out1_n_134,
      PCOUT(18) => Add3_out1_n_135,
      PCOUT(17) => Add3_out1_n_136,
      PCOUT(16) => Add3_out1_n_137,
      PCOUT(15) => Add3_out1_n_138,
      PCOUT(14) => Add3_out1_n_139,
      PCOUT(13) => Add3_out1_n_140,
      PCOUT(12) => Add3_out1_n_141,
      PCOUT(11) => Add3_out1_n_142,
      PCOUT(10) => Add3_out1_n_143,
      PCOUT(9) => Add3_out1_n_144,
      PCOUT(8) => Add3_out1_n_145,
      PCOUT(7) => Add3_out1_n_146,
      PCOUT(6) => Add3_out1_n_147,
      PCOUT(5) => Add3_out1_n_148,
      PCOUT(4) => Add3_out1_n_149,
      PCOUT(3) => Add3_out1_n_150,
      PCOUT(2) => Add3_out1_n_151,
      PCOUT(1) => Add3_out1_n_152,
      PCOUT(0) => Add3_out1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Add3_out1_UNDERFLOW_UNCONNECTED
    );
Add4_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Add4_out1_1(17),
      A(28) => Add4_out1_1(17),
      A(27) => Add4_out1_1(17),
      A(26) => Add4_out1_1(17),
      A(25) => Add4_out1_1(17),
      A(24) => Add4_out1_1(17),
      A(23) => Add4_out1_1(17),
      A(22) => Add4_out1_1(17),
      A(21) => Add4_out1_1(17),
      A(20) => Add4_out1_1(17),
      A(19) => Add4_out1_1(17),
      A(18) => Add4_out1_1(17),
      A(17 downto 0) => Add4_out1_1(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Add4_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => Add4_out1_1(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Add4_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Add4_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_Add4_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 38) => NLW_Add4_out1_P_UNCONNECTED(47 downto 38),
      P(37 downto 0) => \^p\(37 downto 0),
      PATTERNBDETECT => NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Add4_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => Add3_out1_n_106,
      PCIN(46) => Add3_out1_n_107,
      PCIN(45) => Add3_out1_n_108,
      PCIN(44) => Add3_out1_n_109,
      PCIN(43) => Add3_out1_n_110,
      PCIN(42) => Add3_out1_n_111,
      PCIN(41) => Add3_out1_n_112,
      PCIN(40) => Add3_out1_n_113,
      PCIN(39) => Add3_out1_n_114,
      PCIN(38) => Add3_out1_n_115,
      PCIN(37) => Add3_out1_n_116,
      PCIN(36) => Add3_out1_n_117,
      PCIN(35) => Add3_out1_n_118,
      PCIN(34) => Add3_out1_n_119,
      PCIN(33) => Add3_out1_n_120,
      PCIN(32) => Add3_out1_n_121,
      PCIN(31) => Add3_out1_n_122,
      PCIN(30) => Add3_out1_n_123,
      PCIN(29) => Add3_out1_n_124,
      PCIN(28) => Add3_out1_n_125,
      PCIN(27) => Add3_out1_n_126,
      PCIN(26) => Add3_out1_n_127,
      PCIN(25) => Add3_out1_n_128,
      PCIN(24) => Add3_out1_n_129,
      PCIN(23) => Add3_out1_n_130,
      PCIN(22) => Add3_out1_n_131,
      PCIN(21) => Add3_out1_n_132,
      PCIN(20) => Add3_out1_n_133,
      PCIN(19) => Add3_out1_n_134,
      PCIN(18) => Add3_out1_n_135,
      PCIN(17) => Add3_out1_n_136,
      PCIN(16) => Add3_out1_n_137,
      PCIN(15) => Add3_out1_n_138,
      PCIN(14) => Add3_out1_n_139,
      PCIN(13) => Add3_out1_n_140,
      PCIN(12) => Add3_out1_n_141,
      PCIN(11) => Add3_out1_n_142,
      PCIN(10) => Add3_out1_n_143,
      PCIN(9) => Add3_out1_n_144,
      PCIN(8) => Add3_out1_n_145,
      PCIN(7) => Add3_out1_n_146,
      PCIN(6) => Add3_out1_n_147,
      PCIN(5) => Add3_out1_n_148,
      PCIN(4) => Add3_out1_n_149,
      PCIN(3) => Add3_out1_n_150,
      PCIN(2) => Add3_out1_n_151,
      PCIN(1) => Add3_out1_n_152,
      PCIN(0) => Add3_out1_n_153,
      PCOUT(47 downto 0) => NLW_Add4_out1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Add4_out1_UNDERFLOW_UNCONNECTED
    );
\In3Reg[7]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(14),
      I1 => \In3Reg[7]_i_13\(7),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(7)
    );
\In3Reg[7]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(12),
      I1 => \In3Reg[7]_i_13\(6),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(6)
    );
\In3Reg[7]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(10),
      I1 => \In3Reg[7]_i_13\(5),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(5)
    );
\In3Reg[7]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(8),
      I1 => \In3Reg[7]_i_13\(4),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(4)
    );
\In3Reg[7]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(6),
      I1 => \In3Reg[7]_i_13\(3),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(3)
    );
\In3Reg[7]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(4),
      I1 => \In3Reg[7]_i_13\(2),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(2)
    );
\In3Reg[7]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(2),
      I1 => \In3Reg[7]_i_13\(1),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(1)
    );
\In3Reg[7]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(0),
      I1 => \In3Reg[7]_i_13\(0),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(0)
    );
\In3Reg[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A50000"
    )
        port map (
      I0 => Switch2_out1(36),
      I1 => \In3Reg_reg[7]_i_6\(0),
      I2 => \In3Reg_reg[7]_i_6_0\(0),
      I3 => CO(0),
      I4 => \In3Reg_reg[7]_i_6_1\,
      O => S(0)
    );
\In3Reg[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(37),
      I1 => \In3Reg[7]_i_13\(19),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(18)
    );
\In3Reg[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(36),
      I1 => \In3Reg[7]_i_13\(18),
      I2 => \In3Reg[7]_i_97\(0),
      O => Switch2_out1(36)
    );
\In3Reg[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(34),
      I1 => \In3Reg[7]_i_13\(17),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(17)
    );
\In3Reg[7]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(32),
      I1 => \In3Reg[7]_i_13\(16),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(16)
    );
\In3Reg[7]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(30),
      I1 => \In3Reg[7]_i_13\(15),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(15)
    );
\In3Reg[7]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(28),
      I1 => \In3Reg[7]_i_13\(14),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(14)
    );
\In3Reg[7]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(26),
      I1 => \In3Reg[7]_i_13\(13),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(13)
    );
\In3Reg[7]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(24),
      I1 => \In3Reg[7]_i_13\(12),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(12)
    );
\In3Reg[7]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(22),
      I1 => \In3Reg[7]_i_13\(11),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(11)
    );
\In3Reg[7]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(20),
      I1 => \In3Reg[7]_i_13\(10),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(10)
    );
\In3Reg[7]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(18),
      I1 => \In3Reg[7]_i_13\(9),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(9)
    );
\In3Reg[7]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^p\(16),
      I1 => \In3Reg[7]_i_13\(8),
      I2 => \In3Reg[7]_i_97\(0),
      O => Add4_out1_0(8)
    );
Product_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Product_out1_0(17),
      A(28) => Product_out1_0(17),
      A(27) => Product_out1_0(17),
      A(26) => Product_out1_0(17),
      A(25) => Product_out1_0(17),
      A(24) => Product_out1_0(17),
      A(23) => Product_out1_0(17),
      A(22) => Product_out1_0(17),
      A(21) => Product_out1_0(17),
      A(20) => Product_out1_0(17),
      A(19) => Product_out1_0(17),
      A(18) => Product_out1_0(17),
      A(17 downto 0) => Product_out1_0(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Product_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => Product_out1_0(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Product_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Product_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Product_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Product_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Product_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_Product_out1_P_UNCONNECTED(47 downto 36),
      P(35) => Product_out1_n_70,
      P(34) => Product_out1_n_71,
      P(33) => Product_out1_n_72,
      P(32) => Product_out1_n_73,
      P(31) => Product_out1_n_74,
      P(30) => Product_out1_n_75,
      P(29) => Product_out1_n_76,
      P(28) => Product_out1_n_77,
      P(27) => Product_out1_n_78,
      P(26) => Product_out1_n_79,
      P(25) => Product_out1_n_80,
      P(24) => Product_out1_n_81,
      P(23) => Product_out1_n_82,
      P(22) => Product_out1_n_83,
      P(21) => Product_out1_n_84,
      P(20) => Product_out1_n_85,
      P(19) => Product_out1_n_86,
      P(18) => Product_out1_n_87,
      P(17) => Product_out1_n_88,
      P(16) => Product_out1_n_89,
      P(15) => Product_out1_n_90,
      P(14) => Product_out1_n_91,
      P(13) => Product_out1_n_92,
      P(12) => Product_out1_n_93,
      P(11) => Product_out1_n_94,
      P(10) => Product_out1_n_95,
      P(9) => Product_out1_n_96,
      P(8) => Product_out1_n_97,
      P(7) => Product_out1_n_98,
      P(6) => Product_out1_n_99,
      P(5) => Product_out1_n_100,
      P(4) => Product_out1_n_101,
      P(3) => Product_out1_n_102,
      P(2) => Product_out1_n_103,
      P(1) => Product_out1_n_104,
      P(0) => Product_out1_n_105,
      PATTERNBDETECT => NLW_Product_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Product_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => Product_out1_n_106,
      PCOUT(46) => Product_out1_n_107,
      PCOUT(45) => Product_out1_n_108,
      PCOUT(44) => Product_out1_n_109,
      PCOUT(43) => Product_out1_n_110,
      PCOUT(42) => Product_out1_n_111,
      PCOUT(41) => Product_out1_n_112,
      PCOUT(40) => Product_out1_n_113,
      PCOUT(39) => Product_out1_n_114,
      PCOUT(38) => Product_out1_n_115,
      PCOUT(37) => Product_out1_n_116,
      PCOUT(36) => Product_out1_n_117,
      PCOUT(35) => Product_out1_n_118,
      PCOUT(34) => Product_out1_n_119,
      PCOUT(33) => Product_out1_n_120,
      PCOUT(32) => Product_out1_n_121,
      PCOUT(31) => Product_out1_n_122,
      PCOUT(30) => Product_out1_n_123,
      PCOUT(29) => Product_out1_n_124,
      PCOUT(28) => Product_out1_n_125,
      PCOUT(27) => Product_out1_n_126,
      PCOUT(26) => Product_out1_n_127,
      PCOUT(25) => Product_out1_n_128,
      PCOUT(24) => Product_out1_n_129,
      PCOUT(23) => Product_out1_n_130,
      PCOUT(22) => Product_out1_n_131,
      PCOUT(21) => Product_out1_n_132,
      PCOUT(20) => Product_out1_n_133,
      PCOUT(19) => Product_out1_n_134,
      PCOUT(18) => Product_out1_n_135,
      PCOUT(17) => Product_out1_n_136,
      PCOUT(16) => Product_out1_n_137,
      PCOUT(15) => Product_out1_n_138,
      PCOUT(14) => Product_out1_n_139,
      PCOUT(13) => Product_out1_n_140,
      PCOUT(12) => Product_out1_n_141,
      PCOUT(11) => Product_out1_n_142,
      PCOUT(10) => Product_out1_n_143,
      PCOUT(9) => Product_out1_n_144,
      PCOUT(8) => Product_out1_n_145,
      PCOUT(7) => Product_out1_n_146,
      PCOUT(6) => Product_out1_n_147,
      PCOUT(5) => Product_out1_n_148,
      PCOUT(4) => Product_out1_n_149,
      PCOUT(3) => Product_out1_n_150,
      PCOUT(2) => Product_out1_n_151,
      PCOUT(1) => Product_out1_n_152,
      PCOUT(0) => Product_out1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Product_out1_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE4 is
  port (
    P : out STD_LOGIC_VECTOR ( 37 downto 0 );
    Add4_out1_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_1 : out STD_LOGIC;
    Add4_out1_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Product_out1_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add3_out1_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add4_out1_3 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \In3Reg[7]_i_16\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \In3Reg[7]_i_16_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \In3Reg[7]_i_16_1\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    Switch1_out1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \In3Reg_reg[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \In3Reg_reg[7]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \In3Reg_reg[7]_i_12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \In3Reg_reg[7]_i_6_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \In3Reg_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE4 is
  signal Add3_out1_n_100 : STD_LOGIC;
  signal Add3_out1_n_101 : STD_LOGIC;
  signal Add3_out1_n_102 : STD_LOGIC;
  signal Add3_out1_n_103 : STD_LOGIC;
  signal Add3_out1_n_104 : STD_LOGIC;
  signal Add3_out1_n_105 : STD_LOGIC;
  signal Add3_out1_n_106 : STD_LOGIC;
  signal Add3_out1_n_107 : STD_LOGIC;
  signal Add3_out1_n_108 : STD_LOGIC;
  signal Add3_out1_n_109 : STD_LOGIC;
  signal Add3_out1_n_110 : STD_LOGIC;
  signal Add3_out1_n_111 : STD_LOGIC;
  signal Add3_out1_n_112 : STD_LOGIC;
  signal Add3_out1_n_113 : STD_LOGIC;
  signal Add3_out1_n_114 : STD_LOGIC;
  signal Add3_out1_n_115 : STD_LOGIC;
  signal Add3_out1_n_116 : STD_LOGIC;
  signal Add3_out1_n_117 : STD_LOGIC;
  signal Add3_out1_n_118 : STD_LOGIC;
  signal Add3_out1_n_119 : STD_LOGIC;
  signal Add3_out1_n_120 : STD_LOGIC;
  signal Add3_out1_n_121 : STD_LOGIC;
  signal Add3_out1_n_122 : STD_LOGIC;
  signal Add3_out1_n_123 : STD_LOGIC;
  signal Add3_out1_n_124 : STD_LOGIC;
  signal Add3_out1_n_125 : STD_LOGIC;
  signal Add3_out1_n_126 : STD_LOGIC;
  signal Add3_out1_n_127 : STD_LOGIC;
  signal Add3_out1_n_128 : STD_LOGIC;
  signal Add3_out1_n_129 : STD_LOGIC;
  signal Add3_out1_n_130 : STD_LOGIC;
  signal Add3_out1_n_131 : STD_LOGIC;
  signal Add3_out1_n_132 : STD_LOGIC;
  signal Add3_out1_n_133 : STD_LOGIC;
  signal Add3_out1_n_134 : STD_LOGIC;
  signal Add3_out1_n_135 : STD_LOGIC;
  signal Add3_out1_n_136 : STD_LOGIC;
  signal Add3_out1_n_137 : STD_LOGIC;
  signal Add3_out1_n_138 : STD_LOGIC;
  signal Add3_out1_n_139 : STD_LOGIC;
  signal Add3_out1_n_140 : STD_LOGIC;
  signal Add3_out1_n_141 : STD_LOGIC;
  signal Add3_out1_n_142 : STD_LOGIC;
  signal Add3_out1_n_143 : STD_LOGIC;
  signal Add3_out1_n_144 : STD_LOGIC;
  signal Add3_out1_n_145 : STD_LOGIC;
  signal Add3_out1_n_146 : STD_LOGIC;
  signal Add3_out1_n_147 : STD_LOGIC;
  signal Add3_out1_n_148 : STD_LOGIC;
  signal Add3_out1_n_149 : STD_LOGIC;
  signal Add3_out1_n_150 : STD_LOGIC;
  signal Add3_out1_n_151 : STD_LOGIC;
  signal Add3_out1_n_152 : STD_LOGIC;
  signal Add3_out1_n_153 : STD_LOGIC;
  signal Add3_out1_n_69 : STD_LOGIC;
  signal Add3_out1_n_70 : STD_LOGIC;
  signal Add3_out1_n_71 : STD_LOGIC;
  signal Add3_out1_n_72 : STD_LOGIC;
  signal Add3_out1_n_73 : STD_LOGIC;
  signal Add3_out1_n_74 : STD_LOGIC;
  signal Add3_out1_n_75 : STD_LOGIC;
  signal Add3_out1_n_76 : STD_LOGIC;
  signal Add3_out1_n_77 : STD_LOGIC;
  signal Add3_out1_n_78 : STD_LOGIC;
  signal Add3_out1_n_79 : STD_LOGIC;
  signal Add3_out1_n_80 : STD_LOGIC;
  signal Add3_out1_n_81 : STD_LOGIC;
  signal Add3_out1_n_82 : STD_LOGIC;
  signal Add3_out1_n_83 : STD_LOGIC;
  signal Add3_out1_n_84 : STD_LOGIC;
  signal Add3_out1_n_85 : STD_LOGIC;
  signal Add3_out1_n_86 : STD_LOGIC;
  signal Add3_out1_n_87 : STD_LOGIC;
  signal Add3_out1_n_88 : STD_LOGIC;
  signal Add3_out1_n_89 : STD_LOGIC;
  signal Add3_out1_n_90 : STD_LOGIC;
  signal Add3_out1_n_91 : STD_LOGIC;
  signal Add3_out1_n_92 : STD_LOGIC;
  signal Add3_out1_n_93 : STD_LOGIC;
  signal Add3_out1_n_94 : STD_LOGIC;
  signal Add3_out1_n_95 : STD_LOGIC;
  signal Add3_out1_n_96 : STD_LOGIC;
  signal Add3_out1_n_97 : STD_LOGIC;
  signal Add3_out1_n_98 : STD_LOGIC;
  signal Add3_out1_n_99 : STD_LOGIC;
  signal \^add4_out1_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Delay4_reg[0][17]_i_13_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_14_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_15_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_16_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_17_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_18_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_20_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_21_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_22_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_23_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_24_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_25_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_26_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_27_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_29_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_30_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_31_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_32_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_33_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_34_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_35_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_36_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_38_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_39_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_40_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_41_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_42_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_43_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_44_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_45_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_46_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_47_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_48_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_49_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_50_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_51_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_52_n_0\ : STD_LOGIC;
  signal \Delay4_reg[0][17]_i_53_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_12_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_12_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_12_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_12_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_19_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_19_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_19_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_19_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_28_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_28_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_28_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_28_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_37_n_0\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_37_n_1\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_37_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_37_n_3\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_6_n_2\ : STD_LOGIC;
  signal \Delay4_reg_reg[0][17]_i_6_n_3\ : STD_LOGIC;
  signal \In3Reg[7]_i_100_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_102_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_104_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_114_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_116_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_118_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_120_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_28_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_30_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_32_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_41_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_42_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_43_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_44_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_49_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_51_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_53_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_55_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_66_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_67_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_68_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_69_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_74_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_76_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_78_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_80_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_90_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_91_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_92_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_93_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_98_n_0\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_12_n_1\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_19_n_1\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_19_n_2\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_19_n_3\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_40_n_0\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_40_n_1\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_40_n_2\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_40_n_3\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_65_n_0\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_65_n_1\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_65_n_2\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_65_n_3\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \In3Reg_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal Product_out1_n_100 : STD_LOGIC;
  signal Product_out1_n_101 : STD_LOGIC;
  signal Product_out1_n_102 : STD_LOGIC;
  signal Product_out1_n_103 : STD_LOGIC;
  signal Product_out1_n_104 : STD_LOGIC;
  signal Product_out1_n_105 : STD_LOGIC;
  signal Product_out1_n_106 : STD_LOGIC;
  signal Product_out1_n_107 : STD_LOGIC;
  signal Product_out1_n_108 : STD_LOGIC;
  signal Product_out1_n_109 : STD_LOGIC;
  signal Product_out1_n_110 : STD_LOGIC;
  signal Product_out1_n_111 : STD_LOGIC;
  signal Product_out1_n_112 : STD_LOGIC;
  signal Product_out1_n_113 : STD_LOGIC;
  signal Product_out1_n_114 : STD_LOGIC;
  signal Product_out1_n_115 : STD_LOGIC;
  signal Product_out1_n_116 : STD_LOGIC;
  signal Product_out1_n_117 : STD_LOGIC;
  signal Product_out1_n_118 : STD_LOGIC;
  signal Product_out1_n_119 : STD_LOGIC;
  signal Product_out1_n_120 : STD_LOGIC;
  signal Product_out1_n_121 : STD_LOGIC;
  signal Product_out1_n_122 : STD_LOGIC;
  signal Product_out1_n_123 : STD_LOGIC;
  signal Product_out1_n_124 : STD_LOGIC;
  signal Product_out1_n_125 : STD_LOGIC;
  signal Product_out1_n_126 : STD_LOGIC;
  signal Product_out1_n_127 : STD_LOGIC;
  signal Product_out1_n_128 : STD_LOGIC;
  signal Product_out1_n_129 : STD_LOGIC;
  signal Product_out1_n_130 : STD_LOGIC;
  signal Product_out1_n_131 : STD_LOGIC;
  signal Product_out1_n_132 : STD_LOGIC;
  signal Product_out1_n_133 : STD_LOGIC;
  signal Product_out1_n_134 : STD_LOGIC;
  signal Product_out1_n_135 : STD_LOGIC;
  signal Product_out1_n_136 : STD_LOGIC;
  signal Product_out1_n_137 : STD_LOGIC;
  signal Product_out1_n_138 : STD_LOGIC;
  signal Product_out1_n_139 : STD_LOGIC;
  signal Product_out1_n_140 : STD_LOGIC;
  signal Product_out1_n_141 : STD_LOGIC;
  signal Product_out1_n_142 : STD_LOGIC;
  signal Product_out1_n_143 : STD_LOGIC;
  signal Product_out1_n_144 : STD_LOGIC;
  signal Product_out1_n_145 : STD_LOGIC;
  signal Product_out1_n_146 : STD_LOGIC;
  signal Product_out1_n_147 : STD_LOGIC;
  signal Product_out1_n_148 : STD_LOGIC;
  signal Product_out1_n_149 : STD_LOGIC;
  signal Product_out1_n_150 : STD_LOGIC;
  signal Product_out1_n_151 : STD_LOGIC;
  signal Product_out1_n_152 : STD_LOGIC;
  signal Product_out1_n_153 : STD_LOGIC;
  signal Product_out1_n_70 : STD_LOGIC;
  signal Product_out1_n_71 : STD_LOGIC;
  signal Product_out1_n_72 : STD_LOGIC;
  signal Product_out1_n_73 : STD_LOGIC;
  signal Product_out1_n_74 : STD_LOGIC;
  signal Product_out1_n_75 : STD_LOGIC;
  signal Product_out1_n_76 : STD_LOGIC;
  signal Product_out1_n_77 : STD_LOGIC;
  signal Product_out1_n_78 : STD_LOGIC;
  signal Product_out1_n_79 : STD_LOGIC;
  signal Product_out1_n_80 : STD_LOGIC;
  signal Product_out1_n_81 : STD_LOGIC;
  signal Product_out1_n_82 : STD_LOGIC;
  signal Product_out1_n_83 : STD_LOGIC;
  signal Product_out1_n_84 : STD_LOGIC;
  signal Product_out1_n_85 : STD_LOGIC;
  signal Product_out1_n_86 : STD_LOGIC;
  signal Product_out1_n_87 : STD_LOGIC;
  signal Product_out1_n_88 : STD_LOGIC;
  signal Product_out1_n_89 : STD_LOGIC;
  signal Product_out1_n_90 : STD_LOGIC;
  signal Product_out1_n_91 : STD_LOGIC;
  signal Product_out1_n_92 : STD_LOGIC;
  signal Product_out1_n_93 : STD_LOGIC;
  signal Product_out1_n_94 : STD_LOGIC;
  signal Product_out1_n_95 : STD_LOGIC;
  signal Product_out1_n_96 : STD_LOGIC;
  signal Product_out1_n_97 : STD_LOGIC;
  signal Product_out1_n_98 : STD_LOGIC;
  signal Product_out1_n_99 : STD_LOGIC;
  signal NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add3_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Add3_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Add3_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Add3_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Add4_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Add4_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Add4_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Add4_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 38 );
  signal NLW_Add4_out1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_Delay4_reg_reg[0][17]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Delay4_reg_reg[0][17]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Delay4_reg_reg[0][17]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Delay4_reg_reg[0][17]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Delay4_reg_reg[0][17]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Delay4_reg_reg[0][17]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_In3Reg_reg[7]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_In3Reg_reg[7]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_In3Reg_reg[7]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_In3Reg_reg[7]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_In3Reg_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_In3Reg_reg[7]_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Product_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Product_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Product_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Product_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Product_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Add3_out1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of Add4_out1 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \Delay4_reg_reg[0][17]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Delay4_reg_reg[0][17]_i_19\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Delay4_reg_reg[0][17]_i_28\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Delay4_reg_reg[0][17]_i_37\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \Delay4_reg_reg[0][17]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \In3Reg_reg[7]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \In3Reg_reg[7]_i_19\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \In3Reg_reg[7]_i_40\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \In3Reg_reg[7]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \In3Reg_reg[7]_i_65\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of Product_out1 : label is "{SYNTH-13 {cell *THIS*}}";
begin
  Add4_out1_0(0) <= \^add4_out1_0\(0);
  P(37 downto 0) <= \^p\(37 downto 0);
Add3_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Add3_out1_0(17),
      A(28) => Add3_out1_0(17),
      A(27) => Add3_out1_0(17),
      A(26) => Add3_out1_0(17),
      A(25) => Add3_out1_0(17),
      A(24) => Add3_out1_0(17),
      A(23) => Add3_out1_0(17),
      A(22) => Add3_out1_0(17),
      A(21) => Add3_out1_0(17),
      A(20) => Add3_out1_0(17),
      A(19) => Add3_out1_0(17),
      A(18) => Add3_out1_0(17),
      A(17 downto 0) => Add3_out1_0(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Add3_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => Add3_out1_0(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Add3_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Add3_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_Add3_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 37) => NLW_Add3_out1_P_UNCONNECTED(47 downto 37),
      P(36) => Add3_out1_n_69,
      P(35) => Add3_out1_n_70,
      P(34) => Add3_out1_n_71,
      P(33) => Add3_out1_n_72,
      P(32) => Add3_out1_n_73,
      P(31) => Add3_out1_n_74,
      P(30) => Add3_out1_n_75,
      P(29) => Add3_out1_n_76,
      P(28) => Add3_out1_n_77,
      P(27) => Add3_out1_n_78,
      P(26) => Add3_out1_n_79,
      P(25) => Add3_out1_n_80,
      P(24) => Add3_out1_n_81,
      P(23) => Add3_out1_n_82,
      P(22) => Add3_out1_n_83,
      P(21) => Add3_out1_n_84,
      P(20) => Add3_out1_n_85,
      P(19) => Add3_out1_n_86,
      P(18) => Add3_out1_n_87,
      P(17) => Add3_out1_n_88,
      P(16) => Add3_out1_n_89,
      P(15) => Add3_out1_n_90,
      P(14) => Add3_out1_n_91,
      P(13) => Add3_out1_n_92,
      P(12) => Add3_out1_n_93,
      P(11) => Add3_out1_n_94,
      P(10) => Add3_out1_n_95,
      P(9) => Add3_out1_n_96,
      P(8) => Add3_out1_n_97,
      P(7) => Add3_out1_n_98,
      P(6) => Add3_out1_n_99,
      P(5) => Add3_out1_n_100,
      P(4) => Add3_out1_n_101,
      P(3) => Add3_out1_n_102,
      P(2) => Add3_out1_n_103,
      P(1) => Add3_out1_n_104,
      P(0) => Add3_out1_n_105,
      PATTERNBDETECT => NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Add3_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => Product_out1_n_106,
      PCIN(46) => Product_out1_n_107,
      PCIN(45) => Product_out1_n_108,
      PCIN(44) => Product_out1_n_109,
      PCIN(43) => Product_out1_n_110,
      PCIN(42) => Product_out1_n_111,
      PCIN(41) => Product_out1_n_112,
      PCIN(40) => Product_out1_n_113,
      PCIN(39) => Product_out1_n_114,
      PCIN(38) => Product_out1_n_115,
      PCIN(37) => Product_out1_n_116,
      PCIN(36) => Product_out1_n_117,
      PCIN(35) => Product_out1_n_118,
      PCIN(34) => Product_out1_n_119,
      PCIN(33) => Product_out1_n_120,
      PCIN(32) => Product_out1_n_121,
      PCIN(31) => Product_out1_n_122,
      PCIN(30) => Product_out1_n_123,
      PCIN(29) => Product_out1_n_124,
      PCIN(28) => Product_out1_n_125,
      PCIN(27) => Product_out1_n_126,
      PCIN(26) => Product_out1_n_127,
      PCIN(25) => Product_out1_n_128,
      PCIN(24) => Product_out1_n_129,
      PCIN(23) => Product_out1_n_130,
      PCIN(22) => Product_out1_n_131,
      PCIN(21) => Product_out1_n_132,
      PCIN(20) => Product_out1_n_133,
      PCIN(19) => Product_out1_n_134,
      PCIN(18) => Product_out1_n_135,
      PCIN(17) => Product_out1_n_136,
      PCIN(16) => Product_out1_n_137,
      PCIN(15) => Product_out1_n_138,
      PCIN(14) => Product_out1_n_139,
      PCIN(13) => Product_out1_n_140,
      PCIN(12) => Product_out1_n_141,
      PCIN(11) => Product_out1_n_142,
      PCIN(10) => Product_out1_n_143,
      PCIN(9) => Product_out1_n_144,
      PCIN(8) => Product_out1_n_145,
      PCIN(7) => Product_out1_n_146,
      PCIN(6) => Product_out1_n_147,
      PCIN(5) => Product_out1_n_148,
      PCIN(4) => Product_out1_n_149,
      PCIN(3) => Product_out1_n_150,
      PCIN(2) => Product_out1_n_151,
      PCIN(1) => Product_out1_n_152,
      PCIN(0) => Product_out1_n_153,
      PCOUT(47) => Add3_out1_n_106,
      PCOUT(46) => Add3_out1_n_107,
      PCOUT(45) => Add3_out1_n_108,
      PCOUT(44) => Add3_out1_n_109,
      PCOUT(43) => Add3_out1_n_110,
      PCOUT(42) => Add3_out1_n_111,
      PCOUT(41) => Add3_out1_n_112,
      PCOUT(40) => Add3_out1_n_113,
      PCOUT(39) => Add3_out1_n_114,
      PCOUT(38) => Add3_out1_n_115,
      PCOUT(37) => Add3_out1_n_116,
      PCOUT(36) => Add3_out1_n_117,
      PCOUT(35) => Add3_out1_n_118,
      PCOUT(34) => Add3_out1_n_119,
      PCOUT(33) => Add3_out1_n_120,
      PCOUT(32) => Add3_out1_n_121,
      PCOUT(31) => Add3_out1_n_122,
      PCOUT(30) => Add3_out1_n_123,
      PCOUT(29) => Add3_out1_n_124,
      PCOUT(28) => Add3_out1_n_125,
      PCOUT(27) => Add3_out1_n_126,
      PCOUT(26) => Add3_out1_n_127,
      PCOUT(25) => Add3_out1_n_128,
      PCOUT(24) => Add3_out1_n_129,
      PCOUT(23) => Add3_out1_n_130,
      PCOUT(22) => Add3_out1_n_131,
      PCOUT(21) => Add3_out1_n_132,
      PCOUT(20) => Add3_out1_n_133,
      PCOUT(19) => Add3_out1_n_134,
      PCOUT(18) => Add3_out1_n_135,
      PCOUT(17) => Add3_out1_n_136,
      PCOUT(16) => Add3_out1_n_137,
      PCOUT(15) => Add3_out1_n_138,
      PCOUT(14) => Add3_out1_n_139,
      PCOUT(13) => Add3_out1_n_140,
      PCOUT(12) => Add3_out1_n_141,
      PCOUT(11) => Add3_out1_n_142,
      PCOUT(10) => Add3_out1_n_143,
      PCOUT(9) => Add3_out1_n_144,
      PCOUT(8) => Add3_out1_n_145,
      PCOUT(7) => Add3_out1_n_146,
      PCOUT(6) => Add3_out1_n_147,
      PCOUT(5) => Add3_out1_n_148,
      PCOUT(4) => Add3_out1_n_149,
      PCOUT(3) => Add3_out1_n_150,
      PCOUT(2) => Add3_out1_n_151,
      PCOUT(1) => Add3_out1_n_152,
      PCOUT(0) => Add3_out1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Add3_out1_UNDERFLOW_UNCONNECTED
    );
Add4_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Add4_out1_3(17),
      A(28) => Add4_out1_3(17),
      A(27) => Add4_out1_3(17),
      A(26) => Add4_out1_3(17),
      A(25) => Add4_out1_3(17),
      A(24) => Add4_out1_3(17),
      A(23) => Add4_out1_3(17),
      A(22) => Add4_out1_3(17),
      A(21) => Add4_out1_3(17),
      A(20) => Add4_out1_3(17),
      A(19) => Add4_out1_3(17),
      A(18) => Add4_out1_3(17),
      A(17 downto 0) => Add4_out1_3(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Add4_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => Add4_out1_3(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Add4_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Add4_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_Add4_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 38) => NLW_Add4_out1_P_UNCONNECTED(47 downto 38),
      P(37 downto 0) => \^p\(37 downto 0),
      PATTERNBDETECT => NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Add4_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => Add3_out1_n_106,
      PCIN(46) => Add3_out1_n_107,
      PCIN(45) => Add3_out1_n_108,
      PCIN(44) => Add3_out1_n_109,
      PCIN(43) => Add3_out1_n_110,
      PCIN(42) => Add3_out1_n_111,
      PCIN(41) => Add3_out1_n_112,
      PCIN(40) => Add3_out1_n_113,
      PCIN(39) => Add3_out1_n_114,
      PCIN(38) => Add3_out1_n_115,
      PCIN(37) => Add3_out1_n_116,
      PCIN(36) => Add3_out1_n_117,
      PCIN(35) => Add3_out1_n_118,
      PCIN(34) => Add3_out1_n_119,
      PCIN(33) => Add3_out1_n_120,
      PCIN(32) => Add3_out1_n_121,
      PCIN(31) => Add3_out1_n_122,
      PCIN(30) => Add3_out1_n_123,
      PCIN(29) => Add3_out1_n_124,
      PCIN(28) => Add3_out1_n_125,
      PCIN(27) => Add3_out1_n_126,
      PCIN(26) => Add3_out1_n_127,
      PCIN(25) => Add3_out1_n_128,
      PCIN(24) => Add3_out1_n_129,
      PCIN(23) => Add3_out1_n_130,
      PCIN(22) => Add3_out1_n_131,
      PCIN(21) => Add3_out1_n_132,
      PCIN(20) => Add3_out1_n_133,
      PCIN(19) => Add3_out1_n_134,
      PCIN(18) => Add3_out1_n_135,
      PCIN(17) => Add3_out1_n_136,
      PCIN(16) => Add3_out1_n_137,
      PCIN(15) => Add3_out1_n_138,
      PCIN(14) => Add3_out1_n_139,
      PCIN(13) => Add3_out1_n_140,
      PCIN(12) => Add3_out1_n_141,
      PCIN(11) => Add3_out1_n_142,
      PCIN(10) => Add3_out1_n_143,
      PCIN(9) => Add3_out1_n_144,
      PCIN(8) => Add3_out1_n_145,
      PCIN(7) => Add3_out1_n_146,
      PCIN(6) => Add3_out1_n_147,
      PCIN(5) => Add3_out1_n_148,
      PCIN(4) => Add3_out1_n_149,
      PCIN(3) => Add3_out1_n_150,
      PCIN(2) => Add3_out1_n_151,
      PCIN(1) => Add3_out1_n_152,
      PCIN(0) => Add3_out1_n_153,
      PCOUT(47 downto 0) => NLW_Add4_out1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Add4_out1_UNDERFLOW_UNCONNECTED
    );
\Delay4_reg[0][17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(36),
      I1 => \In3Reg[7]_i_16\(36),
      I2 => \^p\(37),
      I3 => \In3Reg[7]_i_16\(37),
      O => \Delay4_reg[0][17]_i_13_n_0\
    );
\Delay4_reg[0][17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(34),
      I1 => \In3Reg[7]_i_16\(34),
      I2 => \In3Reg[7]_i_16\(35),
      I3 => \^p\(35),
      O => \Delay4_reg[0][17]_i_14_n_0\
    );
\Delay4_reg[0][17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(32),
      I1 => \In3Reg[7]_i_16\(32),
      I2 => \In3Reg[7]_i_16\(33),
      I3 => \^p\(33),
      O => \Delay4_reg[0][17]_i_15_n_0\
    );
\Delay4_reg[0][17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(36),
      I1 => \In3Reg[7]_i_16\(36),
      I2 => \In3Reg[7]_i_16\(37),
      I3 => \^p\(37),
      O => \Delay4_reg[0][17]_i_16_n_0\
    );
\Delay4_reg[0][17]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(34),
      I1 => \In3Reg[7]_i_16\(34),
      I2 => \^p\(35),
      I3 => \In3Reg[7]_i_16\(35),
      O => \Delay4_reg[0][17]_i_17_n_0\
    );
\Delay4_reg[0][17]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(32),
      I1 => \In3Reg[7]_i_16\(32),
      I2 => \^p\(33),
      I3 => \In3Reg[7]_i_16\(33),
      O => \Delay4_reg[0][17]_i_18_n_0\
    );
\Delay4_reg[0][17]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(30),
      I1 => \In3Reg[7]_i_16\(30),
      I2 => \In3Reg[7]_i_16\(31),
      I3 => \^p\(31),
      O => \Delay4_reg[0][17]_i_20_n_0\
    );
\Delay4_reg[0][17]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(28),
      I1 => \In3Reg[7]_i_16\(28),
      I2 => \In3Reg[7]_i_16\(29),
      I3 => \^p\(29),
      O => \Delay4_reg[0][17]_i_21_n_0\
    );
\Delay4_reg[0][17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(26),
      I1 => \In3Reg[7]_i_16\(26),
      I2 => \In3Reg[7]_i_16\(27),
      I3 => \^p\(27),
      O => \Delay4_reg[0][17]_i_22_n_0\
    );
\Delay4_reg[0][17]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(24),
      I1 => \In3Reg[7]_i_16\(24),
      I2 => \In3Reg[7]_i_16\(25),
      I3 => \^p\(25),
      O => \Delay4_reg[0][17]_i_23_n_0\
    );
\Delay4_reg[0][17]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(30),
      I1 => \In3Reg[7]_i_16\(30),
      I2 => \^p\(31),
      I3 => \In3Reg[7]_i_16\(31),
      O => \Delay4_reg[0][17]_i_24_n_0\
    );
\Delay4_reg[0][17]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(28),
      I1 => \In3Reg[7]_i_16\(28),
      I2 => \^p\(29),
      I3 => \In3Reg[7]_i_16\(29),
      O => \Delay4_reg[0][17]_i_25_n_0\
    );
\Delay4_reg[0][17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(26),
      I1 => \In3Reg[7]_i_16\(26),
      I2 => \^p\(27),
      I3 => \In3Reg[7]_i_16\(27),
      O => \Delay4_reg[0][17]_i_26_n_0\
    );
\Delay4_reg[0][17]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(24),
      I1 => \In3Reg[7]_i_16\(24),
      I2 => \^p\(25),
      I3 => \In3Reg[7]_i_16\(25),
      O => \Delay4_reg[0][17]_i_27_n_0\
    );
\Delay4_reg[0][17]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(22),
      I1 => \In3Reg[7]_i_16\(22),
      I2 => \In3Reg[7]_i_16\(23),
      I3 => \^p\(23),
      O => \Delay4_reg[0][17]_i_29_n_0\
    );
\Delay4_reg[0][17]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(20),
      I1 => \In3Reg[7]_i_16\(20),
      I2 => \In3Reg[7]_i_16\(21),
      I3 => \^p\(21),
      O => \Delay4_reg[0][17]_i_30_n_0\
    );
\Delay4_reg[0][17]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(18),
      I1 => \In3Reg[7]_i_16\(18),
      I2 => \In3Reg[7]_i_16\(19),
      I3 => \^p\(19),
      O => \Delay4_reg[0][17]_i_31_n_0\
    );
\Delay4_reg[0][17]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(16),
      I1 => \In3Reg[7]_i_16\(16),
      I2 => \In3Reg[7]_i_16\(17),
      I3 => \^p\(17),
      O => \Delay4_reg[0][17]_i_32_n_0\
    );
\Delay4_reg[0][17]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(22),
      I1 => \In3Reg[7]_i_16\(22),
      I2 => \^p\(23),
      I3 => \In3Reg[7]_i_16\(23),
      O => \Delay4_reg[0][17]_i_33_n_0\
    );
\Delay4_reg[0][17]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(20),
      I1 => \In3Reg[7]_i_16\(20),
      I2 => \^p\(21),
      I3 => \In3Reg[7]_i_16\(21),
      O => \Delay4_reg[0][17]_i_34_n_0\
    );
\Delay4_reg[0][17]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(18),
      I1 => \In3Reg[7]_i_16\(18),
      I2 => \^p\(19),
      I3 => \In3Reg[7]_i_16\(19),
      O => \Delay4_reg[0][17]_i_35_n_0\
    );
\Delay4_reg[0][17]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(16),
      I1 => \In3Reg[7]_i_16\(16),
      I2 => \^p\(17),
      I3 => \In3Reg[7]_i_16\(17),
      O => \Delay4_reg[0][17]_i_36_n_0\
    );
\Delay4_reg[0][17]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(14),
      I1 => \In3Reg[7]_i_16\(14),
      I2 => \In3Reg[7]_i_16\(15),
      I3 => \^p\(15),
      O => \Delay4_reg[0][17]_i_38_n_0\
    );
\Delay4_reg[0][17]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(12),
      I1 => \In3Reg[7]_i_16\(12),
      I2 => \In3Reg[7]_i_16\(13),
      I3 => \^p\(13),
      O => \Delay4_reg[0][17]_i_39_n_0\
    );
\Delay4_reg[0][17]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(10),
      I1 => \In3Reg[7]_i_16\(10),
      I2 => \In3Reg[7]_i_16\(11),
      I3 => \^p\(11),
      O => \Delay4_reg[0][17]_i_40_n_0\
    );
\Delay4_reg[0][17]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(8),
      I1 => \In3Reg[7]_i_16\(8),
      I2 => \In3Reg[7]_i_16\(9),
      I3 => \^p\(9),
      O => \Delay4_reg[0][17]_i_41_n_0\
    );
\Delay4_reg[0][17]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(14),
      I1 => \In3Reg[7]_i_16\(14),
      I2 => \^p\(15),
      I3 => \In3Reg[7]_i_16\(15),
      O => \Delay4_reg[0][17]_i_42_n_0\
    );
\Delay4_reg[0][17]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(12),
      I1 => \In3Reg[7]_i_16\(12),
      I2 => \^p\(13),
      I3 => \In3Reg[7]_i_16\(13),
      O => \Delay4_reg[0][17]_i_43_n_0\
    );
\Delay4_reg[0][17]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(10),
      I1 => \In3Reg[7]_i_16\(10),
      I2 => \^p\(11),
      I3 => \In3Reg[7]_i_16\(11),
      O => \Delay4_reg[0][17]_i_44_n_0\
    );
\Delay4_reg[0][17]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(8),
      I1 => \In3Reg[7]_i_16\(8),
      I2 => \^p\(9),
      I3 => \In3Reg[7]_i_16\(9),
      O => \Delay4_reg[0][17]_i_45_n_0\
    );
\Delay4_reg[0][17]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(6),
      I1 => \In3Reg[7]_i_16\(6),
      I2 => \In3Reg[7]_i_16\(7),
      I3 => \^p\(7),
      O => \Delay4_reg[0][17]_i_46_n_0\
    );
\Delay4_reg[0][17]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(4),
      I1 => \In3Reg[7]_i_16\(4),
      I2 => \In3Reg[7]_i_16\(5),
      I3 => \^p\(5),
      O => \Delay4_reg[0][17]_i_47_n_0\
    );
\Delay4_reg[0][17]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(2),
      I1 => \In3Reg[7]_i_16\(2),
      I2 => \In3Reg[7]_i_16\(3),
      I3 => \^p\(3),
      O => \Delay4_reg[0][17]_i_48_n_0\
    );
\Delay4_reg[0][17]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p\(0),
      I1 => \In3Reg[7]_i_16\(0),
      I2 => \In3Reg[7]_i_16\(1),
      I3 => \^p\(1),
      O => \Delay4_reg[0][17]_i_49_n_0\
    );
\Delay4_reg[0][17]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(6),
      I1 => \In3Reg[7]_i_16\(6),
      I2 => \^p\(7),
      I3 => \In3Reg[7]_i_16\(7),
      O => \Delay4_reg[0][17]_i_50_n_0\
    );
\Delay4_reg[0][17]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(4),
      I1 => \In3Reg[7]_i_16\(4),
      I2 => \^p\(5),
      I3 => \In3Reg[7]_i_16\(5),
      O => \Delay4_reg[0][17]_i_51_n_0\
    );
\Delay4_reg[0][17]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(2),
      I1 => \In3Reg[7]_i_16\(2),
      I2 => \^p\(3),
      I3 => \In3Reg[7]_i_16\(3),
      O => \Delay4_reg[0][17]_i_52_n_0\
    );
\Delay4_reg[0][17]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p\(0),
      I1 => \In3Reg[7]_i_16\(0),
      I2 => \^p\(1),
      I3 => \In3Reg[7]_i_16\(1),
      O => \Delay4_reg[0][17]_i_53_n_0\
    );
\Delay4_reg_reg[0][17]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[0][17]_i_19_n_0\,
      CO(3) => \Delay4_reg_reg[0][17]_i_12_n_0\,
      CO(2) => \Delay4_reg_reg[0][17]_i_12_n_1\,
      CO(1) => \Delay4_reg_reg[0][17]_i_12_n_2\,
      CO(0) => \Delay4_reg_reg[0][17]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Delay4_reg[0][17]_i_20_n_0\,
      DI(2) => \Delay4_reg[0][17]_i_21_n_0\,
      DI(1) => \Delay4_reg[0][17]_i_22_n_0\,
      DI(0) => \Delay4_reg[0][17]_i_23_n_0\,
      O(3 downto 0) => \NLW_Delay4_reg_reg[0][17]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \Delay4_reg[0][17]_i_24_n_0\,
      S(2) => \Delay4_reg[0][17]_i_25_n_0\,
      S(1) => \Delay4_reg[0][17]_i_26_n_0\,
      S(0) => \Delay4_reg[0][17]_i_27_n_0\
    );
\Delay4_reg_reg[0][17]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[0][17]_i_28_n_0\,
      CO(3) => \Delay4_reg_reg[0][17]_i_19_n_0\,
      CO(2) => \Delay4_reg_reg[0][17]_i_19_n_1\,
      CO(1) => \Delay4_reg_reg[0][17]_i_19_n_2\,
      CO(0) => \Delay4_reg_reg[0][17]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \Delay4_reg[0][17]_i_29_n_0\,
      DI(2) => \Delay4_reg[0][17]_i_30_n_0\,
      DI(1) => \Delay4_reg[0][17]_i_31_n_0\,
      DI(0) => \Delay4_reg[0][17]_i_32_n_0\,
      O(3 downto 0) => \NLW_Delay4_reg_reg[0][17]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \Delay4_reg[0][17]_i_33_n_0\,
      S(2) => \Delay4_reg[0][17]_i_34_n_0\,
      S(1) => \Delay4_reg[0][17]_i_35_n_0\,
      S(0) => \Delay4_reg[0][17]_i_36_n_0\
    );
\Delay4_reg_reg[0][17]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[0][17]_i_37_n_0\,
      CO(3) => \Delay4_reg_reg[0][17]_i_28_n_0\,
      CO(2) => \Delay4_reg_reg[0][17]_i_28_n_1\,
      CO(1) => \Delay4_reg_reg[0][17]_i_28_n_2\,
      CO(0) => \Delay4_reg_reg[0][17]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \Delay4_reg[0][17]_i_38_n_0\,
      DI(2) => \Delay4_reg[0][17]_i_39_n_0\,
      DI(1) => \Delay4_reg[0][17]_i_40_n_0\,
      DI(0) => \Delay4_reg[0][17]_i_41_n_0\,
      O(3 downto 0) => \NLW_Delay4_reg_reg[0][17]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \Delay4_reg[0][17]_i_42_n_0\,
      S(2) => \Delay4_reg[0][17]_i_43_n_0\,
      S(1) => \Delay4_reg[0][17]_i_44_n_0\,
      S(0) => \Delay4_reg[0][17]_i_45_n_0\
    );
\Delay4_reg_reg[0][17]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Delay4_reg_reg[0][17]_i_37_n_0\,
      CO(2) => \Delay4_reg_reg[0][17]_i_37_n_1\,
      CO(1) => \Delay4_reg_reg[0][17]_i_37_n_2\,
      CO(0) => \Delay4_reg_reg[0][17]_i_37_n_3\,
      CYINIT => '1',
      DI(3) => \Delay4_reg[0][17]_i_46_n_0\,
      DI(2) => \Delay4_reg[0][17]_i_47_n_0\,
      DI(1) => \Delay4_reg[0][17]_i_48_n_0\,
      DI(0) => \Delay4_reg[0][17]_i_49_n_0\,
      O(3 downto 0) => \NLW_Delay4_reg_reg[0][17]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \Delay4_reg[0][17]_i_50_n_0\,
      S(2) => \Delay4_reg[0][17]_i_51_n_0\,
      S(1) => \Delay4_reg[0][17]_i_52_n_0\,
      S(0) => \Delay4_reg[0][17]_i_53_n_0\
    );
\Delay4_reg_reg[0][17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Delay4_reg_reg[0][17]_i_12_n_0\,
      CO(3) => \NLW_Delay4_reg_reg[0][17]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \^add4_out1_0\(0),
      CO(1) => \Delay4_reg_reg[0][17]_i_6_n_2\,
      CO(0) => \Delay4_reg_reg[0][17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Delay4_reg[0][17]_i_13_n_0\,
      DI(1) => \Delay4_reg[0][17]_i_14_n_0\,
      DI(0) => \Delay4_reg[0][17]_i_15_n_0\,
      O(3 downto 0) => \NLW_Delay4_reg_reg[0][17]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Delay4_reg[0][17]_i_16_n_0\,
      S(1) => \Delay4_reg[0][17]_i_17_n_0\,
      S(0) => \Delay4_reg[0][17]_i_18_n_0\
    );
\In3Reg[7]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(12),
      I2 => \In3Reg[7]_i_16\(12),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(6),
      I5 => \In3Reg[7]_i_16_1\(6),
      O => \In3Reg[7]_i_100_n_0\
    );
\In3Reg[7]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(10),
      I2 => \In3Reg[7]_i_16\(10),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(5),
      I5 => \In3Reg[7]_i_16_1\(5),
      O => \In3Reg[7]_i_102_n_0\
    );
\In3Reg[7]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(8),
      I2 => \In3Reg[7]_i_16\(8),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(4),
      I5 => \In3Reg[7]_i_16_1\(4),
      O => \In3Reg[7]_i_104_n_0\
    );
\In3Reg[7]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(6),
      I2 => \In3Reg[7]_i_16\(6),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(3),
      I5 => \In3Reg[7]_i_16_1\(3),
      O => \In3Reg[7]_i_114_n_0\
    );
\In3Reg[7]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(4),
      I2 => \In3Reg[7]_i_16\(4),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(2),
      I5 => \In3Reg[7]_i_16_1\(2),
      O => \In3Reg[7]_i_116_n_0\
    );
\In3Reg[7]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(2),
      I2 => \In3Reg[7]_i_16\(2),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(1),
      I5 => \In3Reg[7]_i_16_1\(1),
      O => \In3Reg[7]_i_118_n_0\
    );
\In3Reg[7]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(0),
      I2 => \In3Reg[7]_i_16\(0),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(0),
      I5 => \In3Reg[7]_i_16_1\(0),
      O => \In3Reg[7]_i_120_n_0\
    );
\In3Reg[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_28_n_0\,
      I1 => \In3Reg_reg[7]_i_6_0\(0),
      I2 => \In3Reg[7]_i_16_1\(19),
      I3 => \In3Reg[7]_i_16_0\(19),
      I4 => CO(0),
      O => \In3Reg[7]_i_13_n_0\
    );
\In3Reg[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_30_n_0\,
      I1 => Switch1_out1(17),
      I2 => \In3Reg[7]_i_16\(35),
      I3 => \^p\(35),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_14_n_0\
    );
\In3Reg[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_32_n_0\,
      I1 => Switch1_out1(16),
      I2 => \In3Reg[7]_i_16\(33),
      I3 => \^p\(33),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_15_n_0\
    );
\In3Reg[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_49_n_0\,
      I1 => Switch1_out1(15),
      I2 => \In3Reg[7]_i_16\(31),
      I3 => \^p\(31),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_20_n_0\
    );
\In3Reg[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_51_n_0\,
      I1 => Switch1_out1(14),
      I2 => \In3Reg[7]_i_16\(29),
      I3 => \^p\(29),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_21_n_0\
    );
\In3Reg[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_53_n_0\,
      I1 => Switch1_out1(13),
      I2 => \In3Reg[7]_i_16\(27),
      I3 => \^p\(27),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_22_n_0\
    );
\In3Reg[7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_55_n_0\,
      I1 => Switch1_out1(12),
      I2 => \In3Reg[7]_i_16\(25),
      I3 => \^p\(25),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_23_n_0\
    );
\In3Reg[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(36),
      I2 => \In3Reg[7]_i_16\(36),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(18),
      I5 => \In3Reg[7]_i_16_1\(18),
      O => \In3Reg[7]_i_28_n_0\
    );
\In3Reg[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(34),
      I2 => \In3Reg[7]_i_16\(34),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(17),
      I5 => \In3Reg[7]_i_16_1\(17),
      O => \In3Reg[7]_i_30_n_0\
    );
\In3Reg[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(32),
      I2 => \In3Reg[7]_i_16\(32),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(16),
      I5 => \In3Reg[7]_i_16_1\(16),
      O => \In3Reg[7]_i_32_n_0\
    );
\In3Reg[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1BE41B1B"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(37),
      I2 => \In3Reg[7]_i_16\(37),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(19),
      I5 => \In3Reg[7]_i_16_1\(19),
      O => Add4_out1_1
    );
\In3Reg[7]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_74_n_0\,
      I1 => Switch1_out1(11),
      I2 => \In3Reg[7]_i_16\(23),
      I3 => \^p\(23),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_41_n_0\
    );
\In3Reg[7]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_76_n_0\,
      I1 => Switch1_out1(10),
      I2 => \In3Reg[7]_i_16\(21),
      I3 => \^p\(21),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_42_n_0\
    );
\In3Reg[7]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_78_n_0\,
      I1 => Switch1_out1(9),
      I2 => \In3Reg[7]_i_16\(19),
      I3 => \^p\(19),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_43_n_0\
    );
\In3Reg[7]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_80_n_0\,
      I1 => Switch1_out1(8),
      I2 => \In3Reg[7]_i_16\(17),
      I3 => \^p\(17),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_44_n_0\
    );
\In3Reg[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(30),
      I2 => \In3Reg[7]_i_16\(30),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(15),
      I5 => \In3Reg[7]_i_16_1\(15),
      O => \In3Reg[7]_i_49_n_0\
    );
\In3Reg[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(28),
      I2 => \In3Reg[7]_i_16\(28),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(14),
      I5 => \In3Reg[7]_i_16_1\(14),
      O => \In3Reg[7]_i_51_n_0\
    );
\In3Reg[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(26),
      I2 => \In3Reg[7]_i_16\(26),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(13),
      I5 => \In3Reg[7]_i_16_1\(13),
      O => \In3Reg[7]_i_53_n_0\
    );
\In3Reg[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(24),
      I2 => \In3Reg[7]_i_16\(24),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(12),
      I5 => \In3Reg[7]_i_16_1\(12),
      O => \In3Reg[7]_i_55_n_0\
    );
\In3Reg[7]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_98_n_0\,
      I1 => Switch1_out1(7),
      I2 => \In3Reg[7]_i_16\(15),
      I3 => \^p\(15),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_66_n_0\
    );
\In3Reg[7]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_100_n_0\,
      I1 => Switch1_out1(6),
      I2 => \In3Reg[7]_i_16\(13),
      I3 => \^p\(13),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_67_n_0\
    );
\In3Reg[7]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_102_n_0\,
      I1 => Switch1_out1(5),
      I2 => \In3Reg[7]_i_16\(11),
      I3 => \^p\(11),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_68_n_0\
    );
\In3Reg[7]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_104_n_0\,
      I1 => Switch1_out1(4),
      I2 => \In3Reg[7]_i_16\(9),
      I3 => \^p\(9),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_69_n_0\
    );
\In3Reg[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(22),
      I2 => \In3Reg[7]_i_16\(22),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(11),
      I5 => \In3Reg[7]_i_16_1\(11),
      O => \In3Reg[7]_i_74_n_0\
    );
\In3Reg[7]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(20),
      I2 => \In3Reg[7]_i_16\(20),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(10),
      I5 => \In3Reg[7]_i_16_1\(10),
      O => \In3Reg[7]_i_76_n_0\
    );
\In3Reg[7]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(18),
      I2 => \In3Reg[7]_i_16\(18),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(9),
      I5 => \In3Reg[7]_i_16_1\(9),
      O => \In3Reg[7]_i_78_n_0\
    );
\In3Reg[7]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(16),
      I2 => \In3Reg[7]_i_16\(16),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(8),
      I5 => \In3Reg[7]_i_16_1\(8),
      O => \In3Reg[7]_i_80_n_0\
    );
\In3Reg[7]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_114_n_0\,
      I1 => Switch1_out1(3),
      I2 => \In3Reg[7]_i_16\(7),
      I3 => \^p\(7),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_90_n_0\
    );
\In3Reg[7]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_116_n_0\,
      I1 => Switch1_out1(2),
      I2 => \In3Reg[7]_i_16\(5),
      I3 => \^p\(5),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_91_n_0\
    );
\In3Reg[7]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_118_n_0\,
      I1 => Switch1_out1(1),
      I2 => \In3Reg[7]_i_16\(3),
      I3 => \^p\(3),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_92_n_0\
    );
\In3Reg[7]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
        port map (
      I0 => \In3Reg[7]_i_120_n_0\,
      I1 => Switch1_out1(0),
      I2 => \In3Reg[7]_i_16\(1),
      I3 => \^p\(1),
      I4 => \^add4_out1_0\(0),
      O => \In3Reg[7]_i_93_n_0\
    );
\In3Reg[7]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E4E400E4E4"
    )
        port map (
      I0 => \^add4_out1_0\(0),
      I1 => \^p\(14),
      I2 => \In3Reg[7]_i_16\(14),
      I3 => CO(0),
      I4 => \In3Reg[7]_i_16_0\(7),
      I5 => \In3Reg[7]_i_16_1\(7),
      O => \In3Reg[7]_i_98_n_0\
    );
\In3Reg_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \In3Reg_reg[7]_i_19_n_0\,
      CO(3) => \In3Reg_reg[7]_i_12_n_0\,
      CO(2) => \In3Reg_reg[7]_i_12_n_1\,
      CO(1) => \In3Reg_reg[7]_i_12_n_2\,
      CO(0) => \In3Reg_reg[7]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \In3Reg[7]_i_20_n_0\,
      DI(2) => \In3Reg[7]_i_21_n_0\,
      DI(1) => \In3Reg[7]_i_22_n_0\,
      DI(0) => \In3Reg[7]_i_23_n_0\,
      O(3 downto 0) => \NLW_In3Reg_reg[7]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \In3Reg_reg[7]_i_6_1\(3 downto 0)
    );
\In3Reg_reg[7]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \In3Reg_reg[7]_i_40_n_0\,
      CO(3) => \In3Reg_reg[7]_i_19_n_0\,
      CO(2) => \In3Reg_reg[7]_i_19_n_1\,
      CO(1) => \In3Reg_reg[7]_i_19_n_2\,
      CO(0) => \In3Reg_reg[7]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \In3Reg[7]_i_41_n_0\,
      DI(2) => \In3Reg[7]_i_42_n_0\,
      DI(1) => \In3Reg[7]_i_43_n_0\,
      DI(0) => \In3Reg[7]_i_44_n_0\,
      O(3 downto 0) => \NLW_In3Reg_reg[7]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \In3Reg_reg[7]_i_12_0\(3 downto 0)
    );
\In3Reg_reg[7]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \In3Reg_reg[7]_i_65_n_0\,
      CO(3) => \In3Reg_reg[7]_i_40_n_0\,
      CO(2) => \In3Reg_reg[7]_i_40_n_1\,
      CO(1) => \In3Reg_reg[7]_i_40_n_2\,
      CO(0) => \In3Reg_reg[7]_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \In3Reg[7]_i_66_n_0\,
      DI(2) => \In3Reg[7]_i_67_n_0\,
      DI(1) => \In3Reg[7]_i_68_n_0\,
      DI(0) => \In3Reg[7]_i_69_n_0\,
      O(3 downto 0) => \NLW_In3Reg_reg[7]_i_40_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \In3Reg_reg[7]_i_19_0\(3 downto 0)
    );
\In3Reg_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \In3Reg_reg[7]_i_12_n_0\,
      CO(3) => \NLW_In3Reg_reg[7]_i_6_CO_UNCONNECTED\(3),
      CO(2) => Add4_out1_2(0),
      CO(1) => \In3Reg_reg[7]_i_6_n_2\,
      CO(0) => \In3Reg_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \In3Reg[7]_i_13_n_0\,
      DI(1) => \In3Reg[7]_i_14_n_0\,
      DI(0) => \In3Reg[7]_i_15_n_0\,
      O(3 downto 0) => \NLW_In3Reg_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \In3Reg_reg[7]\(2 downto 0)
    );
\In3Reg_reg[7]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \In3Reg_reg[7]_i_65_n_0\,
      CO(2) => \In3Reg_reg[7]_i_65_n_1\,
      CO(1) => \In3Reg_reg[7]_i_65_n_2\,
      CO(0) => \In3Reg_reg[7]_i_65_n_3\,
      CYINIT => '1',
      DI(3) => \In3Reg[7]_i_90_n_0\,
      DI(2) => \In3Reg[7]_i_91_n_0\,
      DI(1) => \In3Reg[7]_i_92_n_0\,
      DI(0) => \In3Reg[7]_i_93_n_0\,
      O(3 downto 0) => \NLW_In3Reg_reg[7]_i_65_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
Product_out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Product_out1_0(17),
      A(28) => Product_out1_0(17),
      A(27) => Product_out1_0(17),
      A(26) => Product_out1_0(17),
      A(25) => Product_out1_0(17),
      A(24) => Product_out1_0(17),
      A(23) => Product_out1_0(17),
      A(22) => Product_out1_0(17),
      A(21) => Product_out1_0(17),
      A(20) => Product_out1_0(17),
      A(19) => Product_out1_0(17),
      A(18) => Product_out1_0(17),
      A(17 downto 0) => Product_out1_0(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Product_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => Product_out1_0(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Product_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Product_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Product_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Product_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Product_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_Product_out1_P_UNCONNECTED(47 downto 36),
      P(35) => Product_out1_n_70,
      P(34) => Product_out1_n_71,
      P(33) => Product_out1_n_72,
      P(32) => Product_out1_n_73,
      P(31) => Product_out1_n_74,
      P(30) => Product_out1_n_75,
      P(29) => Product_out1_n_76,
      P(28) => Product_out1_n_77,
      P(27) => Product_out1_n_78,
      P(26) => Product_out1_n_79,
      P(25) => Product_out1_n_80,
      P(24) => Product_out1_n_81,
      P(23) => Product_out1_n_82,
      P(22) => Product_out1_n_83,
      P(21) => Product_out1_n_84,
      P(20) => Product_out1_n_85,
      P(19) => Product_out1_n_86,
      P(18) => Product_out1_n_87,
      P(17) => Product_out1_n_88,
      P(16) => Product_out1_n_89,
      P(15) => Product_out1_n_90,
      P(14) => Product_out1_n_91,
      P(13) => Product_out1_n_92,
      P(12) => Product_out1_n_93,
      P(11) => Product_out1_n_94,
      P(10) => Product_out1_n_95,
      P(9) => Product_out1_n_96,
      P(8) => Product_out1_n_97,
      P(7) => Product_out1_n_98,
      P(6) => Product_out1_n_99,
      P(5) => Product_out1_n_100,
      P(4) => Product_out1_n_101,
      P(3) => Product_out1_n_102,
      P(2) => Product_out1_n_103,
      P(1) => Product_out1_n_104,
      P(0) => Product_out1_n_105,
      PATTERNBDETECT => NLW_Product_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Product_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => Product_out1_n_106,
      PCOUT(46) => Product_out1_n_107,
      PCOUT(45) => Product_out1_n_108,
      PCOUT(44) => Product_out1_n_109,
      PCOUT(43) => Product_out1_n_110,
      PCOUT(42) => Product_out1_n_111,
      PCOUT(41) => Product_out1_n_112,
      PCOUT(40) => Product_out1_n_113,
      PCOUT(39) => Product_out1_n_114,
      PCOUT(38) => Product_out1_n_115,
      PCOUT(37) => Product_out1_n_116,
      PCOUT(36) => Product_out1_n_117,
      PCOUT(35) => Product_out1_n_118,
      PCOUT(34) => Product_out1_n_119,
      PCOUT(33) => Product_out1_n_120,
      PCOUT(32) => Product_out1_n_121,
      PCOUT(31) => Product_out1_n_122,
      PCOUT(30) => Product_out1_n_123,
      PCOUT(29) => Product_out1_n_124,
      PCOUT(28) => Product_out1_n_125,
      PCOUT(27) => Product_out1_n_126,
      PCOUT(26) => Product_out1_n_127,
      PCOUT(25) => Product_out1_n_128,
      PCOUT(24) => Product_out1_n_129,
      PCOUT(23) => Product_out1_n_130,
      PCOUT(22) => Product_out1_n_131,
      PCOUT(21) => Product_out1_n_132,
      PCOUT(20) => Product_out1_n_133,
      PCOUT(19) => Product_out1_n_134,
      PCOUT(18) => Product_out1_n_135,
      PCOUT(17) => Product_out1_n_136,
      PCOUT(16) => Product_out1_n_137,
      PCOUT(15) => Product_out1_n_138,
      PCOUT(14) => Product_out1_n_139,
      PCOUT(13) => Product_out1_n_140,
      PCOUT(12) => Product_out1_n_141,
      PCOUT(11) => Product_out1_n_142,
      PCOUT(10) => Product_out1_n_143,
      PCOUT(9) => Product_out1_n_144,
      PCOUT(8) => Product_out1_n_145,
      PCOUT(7) => Product_out1_n_146,
      PCOUT(6) => Product_out1_n_147,
      PCOUT(5) => Product_out1_n_148,
      PCOUT(4) => Product_out1_n_149,
      PCOUT(3) => Product_out1_n_150,
      PCOUT(2) => Product_out1_n_151,
      PCOUT(1) => Product_out1_n_152,
      PCOUT(0) => Product_out1_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Product_out1_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_YCbCr2RGBCore is
  port (
    user_ctrl_hEnd : out STD_LOGIC;
    user_ctrl_vStart : out STD_LOGIC;
    ctrlOut_valid : out STD_LOGIC;
    user_pixel : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    hEnd_reg_reg_c_0 : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    Color_Space_Converter_out2_valid : in STD_LOGIC;
    \intdelay_reg_reg[6]_0\ : in STD_LOGIC;
    top_user_ctrl_hEnd_1 : in STD_LOGIC;
    \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_0\ : in STD_LOGIC;
    \vStart_reg_reg[7]_0\ : in STD_LOGIC;
    \multiOutDelay13_reg_reg[1][0]_0\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][0]_0\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][0]_0\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][0]_0\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \multiInDelay11_reg_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \multiInDelay22_reg_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_YCbCr2RGBCore;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_YCbCr2RGBCore is
  signal \B_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \B_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \B_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \B_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \B_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \B_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \B_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \G_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \G_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \G_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \G_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \G_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \G_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \G_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \G_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \R_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \R_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \R_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \R_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \R_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \R_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \R_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \R_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \S1_down_delay1[10]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay1[10]_i_3_n_0\ : STD_LOGIC;
  signal \S1_down_delay1[14]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay1[22]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay1[22]_i_3_n_0\ : STD_LOGIC;
  signal \S1_down_delay1[25]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay1[6]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay1[6]_i_3_n_0\ : STD_LOGIC;
  signal \S1_down_delay1_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \S1_down_delay1_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay1_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay1_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay1_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \S1_down_delay1_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \S1_down_delay1_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \S1_down_delay1_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \S1_down_delay1_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \S1_down_delay1_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay1_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay1_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \S1_down_delay1_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \S1_down_delay1_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \S1_down_delay1_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \S1_down_delay1_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \S1_down_delay1_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay1_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay1_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay1_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \S1_down_delay1_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \S1_down_delay1_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \S1_down_delay1_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \S1_down_delay1_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \S1_down_delay1_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay1_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay1_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay1_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \S1_down_delay1_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \S1_down_delay1_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \S1_down_delay1_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \S1_down_delay1_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay1_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay1_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \S1_down_delay1_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \S1_down_delay1_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \S1_down_delay1_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \S1_down_delay1_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay1_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay1_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay1_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \S1_down_delay1_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \S1_down_delay1_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \S1_down_delay1_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[0]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[10]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[11]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[12]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[13]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[14]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[15]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[16]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[17]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[18]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[19]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[1]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[20]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[21]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[22]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[23]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[24]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[25]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[2]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[3]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[4]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[5]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[6]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[7]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[8]\ : STD_LOGIC;
  signal \S1_down_delay1_reg_n_0_[9]\ : STD_LOGIC;
  signal \S1_down_delay2[10]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay2[10]_i_3_n_0\ : STD_LOGIC;
  signal \S1_down_delay2[14]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay2[14]_i_3_n_0\ : STD_LOGIC;
  signal \S1_down_delay2[18]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay2[18]_i_3_n_0\ : STD_LOGIC;
  signal \S1_down_delay2[22]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay2[6]_i_2_n_0\ : STD_LOGIC;
  signal \S1_down_delay2[6]_i_3_n_0\ : STD_LOGIC;
  signal \S1_down_delay2_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \S1_down_delay2_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay2_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay2_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay2_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \S1_down_delay2_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \S1_down_delay2_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \S1_down_delay2_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \S1_down_delay2_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \S1_down_delay2_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay2_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay2_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay2_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \S1_down_delay2_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \S1_down_delay2_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \S1_down_delay2_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \S1_down_delay2_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \S1_down_delay2_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay2_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay2_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay2_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \S1_down_delay2_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \S1_down_delay2_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \S1_down_delay2_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \S1_down_delay2_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \S1_down_delay2_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay2_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay2_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay2_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \S1_down_delay2_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \S1_down_delay2_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \S1_down_delay2_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \S1_down_delay2_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay2_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay2_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \S1_down_delay2_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \S1_down_delay2_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \S1_down_delay2_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \S1_down_delay2_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \S1_down_delay2_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \S1_down_delay2_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \S1_down_delay2_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \S1_down_delay2_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \S1_down_delay2_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \S1_down_delay2_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[0]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[10]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[11]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[12]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[13]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[14]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[15]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[16]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[17]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[18]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[19]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[1]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[20]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[21]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[22]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[23]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[24]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[25]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[2]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[3]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[4]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[5]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[6]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[7]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[8]\ : STD_LOGIC;
  signal \S1_down_delay2_reg_n_0_[9]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[11]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[14]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[15]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[17]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[19]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[20]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[21]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[23]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[24]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[25]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[4]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[5]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[7]\ : STD_LOGIC;
  signal \S1_down_delay3_reg_n_0_[9]\ : STD_LOGIC;
  signal \S1_up2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__0_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__0_n_1\ : STD_LOGIC;
  signal \S1_up2_carry__0_n_2\ : STD_LOGIC;
  signal \S1_up2_carry__0_n_3\ : STD_LOGIC;
  signal \S1_up2_carry__0_n_4\ : STD_LOGIC;
  signal \S1_up2_carry__0_n_5\ : STD_LOGIC;
  signal \S1_up2_carry__0_n_6\ : STD_LOGIC;
  signal \S1_up2_carry__0_n_7\ : STD_LOGIC;
  signal \S1_up2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__1_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__1_n_1\ : STD_LOGIC;
  signal \S1_up2_carry__1_n_2\ : STD_LOGIC;
  signal \S1_up2_carry__1_n_3\ : STD_LOGIC;
  signal \S1_up2_carry__1_n_4\ : STD_LOGIC;
  signal \S1_up2_carry__1_n_5\ : STD_LOGIC;
  signal \S1_up2_carry__1_n_6\ : STD_LOGIC;
  signal \S1_up2_carry__1_n_7\ : STD_LOGIC;
  signal \S1_up2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__2_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__2_n_1\ : STD_LOGIC;
  signal \S1_up2_carry__2_n_2\ : STD_LOGIC;
  signal \S1_up2_carry__2_n_3\ : STD_LOGIC;
  signal \S1_up2_carry__2_n_4\ : STD_LOGIC;
  signal \S1_up2_carry__2_n_5\ : STD_LOGIC;
  signal \S1_up2_carry__2_n_6\ : STD_LOGIC;
  signal \S1_up2_carry__2_n_7\ : STD_LOGIC;
  signal \S1_up2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__3_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__3_n_1\ : STD_LOGIC;
  signal \S1_up2_carry__3_n_2\ : STD_LOGIC;
  signal \S1_up2_carry__3_n_3\ : STD_LOGIC;
  signal \S1_up2_carry__3_n_4\ : STD_LOGIC;
  signal \S1_up2_carry__3_n_5\ : STD_LOGIC;
  signal \S1_up2_carry__3_n_6\ : STD_LOGIC;
  signal \S1_up2_carry__3_n_7\ : STD_LOGIC;
  signal \S1_up2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__4_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__4_n_1\ : STD_LOGIC;
  signal \S1_up2_carry__4_n_2\ : STD_LOGIC;
  signal \S1_up2_carry__4_n_3\ : STD_LOGIC;
  signal \S1_up2_carry__4_n_4\ : STD_LOGIC;
  signal \S1_up2_carry__4_n_5\ : STD_LOGIC;
  signal \S1_up2_carry__4_n_6\ : STD_LOGIC;
  signal \S1_up2_carry__4_n_7\ : STD_LOGIC;
  signal \S1_up2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \S1_up2_carry__5_n_3\ : STD_LOGIC;
  signal \S1_up2_carry__5_n_6\ : STD_LOGIC;
  signal \S1_up2_carry__5_n_7\ : STD_LOGIC;
  signal S1_up2_carry_i_1_n_0 : STD_LOGIC;
  signal S1_up2_carry_i_2_n_0 : STD_LOGIC;
  signal S1_up2_carry_i_3_n_0 : STD_LOGIC;
  signal S1_up2_carry_i_4_n_0 : STD_LOGIC;
  signal S1_up2_carry_n_0 : STD_LOGIC;
  signal S1_up2_carry_n_1 : STD_LOGIC;
  signal S1_up2_carry_n_2 : STD_LOGIC;
  signal S1_up2_carry_n_3 : STD_LOGIC;
  signal S1_up2_carry_n_4 : STD_LOGIC;
  signal S1_up2_carry_n_5 : STD_LOGIC;
  signal S1_up2_carry_n_6 : STD_LOGIC;
  signal S1_up2_carry_n_7 : STD_LOGIC;
  signal \S1_up3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__0_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__0_n_1\ : STD_LOGIC;
  signal \S1_up3_carry__0_n_2\ : STD_LOGIC;
  signal \S1_up3_carry__0_n_3\ : STD_LOGIC;
  signal \S1_up3_carry__0_n_4\ : STD_LOGIC;
  signal \S1_up3_carry__0_n_5\ : STD_LOGIC;
  signal \S1_up3_carry__0_n_6\ : STD_LOGIC;
  signal \S1_up3_carry__0_n_7\ : STD_LOGIC;
  signal \S1_up3_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__1_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__1_n_1\ : STD_LOGIC;
  signal \S1_up3_carry__1_n_2\ : STD_LOGIC;
  signal \S1_up3_carry__1_n_3\ : STD_LOGIC;
  signal \S1_up3_carry__1_n_4\ : STD_LOGIC;
  signal \S1_up3_carry__1_n_5\ : STD_LOGIC;
  signal \S1_up3_carry__1_n_6\ : STD_LOGIC;
  signal \S1_up3_carry__1_n_7\ : STD_LOGIC;
  signal \S1_up3_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__2_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__2_n_1\ : STD_LOGIC;
  signal \S1_up3_carry__2_n_2\ : STD_LOGIC;
  signal \S1_up3_carry__2_n_3\ : STD_LOGIC;
  signal \S1_up3_carry__2_n_4\ : STD_LOGIC;
  signal \S1_up3_carry__2_n_5\ : STD_LOGIC;
  signal \S1_up3_carry__2_n_6\ : STD_LOGIC;
  signal \S1_up3_carry__2_n_7\ : STD_LOGIC;
  signal \S1_up3_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__3_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__3_n_1\ : STD_LOGIC;
  signal \S1_up3_carry__3_n_2\ : STD_LOGIC;
  signal \S1_up3_carry__3_n_3\ : STD_LOGIC;
  signal \S1_up3_carry__3_n_4\ : STD_LOGIC;
  signal \S1_up3_carry__3_n_5\ : STD_LOGIC;
  signal \S1_up3_carry__3_n_6\ : STD_LOGIC;
  signal \S1_up3_carry__3_n_7\ : STD_LOGIC;
  signal \S1_up3_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__4_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__4_n_1\ : STD_LOGIC;
  signal \S1_up3_carry__4_n_2\ : STD_LOGIC;
  signal \S1_up3_carry__4_n_3\ : STD_LOGIC;
  signal \S1_up3_carry__4_n_4\ : STD_LOGIC;
  signal \S1_up3_carry__4_n_5\ : STD_LOGIC;
  signal \S1_up3_carry__4_n_6\ : STD_LOGIC;
  signal \S1_up3_carry__4_n_7\ : STD_LOGIC;
  signal \S1_up3_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \S1_up3_carry__5_n_3\ : STD_LOGIC;
  signal \S1_up3_carry__5_n_6\ : STD_LOGIC;
  signal \S1_up3_carry__5_n_7\ : STD_LOGIC;
  signal S1_up3_carry_i_1_n_0 : STD_LOGIC;
  signal S1_up3_carry_i_2_n_0 : STD_LOGIC;
  signal S1_up3_carry_i_3_n_0 : STD_LOGIC;
  signal S1_up3_carry_i_4_n_0 : STD_LOGIC;
  signal S1_up3_carry_n_0 : STD_LOGIC;
  signal S1_up3_carry_n_1 : STD_LOGIC;
  signal S1_up3_carry_n_2 : STD_LOGIC;
  signal S1_up3_carry_n_3 : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[0]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[10]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[11]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[12]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[13]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[14]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[15]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[16]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[17]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[18]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[19]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[1]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[20]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[21]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[22]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[23]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[25]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[2]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[3]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[4]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[5]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[6]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[7]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[8]\ : STD_LOGIC;
  signal \S1_up_delay1_reg_n_0_[9]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[0]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[10]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[11]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[12]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[13]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[14]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[15]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[16]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[17]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[18]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[19]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[1]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[20]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[21]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[22]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[23]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[24]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[25]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[2]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[3]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[4]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[5]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[6]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[7]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[8]\ : STD_LOGIC;
  signal \S1_up_delay2_reg_n_0_[9]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[10]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[11]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[12]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[13]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[14]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[15]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[16]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[17]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[18]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[19]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[20]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[21]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[22]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[23]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[24]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[25]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[4]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[5]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[6]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[7]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[8]\ : STD_LOGIC;
  signal \S1_up_delay3_reg_n_0_[9]\ : STD_LOGIC;
  signal \S2_delay1[15]_i_10_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_11_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_13_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_14_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_15_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_16_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_17_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_18_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_19_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_20_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_6_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_8_n_0\ : STD_LOGIC;
  signal \S2_delay1[15]_i_9_n_0\ : STD_LOGIC;
  signal \S2_delay1[19]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay1[19]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay1[19]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay1[19]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay1[23]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay1[23]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay1[23]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay1[23]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay1[26]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay1[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \S2_delay1[26]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay1_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \S2_delay1_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \S2_delay1_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \S2_delay1_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \S2_delay1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay1_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay1_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \S2_delay1_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \S2_delay1_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \S2_delay1_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \S2_delay1_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay1_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay1_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \S2_delay1_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \S2_delay1_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \S2_delay1_reg_n_0_[13]\ : STD_LOGIC;
  signal \S2_delay1_reg_n_0_[26]\ : STD_LOGIC;
  signal S2_delay2 : STD_LOGIC_VECTOR ( 25 downto 14 );
  signal \S2_delay2[15]_i_10_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_11_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_13_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_14_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_15_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_16_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_17_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_18_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_19_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_20_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_6_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_8_n_0\ : STD_LOGIC;
  signal \S2_delay2[15]_i_9_n_0\ : STD_LOGIC;
  signal \S2_delay2[19]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay2[19]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay2[19]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay2[19]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay2[23]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay2[23]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay2[23]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay2[23]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay2[26]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay2[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \S2_delay2[26]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay2_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \S2_delay2_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \S2_delay2_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \S2_delay2_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \S2_delay2_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay2_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay2_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \S2_delay2_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \S2_delay2_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \S2_delay2_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \S2_delay2_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay2_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay2_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \S2_delay2_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \S2_delay2_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \S2_delay2_reg_n_0_[13]\ : STD_LOGIC;
  signal \S2_delay2_reg_n_0_[26]\ : STD_LOGIC;
  signal S2_delay3 : STD_LOGIC_VECTOR ( 25 downto 14 );
  signal \S2_delay3[15]_i_10_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_6_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_7_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_8_n_0\ : STD_LOGIC;
  signal \S2_delay3[15]_i_9_n_0\ : STD_LOGIC;
  signal \S2_delay3[19]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay3[19]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay3[23]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay3[23]_i_3_n_0\ : STD_LOGIC;
  signal \S2_delay3[23]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay3[26]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay3[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \S2_delay3[26]_i_4_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay3_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \S2_delay3_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \S2_delay3_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \S2_delay3_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \S2_delay3_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \S2_delay3_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \S2_delay3_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \S2_delay3_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \S2_delay3_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \S2_delay3_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \S2_delay3_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \S2_delay3_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \S2_delay3_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \S2_delay3_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \S2_delay3_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \S2_delay3_reg_n_0_[13]\ : STD_LOGIC;
  signal \S2_delay3_reg_n_0_[26]\ : STD_LOGIC;
  signal \cast_delay1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay1[0]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay1[1]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay1[1]_i_3_n_0\ : STD_LOGIC;
  signal \cast_delay1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay1[2]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay1[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cast_delay1[3]_i_3_n_0\ : STD_LOGIC;
  signal \cast_delay1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay1[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cast_delay1[4]_i_3_n_0\ : STD_LOGIC;
  signal \cast_delay1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay1[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \cast_delay1[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \cast_delay1_reg_n_0_[0]\ : STD_LOGIC;
  signal \cast_delay1_reg_n_0_[1]\ : STD_LOGIC;
  signal \cast_delay1_reg_n_0_[2]\ : STD_LOGIC;
  signal \cast_delay1_reg_n_0_[3]\ : STD_LOGIC;
  signal \cast_delay1_reg_n_0_[4]\ : STD_LOGIC;
  signal \cast_delay1_reg_n_0_[5]\ : STD_LOGIC;
  signal \cast_delay1_reg_n_0_[6]\ : STD_LOGIC;
  signal \cast_delay1_reg_n_0_[7]\ : STD_LOGIC;
  signal \cast_delay2[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay2[0]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay2[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay2[1]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay2[1]_i_3_n_0\ : STD_LOGIC;
  signal \cast_delay2[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay2[2]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay2[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay2[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cast_delay2[3]_i_3_n_0\ : STD_LOGIC;
  signal \cast_delay2[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay2[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cast_delay2[4]_i_3_n_0\ : STD_LOGIC;
  signal \cast_delay2[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay2[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay2[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay2[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \cast_delay2[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \cast_delay2_reg_n_0_[0]\ : STD_LOGIC;
  signal \cast_delay2_reg_n_0_[1]\ : STD_LOGIC;
  signal \cast_delay2_reg_n_0_[2]\ : STD_LOGIC;
  signal \cast_delay2_reg_n_0_[3]\ : STD_LOGIC;
  signal \cast_delay2_reg_n_0_[4]\ : STD_LOGIC;
  signal \cast_delay2_reg_n_0_[5]\ : STD_LOGIC;
  signal \cast_delay2_reg_n_0_[6]\ : STD_LOGIC;
  signal \cast_delay2_reg_n_0_[7]\ : STD_LOGIC;
  signal \cast_delay3[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay3[0]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay3[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay3[1]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay3[1]_i_3_n_0\ : STD_LOGIC;
  signal \cast_delay3[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay3[2]_i_2_n_0\ : STD_LOGIC;
  signal \cast_delay3[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay3[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cast_delay3[3]_i_3_n_0\ : STD_LOGIC;
  signal \cast_delay3[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay3[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cast_delay3[4]_i_3_n_0\ : STD_LOGIC;
  signal \cast_delay3[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay3[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay3[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \cast_delay3[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \cast_delay3[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \cast_delay3_reg_n_0_[0]\ : STD_LOGIC;
  signal \cast_delay3_reg_n_0_[1]\ : STD_LOGIC;
  signal \cast_delay3_reg_n_0_[2]\ : STD_LOGIC;
  signal \cast_delay3_reg_n_0_[3]\ : STD_LOGIC;
  signal \cast_delay3_reg_n_0_[4]\ : STD_LOGIC;
  signal \cast_delay3_reg_n_0_[5]\ : STD_LOGIC;
  signal \cast_delay3_reg_n_0_[6]\ : STD_LOGIC;
  signal \cast_delay3_reg_n_0_[7]\ : STD_LOGIC;
  signal gain_mul_temp_1_n_100 : STD_LOGIC;
  signal gain_mul_temp_1_n_101 : STD_LOGIC;
  signal gain_mul_temp_1_n_102 : STD_LOGIC;
  signal gain_mul_temp_1_n_103 : STD_LOGIC;
  signal gain_mul_temp_1_n_104 : STD_LOGIC;
  signal gain_mul_temp_1_n_105 : STD_LOGIC;
  signal gain_mul_temp_1_n_81 : STD_LOGIC;
  signal gain_mul_temp_1_n_82 : STD_LOGIC;
  signal gain_mul_temp_1_n_83 : STD_LOGIC;
  signal gain_mul_temp_1_n_84 : STD_LOGIC;
  signal gain_mul_temp_1_n_85 : STD_LOGIC;
  signal gain_mul_temp_1_n_86 : STD_LOGIC;
  signal gain_mul_temp_1_n_87 : STD_LOGIC;
  signal gain_mul_temp_1_n_88 : STD_LOGIC;
  signal gain_mul_temp_1_n_89 : STD_LOGIC;
  signal gain_mul_temp_1_n_90 : STD_LOGIC;
  signal gain_mul_temp_1_n_91 : STD_LOGIC;
  signal gain_mul_temp_1_n_92 : STD_LOGIC;
  signal gain_mul_temp_1_n_93 : STD_LOGIC;
  signal gain_mul_temp_1_n_94 : STD_LOGIC;
  signal gain_mul_temp_1_n_95 : STD_LOGIC;
  signal gain_mul_temp_1_n_96 : STD_LOGIC;
  signal gain_mul_temp_1_n_97 : STD_LOGIC;
  signal gain_mul_temp_1_n_98 : STD_LOGIC;
  signal gain_mul_temp_1_n_99 : STD_LOGIC;
  signal gain_mul_temp_2_n_100 : STD_LOGIC;
  signal gain_mul_temp_2_n_101 : STD_LOGIC;
  signal gain_mul_temp_2_n_102 : STD_LOGIC;
  signal gain_mul_temp_2_n_103 : STD_LOGIC;
  signal gain_mul_temp_2_n_104 : STD_LOGIC;
  signal gain_mul_temp_2_n_105 : STD_LOGIC;
  signal gain_mul_temp_2_n_83 : STD_LOGIC;
  signal gain_mul_temp_2_n_84 : STD_LOGIC;
  signal gain_mul_temp_2_n_85 : STD_LOGIC;
  signal gain_mul_temp_2_n_86 : STD_LOGIC;
  signal gain_mul_temp_2_n_87 : STD_LOGIC;
  signal gain_mul_temp_2_n_88 : STD_LOGIC;
  signal gain_mul_temp_2_n_89 : STD_LOGIC;
  signal gain_mul_temp_2_n_90 : STD_LOGIC;
  signal gain_mul_temp_2_n_91 : STD_LOGIC;
  signal gain_mul_temp_2_n_92 : STD_LOGIC;
  signal gain_mul_temp_2_n_93 : STD_LOGIC;
  signal gain_mul_temp_2_n_94 : STD_LOGIC;
  signal gain_mul_temp_2_n_95 : STD_LOGIC;
  signal gain_mul_temp_2_n_96 : STD_LOGIC;
  signal gain_mul_temp_2_n_97 : STD_LOGIC;
  signal gain_mul_temp_2_n_98 : STD_LOGIC;
  signal gain_mul_temp_2_n_99 : STD_LOGIC;
  signal gain_mul_temp_3_n_100 : STD_LOGIC;
  signal gain_mul_temp_3_n_101 : STD_LOGIC;
  signal gain_mul_temp_3_n_102 : STD_LOGIC;
  signal gain_mul_temp_3_n_103 : STD_LOGIC;
  signal gain_mul_temp_3_n_104 : STD_LOGIC;
  signal gain_mul_temp_3_n_105 : STD_LOGIC;
  signal gain_mul_temp_3_n_82 : STD_LOGIC;
  signal gain_mul_temp_3_n_83 : STD_LOGIC;
  signal gain_mul_temp_3_n_84 : STD_LOGIC;
  signal gain_mul_temp_3_n_85 : STD_LOGIC;
  signal gain_mul_temp_3_n_86 : STD_LOGIC;
  signal gain_mul_temp_3_n_87 : STD_LOGIC;
  signal gain_mul_temp_3_n_88 : STD_LOGIC;
  signal gain_mul_temp_3_n_89 : STD_LOGIC;
  signal gain_mul_temp_3_n_90 : STD_LOGIC;
  signal gain_mul_temp_3_n_91 : STD_LOGIC;
  signal gain_mul_temp_3_n_92 : STD_LOGIC;
  signal gain_mul_temp_3_n_93 : STD_LOGIC;
  signal gain_mul_temp_3_n_94 : STD_LOGIC;
  signal gain_mul_temp_3_n_95 : STD_LOGIC;
  signal gain_mul_temp_3_n_96 : STD_LOGIC;
  signal gain_mul_temp_3_n_97 : STD_LOGIC;
  signal gain_mul_temp_3_n_98 : STD_LOGIC;
  signal gain_mul_temp_3_n_99 : STD_LOGIC;
  signal gain_mul_temp_4_n_100 : STD_LOGIC;
  signal gain_mul_temp_4_n_101 : STD_LOGIC;
  signal gain_mul_temp_4_n_102 : STD_LOGIC;
  signal gain_mul_temp_4_n_103 : STD_LOGIC;
  signal gain_mul_temp_4_n_104 : STD_LOGIC;
  signal gain_mul_temp_4_n_105 : STD_LOGIC;
  signal gain_mul_temp_4_n_80 : STD_LOGIC;
  signal gain_mul_temp_4_n_81 : STD_LOGIC;
  signal gain_mul_temp_4_n_82 : STD_LOGIC;
  signal gain_mul_temp_4_n_83 : STD_LOGIC;
  signal gain_mul_temp_4_n_84 : STD_LOGIC;
  signal gain_mul_temp_4_n_85 : STD_LOGIC;
  signal gain_mul_temp_4_n_86 : STD_LOGIC;
  signal gain_mul_temp_4_n_87 : STD_LOGIC;
  signal gain_mul_temp_4_n_88 : STD_LOGIC;
  signal gain_mul_temp_4_n_89 : STD_LOGIC;
  signal gain_mul_temp_4_n_90 : STD_LOGIC;
  signal gain_mul_temp_4_n_91 : STD_LOGIC;
  signal gain_mul_temp_4_n_92 : STD_LOGIC;
  signal gain_mul_temp_4_n_93 : STD_LOGIC;
  signal gain_mul_temp_4_n_94 : STD_LOGIC;
  signal gain_mul_temp_4_n_95 : STD_LOGIC;
  signal gain_mul_temp_4_n_96 : STD_LOGIC;
  signal gain_mul_temp_4_n_97 : STD_LOGIC;
  signal gain_mul_temp_4_n_98 : STD_LOGIC;
  signal gain_mul_temp_4_n_99 : STD_LOGIC;
  signal gain_mul_temp_n_100 : STD_LOGIC;
  signal gain_mul_temp_n_101 : STD_LOGIC;
  signal gain_mul_temp_n_102 : STD_LOGIC;
  signal gain_mul_temp_n_103 : STD_LOGIC;
  signal gain_mul_temp_n_104 : STD_LOGIC;
  signal gain_mul_temp_n_105 : STD_LOGIC;
  signal gain_mul_temp_n_81 : STD_LOGIC;
  signal gain_mul_temp_n_82 : STD_LOGIC;
  signal gain_mul_temp_n_83 : STD_LOGIC;
  signal gain_mul_temp_n_84 : STD_LOGIC;
  signal gain_mul_temp_n_85 : STD_LOGIC;
  signal gain_mul_temp_n_86 : STD_LOGIC;
  signal gain_mul_temp_n_87 : STD_LOGIC;
  signal gain_mul_temp_n_88 : STD_LOGIC;
  signal gain_mul_temp_n_89 : STD_LOGIC;
  signal gain_mul_temp_n_90 : STD_LOGIC;
  signal gain_mul_temp_n_91 : STD_LOGIC;
  signal gain_mul_temp_n_92 : STD_LOGIC;
  signal gain_mul_temp_n_93 : STD_LOGIC;
  signal gain_mul_temp_n_94 : STD_LOGIC;
  signal gain_mul_temp_n_95 : STD_LOGIC;
  signal gain_mul_temp_n_96 : STD_LOGIC;
  signal gain_mul_temp_n_97 : STD_LOGIC;
  signal gain_mul_temp_n_98 : STD_LOGIC;
  signal gain_mul_temp_n_99 : STD_LOGIC;
  signal \hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11_n_0\ : STD_LOGIC;
  signal \hEnd_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_12_n_0\ : STD_LOGIC;
  signal hEnd_reg_reg_c_10_n_0 : STD_LOGIC;
  signal hEnd_reg_reg_c_11_n_0 : STD_LOGIC;
  signal hEnd_reg_reg_c_12_n_0 : STD_LOGIC;
  signal hEnd_reg_reg_c_7_n_0 : STD_LOGIC;
  signal hEnd_reg_reg_c_8_n_0 : STD_LOGIC;
  signal hEnd_reg_reg_c_9_n_0 : STD_LOGIC;
  signal hEnd_reg_reg_c_n_0 : STD_LOGIC;
  signal hEnd_reg_reg_gate_n_0 : STD_LOGIC;
  signal \intdelay_reg_reg[4]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0\ : STD_LOGIC;
  signal intdelay_reg_reg_gate_n_0 : STD_LOGIC;
  signal \intdelay_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \multiInDelay11_reg_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \multiInDelay13_reg_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \multiInDelay22_reg_reg[0]_57\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \multiInDelay22_reg_reg[1]_58\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \multiOutDelay11_reg[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][17]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][18]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][20]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][21]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][22]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg[1][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][17]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][18]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][20]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][21]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][22]_i_1_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][24]_inv_i_1_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg[1][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg[1][24]_inv_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][17]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][18]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][20]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][21]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg[1][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][17]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][18]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][20]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][21]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][22]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg[1][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][17]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][18]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][19]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][20]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][21]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][22]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][23]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg[1][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg_n_0_[1][9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \vStart_reg_reg[5]_srl8_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0\ : STD_LOGIC;
  signal \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_n_0\ : STD_LOGIC;
  signal vStart_reg_reg_gate_n_0 : STD_LOGIC;
  signal \NLW_S1_down_delay1_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S1_down_delay1_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S1_down_delay2_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S1_down_delay2_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S1_up2_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_S1_up2_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_S1_up3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S1_up3_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_S1_up3_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S2_delay1_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_S2_delay1_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay1_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay1_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay1_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S2_delay1_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S2_delay2_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_S2_delay2_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay2_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay2_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay2_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S2_delay2_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_S2_delay3_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_S2_delay3_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay3_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_S2_delay3_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_S2_delay3_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_gain_mul_temp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_gain_mul_temp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_mul_temp_1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_gain_mul_temp_1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_mul_temp_2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_gain_mul_temp_2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_mul_temp_3_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_3_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_3_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_3_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_3_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_3_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_3_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_3_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_3_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_3_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_gain_mul_temp_3_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gain_mul_temp_4_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_4_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_4_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_4_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_4_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_4_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_gain_mul_temp_4_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_gain_mul_temp_4_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_gain_mul_temp_4_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gain_mul_temp_4_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_gain_mul_temp_4_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_1[0]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \B_1[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \B_1[2]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \B_1[3]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \B_1[4]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \B_1[5]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \B_1[6]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \B_1[7]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \G_1[0]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \G_1[1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \G_1[2]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \G_1[3]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \G_1[4]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \G_1[5]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \G_1[6]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \G_1[7]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \R_1[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \R_1[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \R_1[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \R_1[3]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \R_1[4]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \R_1[5]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \R_1[6]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \R_1[7]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \cast_delay1[0]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \cast_delay1[2]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \cast_delay1[3]_i_2__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \cast_delay1[3]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \cast_delay1[4]_i_2__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \cast_delay1[4]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \cast_delay2[0]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \cast_delay2[2]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \cast_delay2[3]_i_2__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \cast_delay2[3]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \cast_delay2[4]_i_2__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \cast_delay2[4]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \cast_delay3[0]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \cast_delay3[2]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \cast_delay3[3]_i_2__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \cast_delay3[3]_i_3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \cast_delay3[4]_i_2__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \cast_delay3[4]_i_3\ : label is "soft_lutpair255";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp_1 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp_2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp_3 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of gain_mul_temp_4 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11\ : label is "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/hEnd_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11\ : label is "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11 ";
  attribute srl_bus_name of \intdelay_reg_reg[4]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4\ : label is "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/intdelay_reg_reg ";
  attribute srl_name of \intdelay_reg_reg[4]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4\ : label is "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/intdelay_reg_reg[4]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4 ";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][0]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][10]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][11]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][12]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][13]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][14]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][15]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][16]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][17]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][18]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][19]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][1]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][20]_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][21]_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][22]_i_1__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][23]_i_1__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][2]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][3]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][4]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][5]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][6]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][7]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][8]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \multiOutDelay11_reg[1][9]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][0]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][10]_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][11]_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][12]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][13]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][14]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][15]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][16]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][17]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][18]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][19]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][1]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][20]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][21]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][22]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][23]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][2]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][3]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][4]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][5]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][6]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][7]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][8]_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \multiOutDelay13_reg[1][9]_i_1__0\ : label is "soft_lutpair276";
  attribute inverted : string;
  attribute inverted of \multiOutDelay13_reg_reg[1][24]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][0]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][10]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][11]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][12]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][13]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][14]_i_1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][15]_i_1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][16]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][17]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][18]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][19]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][1]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][20]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][21]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][2]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][3]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][4]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][5]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][6]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][7]_i_1__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][8]_i_1__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \multiOutDelay22_reg[1][9]_i_1__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][0]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][10]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][11]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][12]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][13]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][14]_i_1__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][15]_i_1__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][16]_i_1__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][17]_i_1__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][18]_i_1__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][19]_i_1__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][1]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][20]_i_1__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][21]_i_1__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][22]_i_1__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][24]_i_1__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][2]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][3]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][4]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][5]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][6]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][7]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][8]_i_1__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \multiOutDelay23_reg[1][9]_i_1__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][0]_i_1__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][10]_i_1__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][11]_i_1__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][12]_i_1__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][13]_i_1__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][14]_i_1__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][15]_i_1__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][16]_i_1__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][17]_i_1__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][18]_i_1__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][19]_i_1__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][1]_i_1__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][20]_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][21]_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][22]_i_1__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][23]_i_1__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][2]_i_1__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][3]_i_1__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][4]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][5]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][6]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][7]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][8]_i_1__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \multiOutDelay32_reg[1][9]_i_1__0\ : label is "soft_lutpair300";
  attribute srl_bus_name of \vStart_reg_reg[5]_srl8_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5\ : label is "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/vStart_reg_reg ";
  attribute srl_name of \vStart_reg_reg[5]_srl8_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5\ : label is "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/vStart_reg_reg[5]_srl8_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5 ";
begin
\B_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay3_reg_n_0_[0]\,
      O => \B_1[0]_i_1_n_0\
    );
\B_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay3_reg_n_0_[1]\,
      O => \B_1[1]_i_1_n_0\
    );
\B_1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay3_reg_n_0_[2]\,
      O => \B_1[2]_i_1_n_0\
    );
\B_1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay3_reg_n_0_[3]\,
      O => \B_1[3]_i_1_n_0\
    );
\B_1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay3_reg_n_0_[4]\,
      O => \B_1[4]_i_1_n_0\
    );
\B_1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay3_reg_n_0_[5]\,
      O => \B_1[5]_i_1_n_0\
    );
\B_1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay3_reg_n_0_[6]\,
      O => \B_1[6]_i_1_n_0\
    );
\B_1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay3_reg_n_0_[7]\,
      O => \B_1[7]_i_1_n_0\
    );
\B_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \B_1[0]_i_1_n_0\,
      Q => user_pixel(0)
    );
\B_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \B_1[1]_i_1_n_0\,
      Q => user_pixel(1)
    );
\B_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \B_1[2]_i_1_n_0\,
      Q => user_pixel(2)
    );
\B_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \B_1[3]_i_1_n_0\,
      Q => user_pixel(3)
    );
\B_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \B_1[4]_i_1_n_0\,
      Q => user_pixel(4)
    );
\B_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \B_1[5]_i_1_n_0\,
      Q => user_pixel(5)
    );
\B_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \B_1[6]_i_1_n_0\,
      Q => user_pixel(6)
    );
\B_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \B_1[7]_i_1_n_0\,
      Q => user_pixel(7)
    );
\G_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay2_reg_n_0_[0]\,
      O => \G_1[0]_i_1_n_0\
    );
\G_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay2_reg_n_0_[1]\,
      O => \G_1[1]_i_1_n_0\
    );
\G_1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay2_reg_n_0_[2]\,
      O => \G_1[2]_i_1_n_0\
    );
\G_1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay2_reg_n_0_[3]\,
      O => \G_1[3]_i_1_n_0\
    );
\G_1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay2_reg_n_0_[4]\,
      O => \G_1[4]_i_1_n_0\
    );
\G_1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay2_reg_n_0_[5]\,
      O => \G_1[5]_i_1_n_0\
    );
\G_1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay2_reg_n_0_[6]\,
      O => \G_1[6]_i_1_n_0\
    );
\G_1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay2_reg_n_0_[7]\,
      O => \G_1[7]_i_1_n_0\
    );
\G_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \G_1[0]_i_1_n_0\,
      Q => user_pixel(8)
    );
\G_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \G_1[1]_i_1_n_0\,
      Q => user_pixel(9)
    );
\G_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \G_1[2]_i_1_n_0\,
      Q => user_pixel(10)
    );
\G_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \G_1[3]_i_1_n_0\,
      Q => user_pixel(11)
    );
\G_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \G_1[4]_i_1_n_0\,
      Q => user_pixel(12)
    );
\G_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \G_1[5]_i_1_n_0\,
      Q => user_pixel(13)
    );
\G_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \G_1[6]_i_1_n_0\,
      Q => user_pixel(14)
    );
\G_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \G_1[7]_i_1_n_0\,
      Q => user_pixel(15)
    );
\R_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay1_reg_n_0_[0]\,
      O => \R_1[0]_i_1_n_0\
    );
\R_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay1_reg_n_0_[1]\,
      O => \R_1[1]_i_1_n_0\
    );
\R_1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay1_reg_n_0_[2]\,
      O => \R_1[2]_i_1_n_0\
    );
\R_1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay1_reg_n_0_[3]\,
      O => \R_1[3]_i_1_n_0\
    );
\R_1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay1_reg_n_0_[4]\,
      O => \R_1[4]_i_1_n_0\
    );
\R_1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay1_reg_n_0_[5]\,
      O => \R_1[5]_i_1_n_0\
    );
\R_1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay1_reg_n_0_[6]\,
      O => \R_1[6]_i_1_n_0\
    );
\R_1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg_n_0_[6]\,
      I1 => \cast_delay1_reg_n_0_[7]\,
      O => \R_1[7]_i_1_n_0\
    );
\R_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \R_1[0]_i_1_n_0\,
      Q => user_pixel(16)
    );
\R_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \R_1[1]_i_1_n_0\,
      Q => user_pixel(17)
    );
\R_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \R_1[2]_i_1_n_0\,
      Q => user_pixel(18)
    );
\R_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \R_1[3]_i_1_n_0\,
      Q => user_pixel(19)
    );
\R_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \R_1[4]_i_1_n_0\,
      Q => user_pixel(20)
    );
\R_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \R_1[5]_i_1_n_0\,
      Q => user_pixel(21)
    );
\R_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \R_1[6]_i_1_n_0\,
      Q => user_pixel(22)
    );
\R_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \R_1[7]_i_1_n_0\,
      Q => user_pixel(23)
    );
\S1_down_delay1[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay13_reg_reg_n_0_[1][10]\,
      O => \S1_down_delay1[10]_i_2_n_0\
    );
\S1_down_delay1[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay13_reg_reg_n_0_[1][8]\,
      O => \S1_down_delay1[10]_i_3_n_0\
    );
\S1_down_delay1[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay13_reg_reg_n_0_[1][14]\,
      O => \S1_down_delay1[14]_i_2_n_0\
    );
\S1_down_delay1[22]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay13_reg_reg_n_0_[1][22]\,
      O => \S1_down_delay1[22]_i_2_n_0\
    );
\S1_down_delay1[22]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay13_reg_reg_n_0_[1][19]\,
      O => \S1_down_delay1[22]_i_3_n_0\
    );
\S1_down_delay1[25]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay13_reg_reg_n_0_[1][23]\,
      O => \S1_down_delay1[25]_i_2_n_0\
    );
\S1_down_delay1[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay13_reg_reg_n_0_[1][5]\,
      O => \S1_down_delay1[6]_i_2_n_0\
    );
\S1_down_delay1[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay13_reg_reg_n_0_[1][4]\,
      O => \S1_down_delay1[6]_i_3_n_0\
    );
\S1_down_delay1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg_n_0_[1][0]\,
      Q => \S1_down_delay1_reg_n_0_[0]\
    );
\S1_down_delay1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[10]_i_1_n_4\,
      Q => \S1_down_delay1_reg_n_0_[10]\
    );
\S1_down_delay1_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_down_delay1_reg[6]_i_1_n_0\,
      CO(3) => \S1_down_delay1_reg[10]_i_1_n_0\,
      CO(2) => \S1_down_delay1_reg[10]_i_1_n_1\,
      CO(1) => \S1_down_delay1_reg[10]_i_1_n_2\,
      CO(0) => \S1_down_delay1_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay13_reg_reg_n_0_[1][10]\,
      DI(2) => '0',
      DI(1) => \multiOutDelay13_reg_reg_n_0_[1][8]\,
      DI(0) => '0',
      O(3) => \S1_down_delay1_reg[10]_i_1_n_4\,
      O(2) => \S1_down_delay1_reg[10]_i_1_n_5\,
      O(1) => \S1_down_delay1_reg[10]_i_1_n_6\,
      O(0) => \S1_down_delay1_reg[10]_i_1_n_7\,
      S(3) => \S1_down_delay1[10]_i_2_n_0\,
      S(2) => \multiOutDelay13_reg_reg_n_0_[1][9]\,
      S(1) => \S1_down_delay1[10]_i_3_n_0\,
      S(0) => \multiOutDelay13_reg_reg_n_0_[1][7]\
    );
\S1_down_delay1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[14]_i_1_n_7\,
      Q => \S1_down_delay1_reg_n_0_[11]\
    );
\S1_down_delay1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[14]_i_1_n_6\,
      Q => \S1_down_delay1_reg_n_0_[12]\
    );
\S1_down_delay1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[14]_i_1_n_5\,
      Q => \S1_down_delay1_reg_n_0_[13]\
    );
\S1_down_delay1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[14]_i_1_n_4\,
      Q => \S1_down_delay1_reg_n_0_[14]\
    );
\S1_down_delay1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_down_delay1_reg[10]_i_1_n_0\,
      CO(3) => \S1_down_delay1_reg[14]_i_1_n_0\,
      CO(2) => \S1_down_delay1_reg[14]_i_1_n_1\,
      CO(1) => \S1_down_delay1_reg[14]_i_1_n_2\,
      CO(0) => \S1_down_delay1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay13_reg_reg_n_0_[1][14]\,
      DI(2 downto 0) => B"000",
      O(3) => \S1_down_delay1_reg[14]_i_1_n_4\,
      O(2) => \S1_down_delay1_reg[14]_i_1_n_5\,
      O(1) => \S1_down_delay1_reg[14]_i_1_n_6\,
      O(0) => \S1_down_delay1_reg[14]_i_1_n_7\,
      S(3) => \S1_down_delay1[14]_i_2_n_0\,
      S(2) => \multiOutDelay13_reg_reg_n_0_[1][13]\,
      S(1) => \multiOutDelay13_reg_reg_n_0_[1][12]\,
      S(0) => \multiOutDelay13_reg_reg_n_0_[1][11]\
    );
\S1_down_delay1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[18]_i_1_n_7\,
      Q => \S1_down_delay1_reg_n_0_[15]\
    );
\S1_down_delay1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[18]_i_1_n_6\,
      Q => \S1_down_delay1_reg_n_0_[16]\
    );
\S1_down_delay1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[18]_i_1_n_5\,
      Q => \S1_down_delay1_reg_n_0_[17]\
    );
\S1_down_delay1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[18]_i_1_n_4\,
      Q => \S1_down_delay1_reg_n_0_[18]\
    );
\S1_down_delay1_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_down_delay1_reg[14]_i_1_n_0\,
      CO(3) => \S1_down_delay1_reg[18]_i_1_n_0\,
      CO(2) => \S1_down_delay1_reg[18]_i_1_n_1\,
      CO(1) => \S1_down_delay1_reg[18]_i_1_n_2\,
      CO(0) => \S1_down_delay1_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \S1_down_delay1_reg[18]_i_1_n_4\,
      O(2) => \S1_down_delay1_reg[18]_i_1_n_5\,
      O(1) => \S1_down_delay1_reg[18]_i_1_n_6\,
      O(0) => \S1_down_delay1_reg[18]_i_1_n_7\,
      S(3) => \multiOutDelay13_reg_reg_n_0_[1][18]\,
      S(2) => \multiOutDelay13_reg_reg_n_0_[1][17]\,
      S(1) => \multiOutDelay13_reg_reg_n_0_[1][16]\,
      S(0) => \multiOutDelay13_reg_reg_n_0_[1][15]\
    );
\S1_down_delay1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[22]_i_1_n_7\,
      Q => \S1_down_delay1_reg_n_0_[19]\
    );
\S1_down_delay1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg_n_0_[1][1]\,
      Q => \S1_down_delay1_reg_n_0_[1]\
    );
\S1_down_delay1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[22]_i_1_n_6\,
      Q => \S1_down_delay1_reg_n_0_[20]\
    );
\S1_down_delay1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[22]_i_1_n_5\,
      Q => \S1_down_delay1_reg_n_0_[21]\
    );
\S1_down_delay1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[22]_i_1_n_4\,
      Q => \S1_down_delay1_reg_n_0_[22]\
    );
\S1_down_delay1_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_down_delay1_reg[18]_i_1_n_0\,
      CO(3) => \S1_down_delay1_reg[22]_i_1_n_0\,
      CO(2) => \S1_down_delay1_reg[22]_i_1_n_1\,
      CO(1) => \S1_down_delay1_reg[22]_i_1_n_2\,
      CO(0) => \S1_down_delay1_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay13_reg_reg_n_0_[1][22]\,
      DI(2 downto 1) => B"00",
      DI(0) => \multiOutDelay13_reg_reg_n_0_[1][19]\,
      O(3) => \S1_down_delay1_reg[22]_i_1_n_4\,
      O(2) => \S1_down_delay1_reg[22]_i_1_n_5\,
      O(1) => \S1_down_delay1_reg[22]_i_1_n_6\,
      O(0) => \S1_down_delay1_reg[22]_i_1_n_7\,
      S(3) => \S1_down_delay1[22]_i_2_n_0\,
      S(2) => \multiOutDelay13_reg_reg_n_0_[1][21]\,
      S(1) => \multiOutDelay13_reg_reg_n_0_[1][20]\,
      S(0) => \S1_down_delay1[22]_i_3_n_0\
    );
\S1_down_delay1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[25]_i_1_n_7\,
      Q => \S1_down_delay1_reg_n_0_[23]\
    );
\S1_down_delay1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[25]_i_1_n_6\,
      Q => \S1_down_delay1_reg_n_0_[24]\
    );
\S1_down_delay1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[25]_i_1_n_5\,
      Q => \S1_down_delay1_reg_n_0_[25]\
    );
\S1_down_delay1_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_down_delay1_reg[22]_i_1_n_0\,
      CO(3 downto 2) => \NLW_S1_down_delay1_reg[25]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \S1_down_delay1_reg[25]_i_1_n_2\,
      CO(0) => \S1_down_delay1_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \multiOutDelay13_reg_reg_n_0_[1][23]\,
      O(3) => \NLW_S1_down_delay1_reg[25]_i_1_O_UNCONNECTED\(3),
      O(2) => \S1_down_delay1_reg[25]_i_1_n_5\,
      O(1) => \S1_down_delay1_reg[25]_i_1_n_6\,
      O(0) => \S1_down_delay1_reg[25]_i_1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \multiOutDelay13_reg_reg[1][24]_inv_n_0\,
      S(0) => \S1_down_delay1[25]_i_2_n_0\
    );
\S1_down_delay1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg_reg_n_0_[1][2]\,
      Q => \S1_down_delay1_reg_n_0_[2]\
    );
\S1_down_delay1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[6]_i_1_n_7\,
      Q => \S1_down_delay1_reg_n_0_[3]\
    );
\S1_down_delay1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[6]_i_1_n_6\,
      Q => \S1_down_delay1_reg_n_0_[4]\
    );
\S1_down_delay1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[6]_i_1_n_5\,
      Q => \S1_down_delay1_reg_n_0_[5]\
    );
\S1_down_delay1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[6]_i_1_n_4\,
      Q => \S1_down_delay1_reg_n_0_[6]\
    );
\S1_down_delay1_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S1_down_delay1_reg[6]_i_1_n_0\,
      CO(2) => \S1_down_delay1_reg[6]_i_1_n_1\,
      CO(1) => \S1_down_delay1_reg[6]_i_1_n_2\,
      CO(0) => \S1_down_delay1_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \multiOutDelay13_reg_reg_n_0_[1][5]\,
      DI(1) => \multiOutDelay13_reg_reg_n_0_[1][4]\,
      DI(0) => '0',
      O(3) => \S1_down_delay1_reg[6]_i_1_n_4\,
      O(2) => \S1_down_delay1_reg[6]_i_1_n_5\,
      O(1) => \S1_down_delay1_reg[6]_i_1_n_6\,
      O(0) => \S1_down_delay1_reg[6]_i_1_n_7\,
      S(3) => \multiOutDelay13_reg_reg_n_0_[1][6]\,
      S(2) => \S1_down_delay1[6]_i_2_n_0\,
      S(1) => \S1_down_delay1[6]_i_3_n_0\,
      S(0) => \multiOutDelay13_reg_reg_n_0_[1][3]\
    );
\S1_down_delay1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[10]_i_1_n_7\,
      Q => \S1_down_delay1_reg_n_0_[7]\
    );
\S1_down_delay1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[10]_i_1_n_6\,
      Q => \S1_down_delay1_reg_n_0_[8]\
    );
\S1_down_delay1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay1_reg[10]_i_1_n_5\,
      Q => \S1_down_delay1_reg_n_0_[9]\
    );
\S1_down_delay2[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay23_reg_reg_n_0_[1][10]\,
      O => \S1_down_delay2[10]_i_2_n_0\
    );
\S1_down_delay2[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay23_reg_reg_n_0_[1][8]\,
      O => \S1_down_delay2[10]_i_3_n_0\
    );
\S1_down_delay2[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay23_reg_reg_n_0_[1][14]\,
      O => \S1_down_delay2[14]_i_2_n_0\
    );
\S1_down_delay2[14]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay23_reg_reg_n_0_[1][13]\,
      O => \S1_down_delay2[14]_i_3_n_0\
    );
\S1_down_delay2[18]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay23_reg_reg_n_0_[1][16]\,
      O => \S1_down_delay2[18]_i_2_n_0\
    );
\S1_down_delay2[18]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay23_reg_reg_n_0_[1][15]\,
      O => \S1_down_delay2[18]_i_3_n_0\
    );
\S1_down_delay2[22]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay23_reg_reg_n_0_[1][21]\,
      O => \S1_down_delay2[22]_i_2_n_0\
    );
\S1_down_delay2[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay23_reg_reg_n_0_[1][5]\,
      O => \S1_down_delay2[6]_i_2_n_0\
    );
\S1_down_delay2[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay23_reg_reg_n_0_[1][4]\,
      O => \S1_down_delay2[6]_i_3_n_0\
    );
\S1_down_delay2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg_n_0_[1][0]\,
      Q => \S1_down_delay2_reg_n_0_[0]\
    );
\S1_down_delay2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[10]_i_1_n_4\,
      Q => \S1_down_delay2_reg_n_0_[10]\
    );
\S1_down_delay2_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_down_delay2_reg[6]_i_1_n_0\,
      CO(3) => \S1_down_delay2_reg[10]_i_1_n_0\,
      CO(2) => \S1_down_delay2_reg[10]_i_1_n_1\,
      CO(1) => \S1_down_delay2_reg[10]_i_1_n_2\,
      CO(0) => \S1_down_delay2_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay23_reg_reg_n_0_[1][10]\,
      DI(2) => '0',
      DI(1) => \multiOutDelay23_reg_reg_n_0_[1][8]\,
      DI(0) => '0',
      O(3) => \S1_down_delay2_reg[10]_i_1_n_4\,
      O(2) => \S1_down_delay2_reg[10]_i_1_n_5\,
      O(1) => \S1_down_delay2_reg[10]_i_1_n_6\,
      O(0) => \S1_down_delay2_reg[10]_i_1_n_7\,
      S(3) => \S1_down_delay2[10]_i_2_n_0\,
      S(2) => \multiOutDelay23_reg_reg_n_0_[1][9]\,
      S(1) => \S1_down_delay2[10]_i_3_n_0\,
      S(0) => \multiOutDelay23_reg_reg_n_0_[1][7]\
    );
\S1_down_delay2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[14]_i_1_n_7\,
      Q => \S1_down_delay2_reg_n_0_[11]\
    );
\S1_down_delay2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[14]_i_1_n_6\,
      Q => \S1_down_delay2_reg_n_0_[12]\
    );
\S1_down_delay2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[14]_i_1_n_5\,
      Q => \S1_down_delay2_reg_n_0_[13]\
    );
\S1_down_delay2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[14]_i_1_n_4\,
      Q => \S1_down_delay2_reg_n_0_[14]\
    );
\S1_down_delay2_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_down_delay2_reg[10]_i_1_n_0\,
      CO(3) => \S1_down_delay2_reg[14]_i_1_n_0\,
      CO(2) => \S1_down_delay2_reg[14]_i_1_n_1\,
      CO(1) => \S1_down_delay2_reg[14]_i_1_n_2\,
      CO(0) => \S1_down_delay2_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay23_reg_reg_n_0_[1][14]\,
      DI(2) => \multiOutDelay23_reg_reg_n_0_[1][13]\,
      DI(1 downto 0) => B"00",
      O(3) => \S1_down_delay2_reg[14]_i_1_n_4\,
      O(2) => \S1_down_delay2_reg[14]_i_1_n_5\,
      O(1) => \S1_down_delay2_reg[14]_i_1_n_6\,
      O(0) => \S1_down_delay2_reg[14]_i_1_n_7\,
      S(3) => \S1_down_delay2[14]_i_2_n_0\,
      S(2) => \S1_down_delay2[14]_i_3_n_0\,
      S(1) => \multiOutDelay23_reg_reg_n_0_[1][12]\,
      S(0) => \multiOutDelay23_reg_reg_n_0_[1][11]\
    );
\S1_down_delay2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[18]_i_1_n_7\,
      Q => \S1_down_delay2_reg_n_0_[15]\
    );
\S1_down_delay2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[18]_i_1_n_6\,
      Q => \S1_down_delay2_reg_n_0_[16]\
    );
\S1_down_delay2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[18]_i_1_n_5\,
      Q => \S1_down_delay2_reg_n_0_[17]\
    );
\S1_down_delay2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[18]_i_1_n_4\,
      Q => \S1_down_delay2_reg_n_0_[18]\
    );
\S1_down_delay2_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_down_delay2_reg[14]_i_1_n_0\,
      CO(3) => \S1_down_delay2_reg[18]_i_1_n_0\,
      CO(2) => \S1_down_delay2_reg[18]_i_1_n_1\,
      CO(1) => \S1_down_delay2_reg[18]_i_1_n_2\,
      CO(0) => \S1_down_delay2_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \multiOutDelay23_reg_reg_n_0_[1][16]\,
      DI(0) => \multiOutDelay23_reg_reg_n_0_[1][15]\,
      O(3) => \S1_down_delay2_reg[18]_i_1_n_4\,
      O(2) => \S1_down_delay2_reg[18]_i_1_n_5\,
      O(1) => \S1_down_delay2_reg[18]_i_1_n_6\,
      O(0) => \S1_down_delay2_reg[18]_i_1_n_7\,
      S(3) => \multiOutDelay23_reg_reg_n_0_[1][18]\,
      S(2) => \multiOutDelay23_reg_reg_n_0_[1][17]\,
      S(1) => \S1_down_delay2[18]_i_2_n_0\,
      S(0) => \S1_down_delay2[18]_i_3_n_0\
    );
\S1_down_delay2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[22]_i_1_n_7\,
      Q => \S1_down_delay2_reg_n_0_[19]\
    );
\S1_down_delay2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg_n_0_[1][1]\,
      Q => \S1_down_delay2_reg_n_0_[1]\
    );
\S1_down_delay2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[22]_i_1_n_6\,
      Q => \S1_down_delay2_reg_n_0_[20]\
    );
\S1_down_delay2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[22]_i_1_n_5\,
      Q => \S1_down_delay2_reg_n_0_[21]\
    );
\S1_down_delay2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[22]_i_1_n_4\,
      Q => \S1_down_delay2_reg_n_0_[22]\
    );
\S1_down_delay2_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_down_delay2_reg[18]_i_1_n_0\,
      CO(3) => \S1_down_delay2_reg[22]_i_1_n_0\,
      CO(2) => \S1_down_delay2_reg[22]_i_1_n_1\,
      CO(1) => \S1_down_delay2_reg[22]_i_1_n_2\,
      CO(0) => \S1_down_delay2_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \multiOutDelay23_reg_reg_n_0_[1][21]\,
      DI(1 downto 0) => B"00",
      O(3) => \S1_down_delay2_reg[22]_i_1_n_4\,
      O(2) => \S1_down_delay2_reg[22]_i_1_n_5\,
      O(1) => \S1_down_delay2_reg[22]_i_1_n_6\,
      O(0) => \S1_down_delay2_reg[22]_i_1_n_7\,
      S(3) => \multiOutDelay23_reg_reg_n_0_[1][22]\,
      S(2) => \S1_down_delay2[22]_i_2_n_0\,
      S(1) => \multiOutDelay23_reg_reg_n_0_[1][20]\,
      S(0) => \multiOutDelay23_reg_reg_n_0_[1][19]\
    );
\S1_down_delay2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[25]_i_1_n_7\,
      Q => \S1_down_delay2_reg_n_0_[23]\
    );
\S1_down_delay2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[25]_i_1_n_6\,
      Q => \S1_down_delay2_reg_n_0_[24]\
    );
\S1_down_delay2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[25]_i_1_n_5\,
      Q => \S1_down_delay2_reg_n_0_[25]\
    );
\S1_down_delay2_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_down_delay2_reg[22]_i_1_n_0\,
      CO(3 downto 2) => \NLW_S1_down_delay2_reg[25]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \S1_down_delay2_reg[25]_i_1_n_2\,
      CO(0) => \S1_down_delay2_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3) => \NLW_S1_down_delay2_reg[25]_i_1_O_UNCONNECTED\(3),
      O(2) => \S1_down_delay2_reg[25]_i_1_n_5\,
      O(1) => \S1_down_delay2_reg[25]_i_1_n_6\,
      O(0) => \S1_down_delay2_reg[25]_i_1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \multiOutDelay23_reg_reg_n_0_[1][24]\,
      S(0) => \multiOutDelay23_reg_reg_n_0_[1][24]\
    );
\S1_down_delay2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg_reg_n_0_[1][2]\,
      Q => \S1_down_delay2_reg_n_0_[2]\
    );
\S1_down_delay2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[6]_i_1_n_7\,
      Q => \S1_down_delay2_reg_n_0_[3]\
    );
\S1_down_delay2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[6]_i_1_n_6\,
      Q => \S1_down_delay2_reg_n_0_[4]\
    );
\S1_down_delay2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[6]_i_1_n_5\,
      Q => \S1_down_delay2_reg_n_0_[5]\
    );
\S1_down_delay2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[6]_i_1_n_4\,
      Q => \S1_down_delay2_reg_n_0_[6]\
    );
\S1_down_delay2_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S1_down_delay2_reg[6]_i_1_n_0\,
      CO(2) => \S1_down_delay2_reg[6]_i_1_n_1\,
      CO(1) => \S1_down_delay2_reg[6]_i_1_n_2\,
      CO(0) => \S1_down_delay2_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \multiOutDelay23_reg_reg_n_0_[1][5]\,
      DI(1) => \multiOutDelay23_reg_reg_n_0_[1][4]\,
      DI(0) => '0',
      O(3) => \S1_down_delay2_reg[6]_i_1_n_4\,
      O(2) => \S1_down_delay2_reg[6]_i_1_n_5\,
      O(1) => \S1_down_delay2_reg[6]_i_1_n_6\,
      O(0) => \S1_down_delay2_reg[6]_i_1_n_7\,
      S(3) => \multiOutDelay23_reg_reg_n_0_[1][6]\,
      S(2) => \S1_down_delay2[6]_i_2_n_0\,
      S(1) => \S1_down_delay2[6]_i_3_n_0\,
      S(0) => \multiOutDelay23_reg_reg_n_0_[1][3]\
    );
\S1_down_delay2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[10]_i_1_n_7\,
      Q => \S1_down_delay2_reg_n_0_[7]\
    );
\S1_down_delay2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[10]_i_1_n_6\,
      Q => \S1_down_delay2_reg_n_0_[8]\
    );
\S1_down_delay2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_down_delay2_reg[10]_i_1_n_5\,
      Q => \S1_down_delay2_reg_n_0_[9]\
    );
\S1_down_delay3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[11]\
    );
\S1_down_delay3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[14]\
    );
\S1_down_delay3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[15]\
    );
\S1_down_delay3_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[17]\
    );
\S1_down_delay3_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[19]\
    );
\S1_down_delay3_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[20]\
    );
\S1_down_delay3_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[21]\
    );
\S1_down_delay3_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[23]\
    );
\S1_down_delay3_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[24]\
    );
\S1_down_delay3_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[25]\
    );
\S1_down_delay3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[4]\
    );
\S1_down_delay3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[5]\
    );
\S1_down_delay3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[7]\
    );
\S1_down_delay3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => \S1_down_delay3_reg_n_0_[9]\
    );
S1_up2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => S1_up2_carry_n_0,
      CO(2) => S1_up2_carry_n_1,
      CO(1) => S1_up2_carry_n_2,
      CO(0) => S1_up2_carry_n_3,
      CYINIT => '0',
      DI(3) => \multiOutDelay11_reg_reg_n_0_[1][3]\,
      DI(2) => \multiOutDelay11_reg_reg_n_0_[1][2]\,
      DI(1) => \multiOutDelay11_reg_reg_n_0_[1][1]\,
      DI(0) => \multiOutDelay11_reg_reg_n_0_[1][0]\,
      O(3) => S1_up2_carry_n_4,
      O(2) => S1_up2_carry_n_5,
      O(1) => S1_up2_carry_n_6,
      O(0) => S1_up2_carry_n_7,
      S(3) => S1_up2_carry_i_1_n_0,
      S(2) => S1_up2_carry_i_2_n_0,
      S(1) => S1_up2_carry_i_3_n_0,
      S(0) => S1_up2_carry_i_4_n_0
    );
\S1_up2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => S1_up2_carry_n_0,
      CO(3) => \S1_up2_carry__0_n_0\,
      CO(2) => \S1_up2_carry__0_n_1\,
      CO(1) => \S1_up2_carry__0_n_2\,
      CO(0) => \S1_up2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay11_reg_reg_n_0_[1][7]\,
      DI(2) => \multiOutDelay11_reg_reg_n_0_[1][6]\,
      DI(1) => \multiOutDelay11_reg_reg_n_0_[1][5]\,
      DI(0) => \multiOutDelay11_reg_reg_n_0_[1][4]\,
      O(3) => \S1_up2_carry__0_n_4\,
      O(2) => \S1_up2_carry__0_n_5\,
      O(1) => \S1_up2_carry__0_n_6\,
      O(0) => \S1_up2_carry__0_n_7\,
      S(3) => \S1_up2_carry__0_i_1_n_0\,
      S(2) => \S1_up2_carry__0_i_2_n_0\,
      S(1) => \S1_up2_carry__0_i_3_n_0\,
      S(0) => \S1_up2_carry__0_i_4_n_0\
    );
\S1_up2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][7]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][7]\,
      O => \S1_up2_carry__0_i_1_n_0\
    );
\S1_up2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][6]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][6]\,
      O => \S1_up2_carry__0_i_2_n_0\
    );
\S1_up2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][5]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][5]\,
      O => \S1_up2_carry__0_i_3_n_0\
    );
\S1_up2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][4]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][4]\,
      O => \S1_up2_carry__0_i_4_n_0\
    );
\S1_up2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up2_carry__0_n_0\,
      CO(3) => \S1_up2_carry__1_n_0\,
      CO(2) => \S1_up2_carry__1_n_1\,
      CO(1) => \S1_up2_carry__1_n_2\,
      CO(0) => \S1_up2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay11_reg_reg_n_0_[1][11]\,
      DI(2) => \multiOutDelay11_reg_reg_n_0_[1][10]\,
      DI(1) => \multiOutDelay11_reg_reg_n_0_[1][9]\,
      DI(0) => \multiOutDelay11_reg_reg_n_0_[1][8]\,
      O(3) => \S1_up2_carry__1_n_4\,
      O(2) => \S1_up2_carry__1_n_5\,
      O(1) => \S1_up2_carry__1_n_6\,
      O(0) => \S1_up2_carry__1_n_7\,
      S(3) => \S1_up2_carry__1_i_1_n_0\,
      S(2) => \S1_up2_carry__1_i_2_n_0\,
      S(1) => \S1_up2_carry__1_i_3_n_0\,
      S(0) => \S1_up2_carry__1_i_4_n_0\
    );
\S1_up2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][11]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][11]\,
      O => \S1_up2_carry__1_i_1_n_0\
    );
\S1_up2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][10]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][10]\,
      O => \S1_up2_carry__1_i_2_n_0\
    );
\S1_up2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][9]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][9]\,
      O => \S1_up2_carry__1_i_3_n_0\
    );
\S1_up2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][8]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][8]\,
      O => \S1_up2_carry__1_i_4_n_0\
    );
\S1_up2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up2_carry__1_n_0\,
      CO(3) => \S1_up2_carry__2_n_0\,
      CO(2) => \S1_up2_carry__2_n_1\,
      CO(1) => \S1_up2_carry__2_n_2\,
      CO(0) => \S1_up2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay11_reg_reg_n_0_[1][15]\,
      DI(2) => \multiOutDelay11_reg_reg_n_0_[1][14]\,
      DI(1) => \multiOutDelay11_reg_reg_n_0_[1][13]\,
      DI(0) => \multiOutDelay11_reg_reg_n_0_[1][12]\,
      O(3) => \S1_up2_carry__2_n_4\,
      O(2) => \S1_up2_carry__2_n_5\,
      O(1) => \S1_up2_carry__2_n_6\,
      O(0) => \S1_up2_carry__2_n_7\,
      S(3) => \S1_up2_carry__2_i_1_n_0\,
      S(2) => \S1_up2_carry__2_i_2_n_0\,
      S(1) => \S1_up2_carry__2_i_3_n_0\,
      S(0) => \S1_up2_carry__2_i_4_n_0\
    );
\S1_up2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][15]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][15]\,
      O => \S1_up2_carry__2_i_1_n_0\
    );
\S1_up2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][14]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][14]\,
      O => \S1_up2_carry__2_i_2_n_0\
    );
\S1_up2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][13]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][13]\,
      O => \S1_up2_carry__2_i_3_n_0\
    );
\S1_up2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][12]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][12]\,
      O => \S1_up2_carry__2_i_4_n_0\
    );
\S1_up2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up2_carry__2_n_0\,
      CO(3) => \S1_up2_carry__3_n_0\,
      CO(2) => \S1_up2_carry__3_n_1\,
      CO(1) => \S1_up2_carry__3_n_2\,
      CO(0) => \S1_up2_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay11_reg_reg_n_0_[1][19]\,
      DI(2) => \multiOutDelay11_reg_reg_n_0_[1][18]\,
      DI(1) => \multiOutDelay11_reg_reg_n_0_[1][17]\,
      DI(0) => \multiOutDelay11_reg_reg_n_0_[1][16]\,
      O(3) => \S1_up2_carry__3_n_4\,
      O(2) => \S1_up2_carry__3_n_5\,
      O(1) => \S1_up2_carry__3_n_6\,
      O(0) => \S1_up2_carry__3_n_7\,
      S(3) => \S1_up2_carry__3_i_1_n_0\,
      S(2) => \S1_up2_carry__3_i_2_n_0\,
      S(1) => \S1_up2_carry__3_i_3_n_0\,
      S(0) => \S1_up2_carry__3_i_4_n_0\
    );
\S1_up2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][19]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][19]\,
      O => \S1_up2_carry__3_i_1_n_0\
    );
\S1_up2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][18]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][18]\,
      O => \S1_up2_carry__3_i_2_n_0\
    );
\S1_up2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][17]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][17]\,
      O => \S1_up2_carry__3_i_3_n_0\
    );
\S1_up2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][16]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][16]\,
      O => \S1_up2_carry__3_i_4_n_0\
    );
\S1_up2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up2_carry__3_n_0\,
      CO(3) => \S1_up2_carry__4_n_0\,
      CO(2) => \S1_up2_carry__4_n_1\,
      CO(1) => \S1_up2_carry__4_n_2\,
      CO(0) => \S1_up2_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay11_reg_reg_n_0_[1][23]\,
      DI(2) => \multiOutDelay11_reg_reg_n_0_[1][22]\,
      DI(1) => \multiOutDelay11_reg_reg_n_0_[1][21]\,
      DI(0) => \multiOutDelay11_reg_reg_n_0_[1][20]\,
      O(3) => \S1_up2_carry__4_n_4\,
      O(2) => \S1_up2_carry__4_n_5\,
      O(1) => \S1_up2_carry__4_n_6\,
      O(0) => \S1_up2_carry__4_n_7\,
      S(3) => \S1_up2_carry__4_i_1_n_0\,
      S(2) => \S1_up2_carry__4_i_2_n_0\,
      S(1) => \S1_up2_carry__4_i_3_n_0\,
      S(0) => \S1_up2_carry__4_i_4_n_0\
    );
\S1_up2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][23]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][24]\,
      O => \S1_up2_carry__4_i_1_n_0\
    );
\S1_up2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][22]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][24]\,
      O => \S1_up2_carry__4_i_2_n_0\
    );
\S1_up2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][21]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][21]\,
      O => \S1_up2_carry__4_i_3_n_0\
    );
\S1_up2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][20]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][20]\,
      O => \S1_up2_carry__4_i_4_n_0\
    );
\S1_up2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up2_carry__4_n_0\,
      CO(3 downto 1) => \NLW_S1_up2_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \S1_up2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \S1_up2_carry__5_i_1_n_0\,
      O(3 downto 2) => \NLW_S1_up2_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \S1_up2_carry__5_n_6\,
      O(0) => \S1_up2_carry__5_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \S1_up2_carry__5_i_2_n_0\
    );
\S1_up2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][24]\,
      O => \S1_up2_carry__5_i_1_n_0\
    );
\S1_up2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][24]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][24]\,
      O => \S1_up2_carry__5_i_2_n_0\
    );
S1_up2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][3]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][3]\,
      O => S1_up2_carry_i_1_n_0
    );
S1_up2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][2]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][2]\,
      O => S1_up2_carry_i_2_n_0
    );
S1_up2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][1]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][1]\,
      O => S1_up2_carry_i_3_n_0
    );
S1_up2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][0]\,
      I1 => \multiOutDelay22_reg_reg_n_0_[1][0]\,
      O => S1_up2_carry_i_4_n_0
    );
S1_up3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => S1_up3_carry_n_0,
      CO(2) => S1_up3_carry_n_1,
      CO(1) => S1_up3_carry_n_2,
      CO(0) => S1_up3_carry_n_3,
      CYINIT => '0',
      DI(3) => \multiOutDelay11_reg_reg_n_0_[1][3]\,
      DI(2) => \multiOutDelay11_reg_reg_n_0_[1][2]\,
      DI(1) => \multiOutDelay11_reg_reg_n_0_[1][1]\,
      DI(0) => \multiOutDelay11_reg_reg_n_0_[1][0]\,
      O(3 downto 0) => NLW_S1_up3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => S1_up3_carry_i_1_n_0,
      S(2) => S1_up3_carry_i_2_n_0,
      S(1) => S1_up3_carry_i_3_n_0,
      S(0) => S1_up3_carry_i_4_n_0
    );
\S1_up3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => S1_up3_carry_n_0,
      CO(3) => \S1_up3_carry__0_n_0\,
      CO(2) => \S1_up3_carry__0_n_1\,
      CO(1) => \S1_up3_carry__0_n_2\,
      CO(0) => \S1_up3_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay11_reg_reg_n_0_[1][7]\,
      DI(2) => \multiOutDelay11_reg_reg_n_0_[1][6]\,
      DI(1) => \multiOutDelay11_reg_reg_n_0_[1][5]\,
      DI(0) => \multiOutDelay11_reg_reg_n_0_[1][4]\,
      O(3) => \S1_up3_carry__0_n_4\,
      O(2) => \S1_up3_carry__0_n_5\,
      O(1) => \S1_up3_carry__0_n_6\,
      O(0) => \S1_up3_carry__0_n_7\,
      S(3) => \S1_up3_carry__0_i_1_n_0\,
      S(2) => \S1_up3_carry__0_i_2_n_0\,
      S(1) => \S1_up3_carry__0_i_3_n_0\,
      S(0) => \S1_up3_carry__0_i_4_n_0\
    );
\S1_up3_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][7]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][7]\,
      O => \S1_up3_carry__0_i_1_n_0\
    );
\S1_up3_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][6]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][6]\,
      O => \S1_up3_carry__0_i_2_n_0\
    );
\S1_up3_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][5]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][5]\,
      O => \S1_up3_carry__0_i_3_n_0\
    );
\S1_up3_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][4]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][4]\,
      O => \S1_up3_carry__0_i_4_n_0\
    );
\S1_up3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up3_carry__0_n_0\,
      CO(3) => \S1_up3_carry__1_n_0\,
      CO(2) => \S1_up3_carry__1_n_1\,
      CO(1) => \S1_up3_carry__1_n_2\,
      CO(0) => \S1_up3_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay11_reg_reg_n_0_[1][11]\,
      DI(2) => \multiOutDelay11_reg_reg_n_0_[1][10]\,
      DI(1) => \multiOutDelay11_reg_reg_n_0_[1][9]\,
      DI(0) => \multiOutDelay11_reg_reg_n_0_[1][8]\,
      O(3) => \S1_up3_carry__1_n_4\,
      O(2) => \S1_up3_carry__1_n_5\,
      O(1) => \S1_up3_carry__1_n_6\,
      O(0) => \S1_up3_carry__1_n_7\,
      S(3) => \S1_up3_carry__1_i_1_n_0\,
      S(2) => \S1_up3_carry__1_i_2_n_0\,
      S(1) => \S1_up3_carry__1_i_3_n_0\,
      S(0) => \S1_up3_carry__1_i_4_n_0\
    );
\S1_up3_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][11]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][11]\,
      O => \S1_up3_carry__1_i_1_n_0\
    );
\S1_up3_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][10]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][10]\,
      O => \S1_up3_carry__1_i_2_n_0\
    );
\S1_up3_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][9]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][9]\,
      O => \S1_up3_carry__1_i_3_n_0\
    );
\S1_up3_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][8]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][8]\,
      O => \S1_up3_carry__1_i_4_n_0\
    );
\S1_up3_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up3_carry__1_n_0\,
      CO(3) => \S1_up3_carry__2_n_0\,
      CO(2) => \S1_up3_carry__2_n_1\,
      CO(1) => \S1_up3_carry__2_n_2\,
      CO(0) => \S1_up3_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay11_reg_reg_n_0_[1][15]\,
      DI(2) => \multiOutDelay11_reg_reg_n_0_[1][14]\,
      DI(1) => \multiOutDelay11_reg_reg_n_0_[1][13]\,
      DI(0) => \multiOutDelay11_reg_reg_n_0_[1][12]\,
      O(3) => \S1_up3_carry__2_n_4\,
      O(2) => \S1_up3_carry__2_n_5\,
      O(1) => \S1_up3_carry__2_n_6\,
      O(0) => \S1_up3_carry__2_n_7\,
      S(3) => \S1_up3_carry__2_i_1_n_0\,
      S(2) => \S1_up3_carry__2_i_2_n_0\,
      S(1) => \S1_up3_carry__2_i_3_n_0\,
      S(0) => \S1_up3_carry__2_i_4_n_0\
    );
\S1_up3_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][15]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][15]\,
      O => \S1_up3_carry__2_i_1_n_0\
    );
\S1_up3_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][14]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][14]\,
      O => \S1_up3_carry__2_i_2_n_0\
    );
\S1_up3_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][13]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][13]\,
      O => \S1_up3_carry__2_i_3_n_0\
    );
\S1_up3_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][12]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][12]\,
      O => \S1_up3_carry__2_i_4_n_0\
    );
\S1_up3_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up3_carry__2_n_0\,
      CO(3) => \S1_up3_carry__3_n_0\,
      CO(2) => \S1_up3_carry__3_n_1\,
      CO(1) => \S1_up3_carry__3_n_2\,
      CO(0) => \S1_up3_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay11_reg_reg_n_0_[1][19]\,
      DI(2) => \multiOutDelay11_reg_reg_n_0_[1][18]\,
      DI(1) => \multiOutDelay11_reg_reg_n_0_[1][17]\,
      DI(0) => \multiOutDelay11_reg_reg_n_0_[1][16]\,
      O(3) => \S1_up3_carry__3_n_4\,
      O(2) => \S1_up3_carry__3_n_5\,
      O(1) => \S1_up3_carry__3_n_6\,
      O(0) => \S1_up3_carry__3_n_7\,
      S(3) => \S1_up3_carry__3_i_1_n_0\,
      S(2) => \S1_up3_carry__3_i_2_n_0\,
      S(1) => \S1_up3_carry__3_i_3_n_0\,
      S(0) => \S1_up3_carry__3_i_4_n_0\
    );
\S1_up3_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][19]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][19]\,
      O => \S1_up3_carry__3_i_1_n_0\
    );
\S1_up3_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][18]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][18]\,
      O => \S1_up3_carry__3_i_2_n_0\
    );
\S1_up3_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][17]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][17]\,
      O => \S1_up3_carry__3_i_3_n_0\
    );
\S1_up3_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][16]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][16]\,
      O => \S1_up3_carry__3_i_4_n_0\
    );
\S1_up3_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up3_carry__3_n_0\,
      CO(3) => \S1_up3_carry__4_n_0\,
      CO(2) => \S1_up3_carry__4_n_1\,
      CO(1) => \S1_up3_carry__4_n_2\,
      CO(0) => \S1_up3_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \multiOutDelay11_reg_reg_n_0_[1][23]\,
      DI(2) => \multiOutDelay11_reg_reg_n_0_[1][22]\,
      DI(1) => \multiOutDelay11_reg_reg_n_0_[1][21]\,
      DI(0) => \multiOutDelay11_reg_reg_n_0_[1][20]\,
      O(3) => \S1_up3_carry__4_n_4\,
      O(2) => \S1_up3_carry__4_n_5\,
      O(1) => \S1_up3_carry__4_n_6\,
      O(0) => \S1_up3_carry__4_n_7\,
      S(3) => \S1_up3_carry__4_i_1_n_0\,
      S(2) => \S1_up3_carry__4_i_2_n_0\,
      S(1) => \S1_up3_carry__4_i_3_n_0\,
      S(0) => \S1_up3_carry__4_i_4_n_0\
    );
\S1_up3_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][23]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][23]\,
      O => \S1_up3_carry__4_i_1_n_0\
    );
\S1_up3_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][22]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][22]\,
      O => \S1_up3_carry__4_i_2_n_0\
    );
\S1_up3_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][21]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][21]\,
      O => \S1_up3_carry__4_i_3_n_0\
    );
\S1_up3_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][20]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][20]\,
      O => \S1_up3_carry__4_i_4_n_0\
    );
\S1_up3_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \S1_up3_carry__4_n_0\,
      CO(3 downto 1) => \NLW_S1_up3_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \S1_up3_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \S1_up3_carry__5_i_1_n_0\,
      O(3 downto 2) => \NLW_S1_up3_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \S1_up3_carry__5_n_6\,
      O(0) => \S1_up3_carry__5_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \S1_up3_carry__5_i_2_n_0\
    );
\S1_up3_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][24]\,
      O => \S1_up3_carry__5_i_1_n_0\
    );
\S1_up3_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][24]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][24]\,
      O => \S1_up3_carry__5_i_2_n_0\
    );
S1_up3_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][3]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][3]\,
      O => S1_up3_carry_i_1_n_0
    );
S1_up3_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][2]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][2]\,
      O => S1_up3_carry_i_2_n_0
    );
S1_up3_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][1]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][1]\,
      O => S1_up3_carry_i_3_n_0
    );
S1_up3_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multiOutDelay11_reg_reg_n_0_[1][0]\,
      I1 => \multiOutDelay32_reg_reg_n_0_[1][0]\,
      O => S1_up3_carry_i_4_n_0
    );
\S1_up_delay1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][0]\,
      Q => \S1_up_delay1_reg_n_0_[0]\
    );
\S1_up_delay1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][10]\,
      Q => \S1_up_delay1_reg_n_0_[10]\
    );
\S1_up_delay1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][11]\,
      Q => \S1_up_delay1_reg_n_0_[11]\
    );
\S1_up_delay1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][12]\,
      Q => \S1_up_delay1_reg_n_0_[12]\
    );
\S1_up_delay1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][13]\,
      Q => \S1_up_delay1_reg_n_0_[13]\
    );
\S1_up_delay1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][14]\,
      Q => \S1_up_delay1_reg_n_0_[14]\
    );
\S1_up_delay1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][15]\,
      Q => \S1_up_delay1_reg_n_0_[15]\
    );
\S1_up_delay1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][16]\,
      Q => \S1_up_delay1_reg_n_0_[16]\
    );
\S1_up_delay1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][17]\,
      Q => \S1_up_delay1_reg_n_0_[17]\
    );
\S1_up_delay1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][18]\,
      Q => \S1_up_delay1_reg_n_0_[18]\
    );
\S1_up_delay1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][19]\,
      Q => \S1_up_delay1_reg_n_0_[19]\
    );
\S1_up_delay1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][1]\,
      Q => \S1_up_delay1_reg_n_0_[1]\
    );
\S1_up_delay1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][20]\,
      Q => \S1_up_delay1_reg_n_0_[20]\
    );
\S1_up_delay1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][21]\,
      Q => \S1_up_delay1_reg_n_0_[21]\
    );
\S1_up_delay1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][22]\,
      Q => \S1_up_delay1_reg_n_0_[22]\
    );
\S1_up_delay1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][23]\,
      Q => \S1_up_delay1_reg_n_0_[23]\
    );
\S1_up_delay1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][24]\,
      Q => \S1_up_delay1_reg_n_0_[25]\
    );
\S1_up_delay1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][2]\,
      Q => \S1_up_delay1_reg_n_0_[2]\
    );
\S1_up_delay1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][3]\,
      Q => \S1_up_delay1_reg_n_0_[3]\
    );
\S1_up_delay1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][4]\,
      Q => \S1_up_delay1_reg_n_0_[4]\
    );
\S1_up_delay1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][5]\,
      Q => \S1_up_delay1_reg_n_0_[5]\
    );
\S1_up_delay1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][6]\,
      Q => \S1_up_delay1_reg_n_0_[6]\
    );
\S1_up_delay1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][7]\,
      Q => \S1_up_delay1_reg_n_0_[7]\
    );
\S1_up_delay1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][8]\,
      Q => \S1_up_delay1_reg_n_0_[8]\
    );
\S1_up_delay1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg_reg_n_0_[1][9]\,
      Q => \S1_up_delay1_reg_n_0_[9]\
    );
\S1_up_delay2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2_carry_n_7,
      Q => \S1_up_delay2_reg_n_0_[0]\
    );
\S1_up_delay2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__1_n_5\,
      Q => \S1_up_delay2_reg_n_0_[10]\
    );
\S1_up_delay2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__1_n_4\,
      Q => \S1_up_delay2_reg_n_0_[11]\
    );
\S1_up_delay2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__2_n_7\,
      Q => \S1_up_delay2_reg_n_0_[12]\
    );
\S1_up_delay2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__2_n_6\,
      Q => \S1_up_delay2_reg_n_0_[13]\
    );
\S1_up_delay2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__2_n_5\,
      Q => \S1_up_delay2_reg_n_0_[14]\
    );
\S1_up_delay2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__2_n_4\,
      Q => \S1_up_delay2_reg_n_0_[15]\
    );
\S1_up_delay2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__3_n_7\,
      Q => \S1_up_delay2_reg_n_0_[16]\
    );
\S1_up_delay2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__3_n_6\,
      Q => \S1_up_delay2_reg_n_0_[17]\
    );
\S1_up_delay2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__3_n_5\,
      Q => \S1_up_delay2_reg_n_0_[18]\
    );
\S1_up_delay2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__3_n_4\,
      Q => \S1_up_delay2_reg_n_0_[19]\
    );
\S1_up_delay2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2_carry_n_6,
      Q => \S1_up_delay2_reg_n_0_[1]\
    );
\S1_up_delay2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__4_n_7\,
      Q => \S1_up_delay2_reg_n_0_[20]\
    );
\S1_up_delay2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__4_n_6\,
      Q => \S1_up_delay2_reg_n_0_[21]\
    );
\S1_up_delay2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__4_n_5\,
      Q => \S1_up_delay2_reg_n_0_[22]\
    );
\S1_up_delay2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__4_n_4\,
      Q => \S1_up_delay2_reg_n_0_[23]\
    );
\S1_up_delay2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__5_n_7\,
      Q => \S1_up_delay2_reg_n_0_[24]\
    );
\S1_up_delay2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__5_n_6\,
      Q => \S1_up_delay2_reg_n_0_[25]\
    );
\S1_up_delay2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2_carry_n_5,
      Q => \S1_up_delay2_reg_n_0_[2]\
    );
\S1_up_delay2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => S1_up2_carry_n_4,
      Q => \S1_up_delay2_reg_n_0_[3]\
    );
\S1_up_delay2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__0_n_7\,
      Q => \S1_up_delay2_reg_n_0_[4]\
    );
\S1_up_delay2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__0_n_6\,
      Q => \S1_up_delay2_reg_n_0_[5]\
    );
\S1_up_delay2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__0_n_5\,
      Q => \S1_up_delay2_reg_n_0_[6]\
    );
\S1_up_delay2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__0_n_4\,
      Q => \S1_up_delay2_reg_n_0_[7]\
    );
\S1_up_delay2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__1_n_7\,
      Q => \S1_up_delay2_reg_n_0_[8]\
    );
\S1_up_delay2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up2_carry__1_n_6\,
      Q => \S1_up_delay2_reg_n_0_[9]\
    );
\S1_up_delay3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__1_n_5\,
      Q => \S1_up_delay3_reg_n_0_[10]\
    );
\S1_up_delay3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__1_n_4\,
      Q => \S1_up_delay3_reg_n_0_[11]\
    );
\S1_up_delay3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__2_n_7\,
      Q => \S1_up_delay3_reg_n_0_[12]\
    );
\S1_up_delay3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__2_n_6\,
      Q => \S1_up_delay3_reg_n_0_[13]\
    );
\S1_up_delay3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__2_n_5\,
      Q => \S1_up_delay3_reg_n_0_[14]\
    );
\S1_up_delay3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__2_n_4\,
      Q => \S1_up_delay3_reg_n_0_[15]\
    );
\S1_up_delay3_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__3_n_7\,
      Q => \S1_up_delay3_reg_n_0_[16]\
    );
\S1_up_delay3_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__3_n_6\,
      Q => \S1_up_delay3_reg_n_0_[17]\
    );
\S1_up_delay3_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__3_n_5\,
      Q => \S1_up_delay3_reg_n_0_[18]\
    );
\S1_up_delay3_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__3_n_4\,
      Q => \S1_up_delay3_reg_n_0_[19]\
    );
\S1_up_delay3_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__4_n_7\,
      Q => \S1_up_delay3_reg_n_0_[20]\
    );
\S1_up_delay3_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__4_n_6\,
      Q => \S1_up_delay3_reg_n_0_[21]\
    );
\S1_up_delay3_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__4_n_5\,
      Q => \S1_up_delay3_reg_n_0_[22]\
    );
\S1_up_delay3_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__4_n_4\,
      Q => \S1_up_delay3_reg_n_0_[23]\
    );
\S1_up_delay3_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__5_n_7\,
      Q => \S1_up_delay3_reg_n_0_[24]\
    );
\S1_up_delay3_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__5_n_6\,
      Q => \S1_up_delay3_reg_n_0_[25]\
    );
\S1_up_delay3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__0_n_7\,
      Q => \S1_up_delay3_reg_n_0_[4]\
    );
\S1_up_delay3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__0_n_6\,
      Q => \S1_up_delay3_reg_n_0_[5]\
    );
\S1_up_delay3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__0_n_5\,
      Q => \S1_up_delay3_reg_n_0_[6]\
    );
\S1_up_delay3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__0_n_4\,
      Q => \S1_up_delay3_reg_n_0_[7]\
    );
\S1_up_delay3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__1_n_7\,
      Q => \S1_up_delay3_reg_n_0_[8]\
    );
\S1_up_delay3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S1_up3_carry__1_n_6\,
      Q => \S1_up_delay3_reg_n_0_[9]\
    );
\S2_delay1[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[9]\,
      I1 => \S1_down_delay1_reg_n_0_[9]\,
      O => \S2_delay1[15]_i_10_n_0\
    );
\S2_delay1[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[8]\,
      I1 => \S1_down_delay1_reg_n_0_[8]\,
      O => \S2_delay1[15]_i_11_n_0\
    );
\S2_delay1[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[7]\,
      I1 => \S1_down_delay1_reg_n_0_[7]\,
      O => \S2_delay1[15]_i_13_n_0\
    );
\S2_delay1[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[6]\,
      I1 => \S1_down_delay1_reg_n_0_[6]\,
      O => \S2_delay1[15]_i_14_n_0\
    );
\S2_delay1[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[5]\,
      I1 => \S1_down_delay1_reg_n_0_[5]\,
      O => \S2_delay1[15]_i_15_n_0\
    );
\S2_delay1[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[4]\,
      I1 => \S1_down_delay1_reg_n_0_[4]\,
      O => \S2_delay1[15]_i_16_n_0\
    );
\S2_delay1[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[3]\,
      I1 => \S1_down_delay1_reg_n_0_[3]\,
      O => \S2_delay1[15]_i_17_n_0\
    );
\S2_delay1[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[2]\,
      I1 => \S1_down_delay1_reg_n_0_[2]\,
      O => \S2_delay1[15]_i_18_n_0\
    );
\S2_delay1[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[1]\,
      I1 => \S1_down_delay1_reg_n_0_[1]\,
      O => \S2_delay1[15]_i_19_n_0\
    );
\S2_delay1[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[0]\,
      I1 => \S1_down_delay1_reg_n_0_[0]\,
      O => \S2_delay1[15]_i_20_n_0\
    );
\S2_delay1[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[15]\,
      I1 => \S1_down_delay1_reg_n_0_[15]\,
      O => \S2_delay1[15]_i_3_n_0\
    );
\S2_delay1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[14]\,
      I1 => \S1_down_delay1_reg_n_0_[14]\,
      O => \S2_delay1[15]_i_4_n_0\
    );
\S2_delay1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[13]\,
      I1 => \S1_down_delay1_reg_n_0_[13]\,
      O => \S2_delay1[15]_i_5_n_0\
    );
\S2_delay1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[12]\,
      I1 => \S1_down_delay1_reg_n_0_[12]\,
      O => \S2_delay1[15]_i_6_n_0\
    );
\S2_delay1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[11]\,
      I1 => \S1_down_delay1_reg_n_0_[11]\,
      O => \S2_delay1[15]_i_8_n_0\
    );
\S2_delay1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[10]\,
      I1 => \S1_down_delay1_reg_n_0_[10]\,
      O => \S2_delay1[15]_i_9_n_0\
    );
\S2_delay1[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[19]\,
      I1 => \S1_down_delay1_reg_n_0_[19]\,
      O => \S2_delay1[19]_i_2_n_0\
    );
\S2_delay1[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[18]\,
      I1 => \S1_down_delay1_reg_n_0_[18]\,
      O => \S2_delay1[19]_i_3_n_0\
    );
\S2_delay1[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[17]\,
      I1 => \S1_down_delay1_reg_n_0_[17]\,
      O => \S2_delay1[19]_i_4_n_0\
    );
\S2_delay1[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[16]\,
      I1 => \S1_down_delay1_reg_n_0_[16]\,
      O => \S2_delay1[19]_i_5_n_0\
    );
\S2_delay1[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[23]\,
      I1 => \S1_down_delay1_reg_n_0_[23]\,
      O => \S2_delay1[23]_i_2_n_0\
    );
\S2_delay1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[22]\,
      I1 => \S1_down_delay1_reg_n_0_[22]\,
      O => \S2_delay1[23]_i_3_n_0\
    );
\S2_delay1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[21]\,
      I1 => \S1_down_delay1_reg_n_0_[21]\,
      O => \S2_delay1[23]_i_4_n_0\
    );
\S2_delay1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[20]\,
      I1 => \S1_down_delay1_reg_n_0_[20]\,
      O => \S2_delay1[23]_i_5_n_0\
    );
\S2_delay1[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[25]\,
      O => \S2_delay1[26]_i_2_n_0\
    );
\S2_delay1[26]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[25]\,
      I1 => \S1_down_delay1_reg_n_0_[25]\,
      O => \S2_delay1[26]_i_3__0_n_0\
    );
\S2_delay1[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay1_reg_n_0_[25]\,
      I1 => \S1_down_delay1_reg_n_0_[24]\,
      O => \S2_delay1[26]_i_4_n_0\
    );
\S2_delay1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[15]_i_1_n_6\,
      Q => \S2_delay1_reg_n_0_[13]\
    );
\S2_delay1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[15]_i_1_n_5\,
      Q => p_1_in(0)
    );
\S2_delay1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[15]_i_1_n_4\,
      Q => p_1_in(1)
    );
\S2_delay1_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay1_reg[15]_i_2_n_0\,
      CO(3) => \S2_delay1_reg[15]_i_1_n_0\,
      CO(2) => \S2_delay1_reg[15]_i_1_n_1\,
      CO(1) => \S2_delay1_reg[15]_i_1_n_2\,
      CO(0) => \S2_delay1_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay1_reg_n_0_[15]\,
      DI(2) => \S1_up_delay1_reg_n_0_[14]\,
      DI(1) => \S1_up_delay1_reg_n_0_[13]\,
      DI(0) => \S1_up_delay1_reg_n_0_[12]\,
      O(3) => \S2_delay1_reg[15]_i_1_n_4\,
      O(2) => \S2_delay1_reg[15]_i_1_n_5\,
      O(1) => \S2_delay1_reg[15]_i_1_n_6\,
      O(0) => \NLW_S2_delay1_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \S2_delay1[15]_i_3_n_0\,
      S(2) => \S2_delay1[15]_i_4_n_0\,
      S(1) => \S2_delay1[15]_i_5_n_0\,
      S(0) => \S2_delay1[15]_i_6_n_0\
    );
\S2_delay1_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S2_delay1_reg[15]_i_12_n_0\,
      CO(2) => \S2_delay1_reg[15]_i_12_n_1\,
      CO(1) => \S2_delay1_reg[15]_i_12_n_2\,
      CO(0) => \S2_delay1_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay1_reg_n_0_[3]\,
      DI(2) => \S1_up_delay1_reg_n_0_[2]\,
      DI(1) => \S1_up_delay1_reg_n_0_[1]\,
      DI(0) => \S1_up_delay1_reg_n_0_[0]\,
      O(3 downto 0) => \NLW_S2_delay1_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay1[15]_i_17_n_0\,
      S(2) => \S2_delay1[15]_i_18_n_0\,
      S(1) => \S2_delay1[15]_i_19_n_0\,
      S(0) => \S2_delay1[15]_i_20_n_0\
    );
\S2_delay1_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay1_reg[15]_i_7_n_0\,
      CO(3) => \S2_delay1_reg[15]_i_2_n_0\,
      CO(2) => \S2_delay1_reg[15]_i_2_n_1\,
      CO(1) => \S2_delay1_reg[15]_i_2_n_2\,
      CO(0) => \S2_delay1_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay1_reg_n_0_[11]\,
      DI(2) => \S1_up_delay1_reg_n_0_[10]\,
      DI(1) => \S1_up_delay1_reg_n_0_[9]\,
      DI(0) => \S1_up_delay1_reg_n_0_[8]\,
      O(3 downto 0) => \NLW_S2_delay1_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay1[15]_i_8_n_0\,
      S(2) => \S2_delay1[15]_i_9_n_0\,
      S(1) => \S2_delay1[15]_i_10_n_0\,
      S(0) => \S2_delay1[15]_i_11_n_0\
    );
\S2_delay1_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay1_reg[15]_i_12_n_0\,
      CO(3) => \S2_delay1_reg[15]_i_7_n_0\,
      CO(2) => \S2_delay1_reg[15]_i_7_n_1\,
      CO(1) => \S2_delay1_reg[15]_i_7_n_2\,
      CO(0) => \S2_delay1_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay1_reg_n_0_[7]\,
      DI(2) => \S1_up_delay1_reg_n_0_[6]\,
      DI(1) => \S1_up_delay1_reg_n_0_[5]\,
      DI(0) => \S1_up_delay1_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_S2_delay1_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay1[15]_i_13_n_0\,
      S(2) => \S2_delay1[15]_i_14_n_0\,
      S(1) => \S2_delay1[15]_i_15_n_0\,
      S(0) => \S2_delay1[15]_i_16_n_0\
    );
\S2_delay1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[19]_i_1_n_7\,
      Q => p_1_in(2)
    );
\S2_delay1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[19]_i_1_n_6\,
      Q => p_1_in(3)
    );
\S2_delay1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[19]_i_1_n_5\,
      Q => p_1_in(4)
    );
\S2_delay1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[19]_i_1_n_4\,
      Q => p_1_in(5)
    );
\S2_delay1_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay1_reg[15]_i_1_n_0\,
      CO(3) => \S2_delay1_reg[19]_i_1_n_0\,
      CO(2) => \S2_delay1_reg[19]_i_1_n_1\,
      CO(1) => \S2_delay1_reg[19]_i_1_n_2\,
      CO(0) => \S2_delay1_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay1_reg_n_0_[19]\,
      DI(2) => \S1_up_delay1_reg_n_0_[18]\,
      DI(1) => \S1_up_delay1_reg_n_0_[17]\,
      DI(0) => \S1_up_delay1_reg_n_0_[16]\,
      O(3) => \S2_delay1_reg[19]_i_1_n_4\,
      O(2) => \S2_delay1_reg[19]_i_1_n_5\,
      O(1) => \S2_delay1_reg[19]_i_1_n_6\,
      O(0) => \S2_delay1_reg[19]_i_1_n_7\,
      S(3) => \S2_delay1[19]_i_2_n_0\,
      S(2) => \S2_delay1[19]_i_3_n_0\,
      S(1) => \S2_delay1[19]_i_4_n_0\,
      S(0) => \S2_delay1[19]_i_5_n_0\
    );
\S2_delay1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[23]_i_1_n_7\,
      Q => p_1_in(6)
    );
\S2_delay1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[23]_i_1_n_6\,
      Q => p_1_in(7)
    );
\S2_delay1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[23]_i_1_n_5\,
      Q => p_2_in(0)
    );
\S2_delay1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[23]_i_1_n_4\,
      Q => p_2_in(1)
    );
\S2_delay1_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay1_reg[19]_i_1_n_0\,
      CO(3) => \S2_delay1_reg[23]_i_1_n_0\,
      CO(2) => \S2_delay1_reg[23]_i_1_n_1\,
      CO(1) => \S2_delay1_reg[23]_i_1_n_2\,
      CO(0) => \S2_delay1_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay1_reg_n_0_[23]\,
      DI(2) => \S1_up_delay1_reg_n_0_[22]\,
      DI(1) => \S1_up_delay1_reg_n_0_[21]\,
      DI(0) => \S1_up_delay1_reg_n_0_[20]\,
      O(3) => \S2_delay1_reg[23]_i_1_n_4\,
      O(2) => \S2_delay1_reg[23]_i_1_n_5\,
      O(1) => \S2_delay1_reg[23]_i_1_n_6\,
      O(0) => \S2_delay1_reg[23]_i_1_n_7\,
      S(3) => \S2_delay1[23]_i_2_n_0\,
      S(2) => \S2_delay1[23]_i_3_n_0\,
      S(1) => \S2_delay1[23]_i_4_n_0\,
      S(0) => \S2_delay1[23]_i_5_n_0\
    );
\S2_delay1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[26]_i_1_n_7\,
      Q => p_2_in(2)
    );
\S2_delay1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[26]_i_1_n_6\,
      Q => p_2_in(3)
    );
\S2_delay1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay1_reg[26]_i_1_n_5\,
      Q => \S2_delay1_reg_n_0_[26]\
    );
\S2_delay1_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay1_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_S2_delay1_reg[26]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \S2_delay1_reg[26]_i_1_n_2\,
      CO(0) => \S2_delay1_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \S2_delay1[26]_i_2_n_0\,
      DI(0) => \S1_up_delay1_reg_n_0_[25]\,
      O(3) => \NLW_S2_delay1_reg[26]_i_1_O_UNCONNECTED\(3),
      O(2) => \S2_delay1_reg[26]_i_1_n_5\,
      O(1) => \S2_delay1_reg[26]_i_1_n_6\,
      O(0) => \S2_delay1_reg[26]_i_1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \S2_delay1[26]_i_3__0_n_0\,
      S(0) => \S2_delay1[26]_i_4_n_0\
    );
\S2_delay2[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[9]\,
      I1 => \S1_down_delay2_reg_n_0_[9]\,
      O => \S2_delay2[15]_i_10_n_0\
    );
\S2_delay2[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[8]\,
      I1 => \S1_down_delay2_reg_n_0_[8]\,
      O => \S2_delay2[15]_i_11_n_0\
    );
\S2_delay2[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[7]\,
      I1 => \S1_down_delay2_reg_n_0_[7]\,
      O => \S2_delay2[15]_i_13_n_0\
    );
\S2_delay2[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[6]\,
      I1 => \S1_down_delay2_reg_n_0_[6]\,
      O => \S2_delay2[15]_i_14_n_0\
    );
\S2_delay2[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[5]\,
      I1 => \S1_down_delay2_reg_n_0_[5]\,
      O => \S2_delay2[15]_i_15_n_0\
    );
\S2_delay2[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[4]\,
      I1 => \S1_down_delay2_reg_n_0_[4]\,
      O => \S2_delay2[15]_i_16_n_0\
    );
\S2_delay2[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[3]\,
      I1 => \S1_down_delay2_reg_n_0_[3]\,
      O => \S2_delay2[15]_i_17_n_0\
    );
\S2_delay2[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[2]\,
      I1 => \S1_down_delay2_reg_n_0_[2]\,
      O => \S2_delay2[15]_i_18_n_0\
    );
\S2_delay2[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[1]\,
      I1 => \S1_down_delay2_reg_n_0_[1]\,
      O => \S2_delay2[15]_i_19_n_0\
    );
\S2_delay2[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[0]\,
      I1 => \S1_down_delay2_reg_n_0_[0]\,
      O => \S2_delay2[15]_i_20_n_0\
    );
\S2_delay2[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[15]\,
      I1 => \S1_down_delay2_reg_n_0_[15]\,
      O => \S2_delay2[15]_i_3_n_0\
    );
\S2_delay2[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[14]\,
      I1 => \S1_down_delay2_reg_n_0_[14]\,
      O => \S2_delay2[15]_i_4_n_0\
    );
\S2_delay2[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[13]\,
      I1 => \S1_down_delay2_reg_n_0_[13]\,
      O => \S2_delay2[15]_i_5_n_0\
    );
\S2_delay2[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[12]\,
      I1 => \S1_down_delay2_reg_n_0_[12]\,
      O => \S2_delay2[15]_i_6_n_0\
    );
\S2_delay2[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[11]\,
      I1 => \S1_down_delay2_reg_n_0_[11]\,
      O => \S2_delay2[15]_i_8_n_0\
    );
\S2_delay2[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[10]\,
      I1 => \S1_down_delay2_reg_n_0_[10]\,
      O => \S2_delay2[15]_i_9_n_0\
    );
\S2_delay2[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[19]\,
      I1 => \S1_down_delay2_reg_n_0_[19]\,
      O => \S2_delay2[19]_i_2_n_0\
    );
\S2_delay2[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[18]\,
      I1 => \S1_down_delay2_reg_n_0_[18]\,
      O => \S2_delay2[19]_i_3_n_0\
    );
\S2_delay2[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[17]\,
      I1 => \S1_down_delay2_reg_n_0_[17]\,
      O => \S2_delay2[19]_i_4_n_0\
    );
\S2_delay2[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[16]\,
      I1 => \S1_down_delay2_reg_n_0_[16]\,
      O => \S2_delay2[19]_i_5_n_0\
    );
\S2_delay2[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[23]\,
      I1 => \S1_down_delay2_reg_n_0_[23]\,
      O => \S2_delay2[23]_i_2_n_0\
    );
\S2_delay2[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[22]\,
      I1 => \S1_down_delay2_reg_n_0_[22]\,
      O => \S2_delay2[23]_i_3_n_0\
    );
\S2_delay2[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[21]\,
      I1 => \S1_down_delay2_reg_n_0_[21]\,
      O => \S2_delay2[23]_i_4_n_0\
    );
\S2_delay2[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[20]\,
      I1 => \S1_down_delay2_reg_n_0_[20]\,
      O => \S2_delay2[23]_i_5_n_0\
    );
\S2_delay2[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[25]\,
      O => \S2_delay2[26]_i_2_n_0\
    );
\S2_delay2[26]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[25]\,
      I1 => \S1_down_delay2_reg_n_0_[25]\,
      O => \S2_delay2[26]_i_3__0_n_0\
    );
\S2_delay2[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay2_reg_n_0_[24]\,
      I1 => \S1_down_delay2_reg_n_0_[24]\,
      O => \S2_delay2[26]_i_4_n_0\
    );
\S2_delay2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[15]_i_1_n_6\,
      Q => \S2_delay2_reg_n_0_[13]\
    );
\S2_delay2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[15]_i_1_n_5\,
      Q => S2_delay2(14)
    );
\S2_delay2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[15]_i_1_n_4\,
      Q => S2_delay2(15)
    );
\S2_delay2_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay2_reg[15]_i_2_n_0\,
      CO(3) => \S2_delay2_reg[15]_i_1_n_0\,
      CO(2) => \S2_delay2_reg[15]_i_1_n_1\,
      CO(1) => \S2_delay2_reg[15]_i_1_n_2\,
      CO(0) => \S2_delay2_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay2_reg_n_0_[15]\,
      DI(2) => \S1_up_delay2_reg_n_0_[14]\,
      DI(1) => \S1_up_delay2_reg_n_0_[13]\,
      DI(0) => \S1_up_delay2_reg_n_0_[12]\,
      O(3) => \S2_delay2_reg[15]_i_1_n_4\,
      O(2) => \S2_delay2_reg[15]_i_1_n_5\,
      O(1) => \S2_delay2_reg[15]_i_1_n_6\,
      O(0) => \NLW_S2_delay2_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \S2_delay2[15]_i_3_n_0\,
      S(2) => \S2_delay2[15]_i_4_n_0\,
      S(1) => \S2_delay2[15]_i_5_n_0\,
      S(0) => \S2_delay2[15]_i_6_n_0\
    );
\S2_delay2_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S2_delay2_reg[15]_i_12_n_0\,
      CO(2) => \S2_delay2_reg[15]_i_12_n_1\,
      CO(1) => \S2_delay2_reg[15]_i_12_n_2\,
      CO(0) => \S2_delay2_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay2_reg_n_0_[3]\,
      DI(2) => \S1_up_delay2_reg_n_0_[2]\,
      DI(1) => \S1_up_delay2_reg_n_0_[1]\,
      DI(0) => \S1_up_delay2_reg_n_0_[0]\,
      O(3 downto 0) => \NLW_S2_delay2_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay2[15]_i_17_n_0\,
      S(2) => \S2_delay2[15]_i_18_n_0\,
      S(1) => \S2_delay2[15]_i_19_n_0\,
      S(0) => \S2_delay2[15]_i_20_n_0\
    );
\S2_delay2_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay2_reg[15]_i_7_n_0\,
      CO(3) => \S2_delay2_reg[15]_i_2_n_0\,
      CO(2) => \S2_delay2_reg[15]_i_2_n_1\,
      CO(1) => \S2_delay2_reg[15]_i_2_n_2\,
      CO(0) => \S2_delay2_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay2_reg_n_0_[11]\,
      DI(2) => \S1_up_delay2_reg_n_0_[10]\,
      DI(1) => \S1_up_delay2_reg_n_0_[9]\,
      DI(0) => \S1_up_delay2_reg_n_0_[8]\,
      O(3 downto 0) => \NLW_S2_delay2_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay2[15]_i_8_n_0\,
      S(2) => \S2_delay2[15]_i_9_n_0\,
      S(1) => \S2_delay2[15]_i_10_n_0\,
      S(0) => \S2_delay2[15]_i_11_n_0\
    );
\S2_delay2_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay2_reg[15]_i_12_n_0\,
      CO(3) => \S2_delay2_reg[15]_i_7_n_0\,
      CO(2) => \S2_delay2_reg[15]_i_7_n_1\,
      CO(1) => \S2_delay2_reg[15]_i_7_n_2\,
      CO(0) => \S2_delay2_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay2_reg_n_0_[7]\,
      DI(2) => \S1_up_delay2_reg_n_0_[6]\,
      DI(1) => \S1_up_delay2_reg_n_0_[5]\,
      DI(0) => \S1_up_delay2_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_S2_delay2_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay2[15]_i_13_n_0\,
      S(2) => \S2_delay2[15]_i_14_n_0\,
      S(1) => \S2_delay2[15]_i_15_n_0\,
      S(0) => \S2_delay2[15]_i_16_n_0\
    );
\S2_delay2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[19]_i_1_n_7\,
      Q => S2_delay2(16)
    );
\S2_delay2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[19]_i_1_n_6\,
      Q => S2_delay2(17)
    );
\S2_delay2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[19]_i_1_n_5\,
      Q => S2_delay2(18)
    );
\S2_delay2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[19]_i_1_n_4\,
      Q => S2_delay2(19)
    );
\S2_delay2_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay2_reg[15]_i_1_n_0\,
      CO(3) => \S2_delay2_reg[19]_i_1_n_0\,
      CO(2) => \S2_delay2_reg[19]_i_1_n_1\,
      CO(1) => \S2_delay2_reg[19]_i_1_n_2\,
      CO(0) => \S2_delay2_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay2_reg_n_0_[19]\,
      DI(2) => \S1_up_delay2_reg_n_0_[18]\,
      DI(1) => \S1_up_delay2_reg_n_0_[17]\,
      DI(0) => \S1_up_delay2_reg_n_0_[16]\,
      O(3) => \S2_delay2_reg[19]_i_1_n_4\,
      O(2) => \S2_delay2_reg[19]_i_1_n_5\,
      O(1) => \S2_delay2_reg[19]_i_1_n_6\,
      O(0) => \S2_delay2_reg[19]_i_1_n_7\,
      S(3) => \S2_delay2[19]_i_2_n_0\,
      S(2) => \S2_delay2[19]_i_3_n_0\,
      S(1) => \S2_delay2[19]_i_4_n_0\,
      S(0) => \S2_delay2[19]_i_5_n_0\
    );
\S2_delay2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[23]_i_1_n_7\,
      Q => S2_delay2(20)
    );
\S2_delay2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[23]_i_1_n_6\,
      Q => S2_delay2(21)
    );
\S2_delay2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[23]_i_1_n_5\,
      Q => S2_delay2(22)
    );
\S2_delay2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[23]_i_1_n_4\,
      Q => S2_delay2(23)
    );
\S2_delay2_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay2_reg[19]_i_1_n_0\,
      CO(3) => \S2_delay2_reg[23]_i_1_n_0\,
      CO(2) => \S2_delay2_reg[23]_i_1_n_1\,
      CO(1) => \S2_delay2_reg[23]_i_1_n_2\,
      CO(0) => \S2_delay2_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay2_reg_n_0_[23]\,
      DI(2) => \S1_up_delay2_reg_n_0_[22]\,
      DI(1) => \S1_up_delay2_reg_n_0_[21]\,
      DI(0) => \S1_up_delay2_reg_n_0_[20]\,
      O(3) => \S2_delay2_reg[23]_i_1_n_4\,
      O(2) => \S2_delay2_reg[23]_i_1_n_5\,
      O(1) => \S2_delay2_reg[23]_i_1_n_6\,
      O(0) => \S2_delay2_reg[23]_i_1_n_7\,
      S(3) => \S2_delay2[23]_i_2_n_0\,
      S(2) => \S2_delay2[23]_i_3_n_0\,
      S(1) => \S2_delay2[23]_i_4_n_0\,
      S(0) => \S2_delay2[23]_i_5_n_0\
    );
\S2_delay2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[26]_i_1_n_7\,
      Q => S2_delay2(24)
    );
\S2_delay2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[26]_i_1_n_6\,
      Q => S2_delay2(25)
    );
\S2_delay2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay2_reg[26]_i_1_n_5\,
      Q => \S2_delay2_reg_n_0_[26]\
    );
\S2_delay2_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay2_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_S2_delay2_reg[26]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \S2_delay2_reg[26]_i_1_n_2\,
      CO(0) => \S2_delay2_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \S2_delay2[26]_i_2_n_0\,
      DI(0) => \S1_up_delay2_reg_n_0_[24]\,
      O(3) => \NLW_S2_delay2_reg[26]_i_1_O_UNCONNECTED\(3),
      O(2) => \S2_delay2_reg[26]_i_1_n_5\,
      O(1) => \S2_delay2_reg[26]_i_1_n_6\,
      O(0) => \S2_delay2_reg[26]_i_1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \S2_delay2[26]_i_3__0_n_0\,
      S(0) => \S2_delay2[26]_i_4_n_0\
    );
\S2_delay3[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[4]\,
      I1 => \S1_down_delay3_reg_n_0_[4]\,
      O => \S2_delay3[15]_i_10_n_0\
    );
\S2_delay3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[15]\,
      I1 => \S1_down_delay3_reg_n_0_[15]\,
      O => \S2_delay3[15]_i_3_n_0\
    );
\S2_delay3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[14]\,
      I1 => \S1_down_delay3_reg_n_0_[14]\,
      O => \S2_delay3[15]_i_4_n_0\
    );
\S2_delay3[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[11]\,
      I1 => \S1_down_delay3_reg_n_0_[11]\,
      O => \S2_delay3[15]_i_6_n_0\
    );
\S2_delay3[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[9]\,
      I1 => \S1_down_delay3_reg_n_0_[9]\,
      O => \S2_delay3[15]_i_7_n_0\
    );
\S2_delay3[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[7]\,
      I1 => \S1_down_delay3_reg_n_0_[7]\,
      O => \S2_delay3[15]_i_8_n_0\
    );
\S2_delay3[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[5]\,
      I1 => \S1_down_delay3_reg_n_0_[5]\,
      O => \S2_delay3[15]_i_9_n_0\
    );
\S2_delay3[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[19]\,
      I1 => \S1_down_delay3_reg_n_0_[19]\,
      O => \S2_delay3[19]_i_2_n_0\
    );
\S2_delay3[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[17]\,
      I1 => \S1_down_delay3_reg_n_0_[17]\,
      O => \S2_delay3[19]_i_3_n_0\
    );
\S2_delay3[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[23]\,
      I1 => \S1_down_delay3_reg_n_0_[23]\,
      O => \S2_delay3[23]_i_2_n_0\
    );
\S2_delay3[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[21]\,
      I1 => \S1_down_delay3_reg_n_0_[21]\,
      O => \S2_delay3[23]_i_3_n_0\
    );
\S2_delay3[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[20]\,
      I1 => \S1_down_delay3_reg_n_0_[20]\,
      O => \S2_delay3[23]_i_4_n_0\
    );
\S2_delay3[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[25]\,
      O => \S2_delay3[26]_i_2_n_0\
    );
\S2_delay3[26]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[25]\,
      I1 => \S1_down_delay3_reg_n_0_[25]\,
      O => \S2_delay3[26]_i_3__0_n_0\
    );
\S2_delay3[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_up_delay3_reg_n_0_[24]\,
      I1 => \S1_down_delay3_reg_n_0_[24]\,
      O => \S2_delay3[26]_i_4_n_0\
    );
\S2_delay3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[15]_i_1_n_6\,
      Q => \S2_delay3_reg_n_0_[13]\
    );
\S2_delay3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[15]_i_1_n_5\,
      Q => S2_delay3(14)
    );
\S2_delay3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[15]_i_1_n_4\,
      Q => S2_delay3(15)
    );
\S2_delay3_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay3_reg[15]_i_2_n_0\,
      CO(3) => \S2_delay3_reg[15]_i_1_n_0\,
      CO(2) => \S2_delay3_reg[15]_i_1_n_1\,
      CO(1) => \S2_delay3_reg[15]_i_1_n_2\,
      CO(0) => \S2_delay3_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay3_reg_n_0_[15]\,
      DI(2) => \S1_up_delay3_reg_n_0_[14]\,
      DI(1) => \S1_up_delay3_reg_n_0_[13]\,
      DI(0) => \S1_up_delay3_reg_n_0_[12]\,
      O(3) => \S2_delay3_reg[15]_i_1_n_4\,
      O(2) => \S2_delay3_reg[15]_i_1_n_5\,
      O(1) => \S2_delay3_reg[15]_i_1_n_6\,
      O(0) => \NLW_S2_delay3_reg[15]_i_1_O_UNCONNECTED\(0),
      S(3) => \S2_delay3[15]_i_3_n_0\,
      S(2) => \S2_delay3[15]_i_4_n_0\,
      S(1) => \S1_up_delay3_reg_n_0_[13]\,
      S(0) => \S1_up_delay3_reg_n_0_[12]\
    );
\S2_delay3_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay3_reg[15]_i_5_n_0\,
      CO(3) => \S2_delay3_reg[15]_i_2_n_0\,
      CO(2) => \S2_delay3_reg[15]_i_2_n_1\,
      CO(1) => \S2_delay3_reg[15]_i_2_n_2\,
      CO(0) => \S2_delay3_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay3_reg_n_0_[11]\,
      DI(2) => \S1_up_delay3_reg_n_0_[10]\,
      DI(1) => \S1_up_delay3_reg_n_0_[9]\,
      DI(0) => \S1_up_delay3_reg_n_0_[8]\,
      O(3 downto 0) => \NLW_S2_delay3_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay3[15]_i_6_n_0\,
      S(2) => \S1_up_delay3_reg_n_0_[10]\,
      S(1) => \S2_delay3[15]_i_7_n_0\,
      S(0) => \S1_up_delay3_reg_n_0_[8]\
    );
\S2_delay3_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \S2_delay3_reg[15]_i_5_n_0\,
      CO(2) => \S2_delay3_reg[15]_i_5_n_1\,
      CO(1) => \S2_delay3_reg[15]_i_5_n_2\,
      CO(0) => \S2_delay3_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay3_reg_n_0_[7]\,
      DI(2) => \S1_up_delay3_reg_n_0_[6]\,
      DI(1) => \S1_up_delay3_reg_n_0_[5]\,
      DI(0) => \S1_up_delay3_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_S2_delay3_reg[15]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \S2_delay3[15]_i_8_n_0\,
      S(2) => \S1_up_delay3_reg_n_0_[6]\,
      S(1) => \S2_delay3[15]_i_9_n_0\,
      S(0) => \S2_delay3[15]_i_10_n_0\
    );
\S2_delay3_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[19]_i_1_n_7\,
      Q => S2_delay3(16)
    );
\S2_delay3_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[19]_i_1_n_6\,
      Q => S2_delay3(17)
    );
\S2_delay3_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[19]_i_1_n_5\,
      Q => S2_delay3(18)
    );
\S2_delay3_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[19]_i_1_n_4\,
      Q => S2_delay3(19)
    );
\S2_delay3_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay3_reg[15]_i_1_n_0\,
      CO(3) => \S2_delay3_reg[19]_i_1_n_0\,
      CO(2) => \S2_delay3_reg[19]_i_1_n_1\,
      CO(1) => \S2_delay3_reg[19]_i_1_n_2\,
      CO(0) => \S2_delay3_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay3_reg_n_0_[19]\,
      DI(2) => \S1_up_delay3_reg_n_0_[18]\,
      DI(1) => \S1_up_delay3_reg_n_0_[17]\,
      DI(0) => \S1_up_delay3_reg_n_0_[16]\,
      O(3) => \S2_delay3_reg[19]_i_1_n_4\,
      O(2) => \S2_delay3_reg[19]_i_1_n_5\,
      O(1) => \S2_delay3_reg[19]_i_1_n_6\,
      O(0) => \S2_delay3_reg[19]_i_1_n_7\,
      S(3) => \S2_delay3[19]_i_2_n_0\,
      S(2) => \S1_up_delay3_reg_n_0_[18]\,
      S(1) => \S2_delay3[19]_i_3_n_0\,
      S(0) => \S1_up_delay3_reg_n_0_[16]\
    );
\S2_delay3_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[23]_i_1_n_7\,
      Q => S2_delay3(20)
    );
\S2_delay3_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[23]_i_1_n_6\,
      Q => S2_delay3(21)
    );
\S2_delay3_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[23]_i_1_n_5\,
      Q => S2_delay3(22)
    );
\S2_delay3_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[23]_i_1_n_4\,
      Q => S2_delay3(23)
    );
\S2_delay3_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay3_reg[19]_i_1_n_0\,
      CO(3) => \S2_delay3_reg[23]_i_1_n_0\,
      CO(2) => \S2_delay3_reg[23]_i_1_n_1\,
      CO(1) => \S2_delay3_reg[23]_i_1_n_2\,
      CO(0) => \S2_delay3_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \S1_up_delay3_reg_n_0_[23]\,
      DI(2) => \S1_up_delay3_reg_n_0_[22]\,
      DI(1) => \S1_up_delay3_reg_n_0_[21]\,
      DI(0) => \S1_up_delay3_reg_n_0_[20]\,
      O(3) => \S2_delay3_reg[23]_i_1_n_4\,
      O(2) => \S2_delay3_reg[23]_i_1_n_5\,
      O(1) => \S2_delay3_reg[23]_i_1_n_6\,
      O(0) => \S2_delay3_reg[23]_i_1_n_7\,
      S(3) => \S2_delay3[23]_i_2_n_0\,
      S(2) => \S1_up_delay3_reg_n_0_[22]\,
      S(1) => \S2_delay3[23]_i_3_n_0\,
      S(0) => \S2_delay3[23]_i_4_n_0\
    );
\S2_delay3_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[26]_i_1_n_7\,
      Q => S2_delay3(24)
    );
\S2_delay3_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[26]_i_1_n_6\,
      Q => S2_delay3(25)
    );
\S2_delay3_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \S2_delay3_reg[26]_i_1_n_5\,
      Q => \S2_delay3_reg_n_0_[26]\
    );
\S2_delay3_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S2_delay3_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_S2_delay3_reg[26]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \S2_delay3_reg[26]_i_1_n_2\,
      CO(0) => \S2_delay3_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \S2_delay3[26]_i_2_n_0\,
      DI(0) => \S1_up_delay3_reg_n_0_[24]\,
      O(3) => \NLW_S2_delay3_reg[26]_i_1_O_UNCONNECTED\(3),
      O(2) => \S2_delay3_reg[26]_i_1_n_5\,
      O(1) => \S2_delay3_reg[26]_i_1_n_6\,
      O(0) => \S2_delay3_reg[26]_i_1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \S2_delay3[26]_i_3__0_n_0\,
      S(0) => \S2_delay3[26]_i_4_n_0\
    );
\cast_delay1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8FFFFF8"
    )
        port map (
      I0 => \cast_delay1[3]_i_2__0_n_0\,
      I1 => \cast_delay1[0]_i_2_n_0\,
      I2 => \cast_delay1[7]_i_2__0_n_0\,
      I3 => \S2_delay1_reg_n_0_[13]\,
      I4 => p_1_in(0),
      I5 => \S2_delay1_reg_n_0_[26]\,
      O => \cast_delay1[0]_i_1__0_n_0\
    );
\cast_delay1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      O => \cast_delay1[0]_i_2_n_0\
    );
\cast_delay1[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F414141"
    )
        port map (
      I0 => \S2_delay1_reg_n_0_[26]\,
      I1 => p_1_in(1),
      I2 => \cast_delay1[1]_i_2_n_0\,
      I3 => \cast_delay1[3]_i_2__0_n_0\,
      I4 => \cast_delay1[1]_i_3_n_0\,
      I5 => \cast_delay1[7]_i_2__0_n_0\,
      O => \cast_delay1[1]_i_1__0_n_0\
    );
\cast_delay1[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \S2_delay1_reg_n_0_[13]\,
      I1 => p_1_in(0),
      O => \cast_delay1[1]_i_2_n_0\
    );
\cast_delay1[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(3),
      O => \cast_delay1[1]_i_3_n_0\
    );
\cast_delay1[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0F0F8F8F8FF"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \cast_delay1[3]_i_2__0_n_0\,
      I2 => \cast_delay1[7]_i_2__0_n_0\,
      I3 => \S2_delay1_reg_n_0_[26]\,
      I4 => p_1_in(2),
      I5 => \cast_delay1[2]_i_2_n_0\,
      O => \cast_delay1[2]_i_1__0_n_0\
    );
\cast_delay1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \S2_delay1_reg_n_0_[13]\,
      I2 => p_1_in(1),
      O => \cast_delay1[2]_i_2_n_0\
    );
\cast_delay1[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF1"
    )
        port map (
      I0 => \S2_delay1_reg_n_0_[26]\,
      I1 => p_1_in(3),
      I2 => \cast_delay1[7]_i_2__0_n_0\,
      I3 => \cast_delay1[3]_i_2__0_n_0\,
      I4 => \cast_delay1[3]_i_3_n_0\,
      O => \cast_delay1[3]_i_1__0_n_0\
    );
\cast_delay1[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \S2_delay1_reg_n_0_[26]\,
      I2 => p_1_in(6),
      I3 => p_1_in(7),
      I4 => p_1_in(4),
      O => \cast_delay1[3]_i_2__0_n_0\
    );
\cast_delay1[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \S2_delay1_reg_n_0_[13]\,
      I2 => p_1_in(0),
      I3 => p_1_in(2),
      O => \cast_delay1[3]_i_3_n_0\
    );
\cast_delay1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF1"
    )
        port map (
      I0 => \S2_delay1_reg_n_0_[26]\,
      I1 => p_1_in(4),
      I2 => \cast_delay1[7]_i_2__0_n_0\,
      I3 => \cast_delay1[4]_i_2__0_n_0\,
      I4 => \cast_delay1[4]_i_3_n_0\,
      O => \cast_delay1[4]_i_1__0_n_0\
    );
\cast_delay1[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      I2 => \S2_delay1_reg_n_0_[26]\,
      I3 => p_1_in(5),
      O => \cast_delay1[4]_i_2__0_n_0\
    );
\cast_delay1[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(0),
      I2 => \S2_delay1_reg_n_0_[13]\,
      I3 => p_1_in(1),
      I4 => p_1_in(3),
      O => \cast_delay1[4]_i_3_n_0\
    );
\cast_delay1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEAAAFF"
    )
        port map (
      I0 => \cast_delay1[7]_i_2__0_n_0\,
      I1 => p_1_in(7),
      I2 => p_1_in(6),
      I3 => \cast_delay1[7]_i_3__0_n_0\,
      I4 => p_1_in(5),
      I5 => \S2_delay1_reg_n_0_[26]\,
      O => \cast_delay1[5]_i_1__0_n_0\
    );
\cast_delay1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33003122"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \S2_delay1_reg_n_0_[26]\,
      I2 => p_1_in(7),
      I3 => p_1_in(6),
      I4 => \cast_delay1[7]_i_3__0_n_0\,
      I5 => \cast_delay1[7]_i_2__0_n_0\,
      O => \cast_delay1[6]_i_1__0_n_0\
    );
\cast_delay1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEEAAEEAAEE"
    )
        port map (
      I0 => \cast_delay1[7]_i_2__0_n_0\,
      I1 => p_1_in(7),
      I2 => \cast_delay1[7]_i_3__0_n_0\,
      I3 => \S2_delay1_reg_n_0_[26]\,
      I4 => p_1_in(5),
      I5 => p_1_in(6),
      O => \cast_delay1[7]_i_1__0_n_0\
    );
\cast_delay1[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => p_2_in(2),
      I1 => p_2_in(3),
      I2 => p_2_in(0),
      I3 => p_2_in(1),
      I4 => \S2_delay1_reg_n_0_[26]\,
      O => \cast_delay1[7]_i_2__0_n_0\
    );
\cast_delay1[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(1),
      I2 => \S2_delay1_reg_n_0_[13]\,
      I3 => p_1_in(0),
      I4 => p_1_in(2),
      I5 => p_1_in(4),
      O => \cast_delay1[7]_i_3__0_n_0\
    );
\cast_delay1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay1[0]_i_1__0_n_0\,
      Q => \cast_delay1_reg_n_0_[0]\
    );
\cast_delay1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay1[1]_i_1__0_n_0\,
      Q => \cast_delay1_reg_n_0_[1]\
    );
\cast_delay1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay1[2]_i_1__0_n_0\,
      Q => \cast_delay1_reg_n_0_[2]\
    );
\cast_delay1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay1[3]_i_1__0_n_0\,
      Q => \cast_delay1_reg_n_0_[3]\
    );
\cast_delay1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay1[4]_i_1__0_n_0\,
      Q => \cast_delay1_reg_n_0_[4]\
    );
\cast_delay1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay1[5]_i_1__0_n_0\,
      Q => \cast_delay1_reg_n_0_[5]\
    );
\cast_delay1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay1[6]_i_1__0_n_0\,
      Q => \cast_delay1_reg_n_0_[6]\
    );
\cast_delay1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay1[7]_i_1__0_n_0\,
      Q => \cast_delay1_reg_n_0_[7]\
    );
\cast_delay2[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8FFFFF8"
    )
        port map (
      I0 => \cast_delay2[3]_i_2__0_n_0\,
      I1 => \cast_delay2[0]_i_2_n_0\,
      I2 => \cast_delay2[7]_i_2__0_n_0\,
      I3 => \S2_delay2_reg_n_0_[13]\,
      I4 => S2_delay2(14),
      I5 => \S2_delay2_reg_n_0_[26]\,
      O => \cast_delay2[0]_i_1__0_n_0\
    );
\cast_delay2[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => S2_delay2(15),
      I1 => S2_delay2(14),
      I2 => S2_delay2(17),
      I3 => S2_delay2(16),
      O => \cast_delay2[0]_i_2_n_0\
    );
\cast_delay2[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F414141"
    )
        port map (
      I0 => \S2_delay2_reg_n_0_[26]\,
      I1 => S2_delay2(15),
      I2 => \cast_delay2[1]_i_2_n_0\,
      I3 => \cast_delay2[3]_i_2__0_n_0\,
      I4 => \cast_delay2[1]_i_3_n_0\,
      I5 => \cast_delay2[7]_i_2__0_n_0\,
      O => \cast_delay2[1]_i_1__0_n_0\
    );
\cast_delay2[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \S2_delay2_reg_n_0_[13]\,
      I1 => S2_delay2(14),
      O => \cast_delay2[1]_i_2_n_0\
    );
\cast_delay2[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S2_delay2(16),
      I1 => S2_delay2(17),
      O => \cast_delay2[1]_i_3_n_0\
    );
\cast_delay2[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0F0F8F8F8FF"
    )
        port map (
      I0 => S2_delay2(17),
      I1 => \cast_delay2[3]_i_2__0_n_0\,
      I2 => \cast_delay2[7]_i_2__0_n_0\,
      I3 => \S2_delay2_reg_n_0_[26]\,
      I4 => S2_delay2(16),
      I5 => \cast_delay2[2]_i_2_n_0\,
      O => \cast_delay2[2]_i_1__0_n_0\
    );
\cast_delay2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => S2_delay2(14),
      I1 => \S2_delay2_reg_n_0_[13]\,
      I2 => S2_delay2(15),
      O => \cast_delay2[2]_i_2_n_0\
    );
\cast_delay2[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF1"
    )
        port map (
      I0 => \S2_delay2_reg_n_0_[26]\,
      I1 => S2_delay2(17),
      I2 => \cast_delay2[7]_i_2__0_n_0\,
      I3 => \cast_delay2[3]_i_2__0_n_0\,
      I4 => \cast_delay2[3]_i_3_n_0\,
      O => \cast_delay2[3]_i_1__0_n_0\
    );
\cast_delay2[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => S2_delay2(19),
      I1 => \S2_delay2_reg_n_0_[26]\,
      I2 => S2_delay2(20),
      I3 => S2_delay2(21),
      I4 => S2_delay2(18),
      O => \cast_delay2[3]_i_2__0_n_0\
    );
\cast_delay2[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => S2_delay2(15),
      I1 => \S2_delay2_reg_n_0_[13]\,
      I2 => S2_delay2(14),
      I3 => S2_delay2(16),
      O => \cast_delay2[3]_i_3_n_0\
    );
\cast_delay2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF1"
    )
        port map (
      I0 => \S2_delay2_reg_n_0_[26]\,
      I1 => S2_delay2(18),
      I2 => \cast_delay2[7]_i_2__0_n_0\,
      I3 => \cast_delay2[4]_i_2__0_n_0\,
      I4 => \cast_delay2[4]_i_3_n_0\,
      O => \cast_delay2[4]_i_1__0_n_0\
    );
\cast_delay2[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => S2_delay2(21),
      I1 => S2_delay2(20),
      I2 => \S2_delay2_reg_n_0_[26]\,
      I3 => S2_delay2(19),
      O => \cast_delay2[4]_i_2__0_n_0\
    );
\cast_delay2[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => S2_delay2(16),
      I1 => S2_delay2(14),
      I2 => \S2_delay2_reg_n_0_[13]\,
      I3 => S2_delay2(15),
      I4 => S2_delay2(17),
      O => \cast_delay2[4]_i_3_n_0\
    );
\cast_delay2[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEAAAFF"
    )
        port map (
      I0 => \cast_delay2[7]_i_2__0_n_0\,
      I1 => S2_delay2(21),
      I2 => S2_delay2(20),
      I3 => \cast_delay2[7]_i_3__0_n_0\,
      I4 => S2_delay2(19),
      I5 => \S2_delay2_reg_n_0_[26]\,
      O => \cast_delay2[5]_i_1__0_n_0\
    );
\cast_delay2[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33003122"
    )
        port map (
      I0 => S2_delay2(19),
      I1 => \S2_delay2_reg_n_0_[26]\,
      I2 => S2_delay2(21),
      I3 => S2_delay2(20),
      I4 => \cast_delay2[7]_i_3__0_n_0\,
      I5 => \cast_delay2[7]_i_2__0_n_0\,
      O => \cast_delay2[6]_i_1__0_n_0\
    );
\cast_delay2[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEEAAEEAAEE"
    )
        port map (
      I0 => \cast_delay2[7]_i_2__0_n_0\,
      I1 => S2_delay2(21),
      I2 => \cast_delay2[7]_i_3__0_n_0\,
      I3 => \S2_delay2_reg_n_0_[26]\,
      I4 => S2_delay2(19),
      I5 => S2_delay2(20),
      O => \cast_delay2[7]_i_1__0_n_0\
    );
\cast_delay2[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => S2_delay2(24),
      I1 => S2_delay2(25),
      I2 => S2_delay2(22),
      I3 => S2_delay2(23),
      I4 => \S2_delay2_reg_n_0_[26]\,
      O => \cast_delay2[7]_i_2__0_n_0\
    );
\cast_delay2[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => S2_delay2(17),
      I1 => S2_delay2(15),
      I2 => \S2_delay2_reg_n_0_[13]\,
      I3 => S2_delay2(14),
      I4 => S2_delay2(16),
      I5 => S2_delay2(18),
      O => \cast_delay2[7]_i_3__0_n_0\
    );
\cast_delay2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay2[0]_i_1__0_n_0\,
      Q => \cast_delay2_reg_n_0_[0]\
    );
\cast_delay2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay2[1]_i_1__0_n_0\,
      Q => \cast_delay2_reg_n_0_[1]\
    );
\cast_delay2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay2[2]_i_1__0_n_0\,
      Q => \cast_delay2_reg_n_0_[2]\
    );
\cast_delay2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay2[3]_i_1__0_n_0\,
      Q => \cast_delay2_reg_n_0_[3]\
    );
\cast_delay2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay2[4]_i_1__0_n_0\,
      Q => \cast_delay2_reg_n_0_[4]\
    );
\cast_delay2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay2[5]_i_1__0_n_0\,
      Q => \cast_delay2_reg_n_0_[5]\
    );
\cast_delay2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay2[6]_i_1__0_n_0\,
      Q => \cast_delay2_reg_n_0_[6]\
    );
\cast_delay2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay2[7]_i_1__0_n_0\,
      Q => \cast_delay2_reg_n_0_[7]\
    );
\cast_delay3[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8FFFFF8"
    )
        port map (
      I0 => \cast_delay3[3]_i_2__0_n_0\,
      I1 => \cast_delay3[0]_i_2_n_0\,
      I2 => \cast_delay3[7]_i_2__0_n_0\,
      I3 => \S2_delay3_reg_n_0_[13]\,
      I4 => S2_delay3(14),
      I5 => \S2_delay3_reg_n_0_[26]\,
      O => \cast_delay3[0]_i_1__0_n_0\
    );
\cast_delay3[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => S2_delay3(15),
      I1 => S2_delay3(14),
      I2 => S2_delay3(17),
      I3 => S2_delay3(16),
      O => \cast_delay3[0]_i_2_n_0\
    );
\cast_delay3[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F414141"
    )
        port map (
      I0 => \S2_delay3_reg_n_0_[26]\,
      I1 => S2_delay3(15),
      I2 => \cast_delay3[1]_i_2_n_0\,
      I3 => \cast_delay3[3]_i_2__0_n_0\,
      I4 => \cast_delay3[1]_i_3_n_0\,
      I5 => \cast_delay3[7]_i_2__0_n_0\,
      O => \cast_delay3[1]_i_1__0_n_0\
    );
\cast_delay3[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \S2_delay3_reg_n_0_[13]\,
      I1 => S2_delay3(14),
      O => \cast_delay3[1]_i_2_n_0\
    );
\cast_delay3[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S2_delay3(16),
      I1 => S2_delay3(17),
      O => \cast_delay3[1]_i_3_n_0\
    );
\cast_delay3[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0F0F8F8F8FF"
    )
        port map (
      I0 => S2_delay3(17),
      I1 => \cast_delay3[3]_i_2__0_n_0\,
      I2 => \cast_delay3[7]_i_2__0_n_0\,
      I3 => \S2_delay3_reg_n_0_[26]\,
      I4 => S2_delay3(16),
      I5 => \cast_delay3[2]_i_2_n_0\,
      O => \cast_delay3[2]_i_1__0_n_0\
    );
\cast_delay3[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => S2_delay3(14),
      I1 => \S2_delay3_reg_n_0_[13]\,
      I2 => S2_delay3(15),
      O => \cast_delay3[2]_i_2_n_0\
    );
\cast_delay3[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF1"
    )
        port map (
      I0 => \S2_delay3_reg_n_0_[26]\,
      I1 => S2_delay3(17),
      I2 => \cast_delay3[7]_i_2__0_n_0\,
      I3 => \cast_delay3[3]_i_2__0_n_0\,
      I4 => \cast_delay3[3]_i_3_n_0\,
      O => \cast_delay3[3]_i_1__0_n_0\
    );
\cast_delay3[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => S2_delay3(19),
      I1 => \S2_delay3_reg_n_0_[26]\,
      I2 => S2_delay3(20),
      I3 => S2_delay3(21),
      I4 => S2_delay3(18),
      O => \cast_delay3[3]_i_2__0_n_0\
    );
\cast_delay3[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => S2_delay3(15),
      I1 => \S2_delay3_reg_n_0_[13]\,
      I2 => S2_delay3(14),
      I3 => S2_delay3(16),
      O => \cast_delay3[3]_i_3_n_0\
    );
\cast_delay3[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF1"
    )
        port map (
      I0 => \S2_delay3_reg_n_0_[26]\,
      I1 => S2_delay3(18),
      I2 => \cast_delay3[7]_i_2__0_n_0\,
      I3 => \cast_delay3[4]_i_2__0_n_0\,
      I4 => \cast_delay3[4]_i_3_n_0\,
      O => \cast_delay3[4]_i_1__0_n_0\
    );
\cast_delay3[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => S2_delay3(21),
      I1 => S2_delay3(20),
      I2 => \S2_delay3_reg_n_0_[26]\,
      I3 => S2_delay3(19),
      O => \cast_delay3[4]_i_2__0_n_0\
    );
\cast_delay3[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => S2_delay3(16),
      I1 => S2_delay3(14),
      I2 => \S2_delay3_reg_n_0_[13]\,
      I3 => S2_delay3(15),
      I4 => S2_delay3(17),
      O => \cast_delay3[4]_i_3_n_0\
    );
\cast_delay3[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEAAAFF"
    )
        port map (
      I0 => \cast_delay3[7]_i_2__0_n_0\,
      I1 => S2_delay3(21),
      I2 => S2_delay3(20),
      I3 => \cast_delay3[7]_i_3__0_n_0\,
      I4 => S2_delay3(19),
      I5 => \S2_delay3_reg_n_0_[26]\,
      O => \cast_delay3[5]_i_1__0_n_0\
    );
\cast_delay3[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33003122"
    )
        port map (
      I0 => S2_delay3(19),
      I1 => \S2_delay3_reg_n_0_[26]\,
      I2 => S2_delay3(21),
      I3 => S2_delay3(20),
      I4 => \cast_delay3[7]_i_3__0_n_0\,
      I5 => \cast_delay3[7]_i_2__0_n_0\,
      O => \cast_delay3[6]_i_1__0_n_0\
    );
\cast_delay3[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEEAAEEAAEE"
    )
        port map (
      I0 => \cast_delay3[7]_i_2__0_n_0\,
      I1 => S2_delay3(21),
      I2 => \cast_delay3[7]_i_3__0_n_0\,
      I3 => \S2_delay3_reg_n_0_[26]\,
      I4 => S2_delay3(19),
      I5 => S2_delay3(20),
      O => \cast_delay3[7]_i_1__0_n_0\
    );
\cast_delay3[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => S2_delay3(24),
      I1 => S2_delay3(25),
      I2 => S2_delay3(22),
      I3 => S2_delay3(23),
      I4 => \S2_delay3_reg_n_0_[26]\,
      O => \cast_delay3[7]_i_2__0_n_0\
    );
\cast_delay3[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => S2_delay3(17),
      I1 => S2_delay3(15),
      I2 => \S2_delay3_reg_n_0_[13]\,
      I3 => S2_delay3(14),
      I4 => S2_delay3(16),
      I5 => S2_delay3(18),
      O => \cast_delay3[7]_i_3__0_n_0\
    );
\cast_delay3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay3[0]_i_1__0_n_0\,
      Q => \cast_delay3_reg_n_0_[0]\
    );
\cast_delay3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay3[1]_i_1__0_n_0\,
      Q => \cast_delay3_reg_n_0_[1]\
    );
\cast_delay3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay3[2]_i_1__0_n_0\,
      Q => \cast_delay3_reg_n_0_[2]\
    );
\cast_delay3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay3[3]_i_1__0_n_0\,
      Q => \cast_delay3_reg_n_0_[3]\
    );
\cast_delay3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay3[4]_i_1__0_n_0\,
      Q => \cast_delay3_reg_n_0_[4]\
    );
\cast_delay3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay3[5]_i_1__0_n_0\,
      Q => \cast_delay3_reg_n_0_[5]\
    );
\cast_delay3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay3[6]_i_1__0_n_0\,
      Q => \cast_delay3_reg_n_0_[6]\
    );
\cast_delay3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \cast_delay3[7]_i_1__0_n_0\,
      Q => \cast_delay3_reg_n_0_[7]\
    );
gain_mul_temp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \multiInDelay11_reg_reg_n_0_[1][7]\,
      A(6) => \multiInDelay11_reg_reg_n_0_[1][6]\,
      A(5) => \multiInDelay11_reg_reg_n_0_[1][5]\,
      A(4) => \multiInDelay11_reg_reg_n_0_[1][4]\,
      A(3) => \multiInDelay11_reg_reg_n_0_[1][3]\,
      A(2) => \multiInDelay11_reg_reg_n_0_[1][2]\,
      A(1) => \multiInDelay11_reg_reg_n_0_[1][1]\,
      A(0) => \multiInDelay11_reg_reg_n_0_[1][0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000100101010000101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_gain_mul_temp_P_UNCONNECTED(47 downto 25),
      P(24) => gain_mul_temp_n_81,
      P(23) => gain_mul_temp_n_82,
      P(22) => gain_mul_temp_n_83,
      P(21) => gain_mul_temp_n_84,
      P(20) => gain_mul_temp_n_85,
      P(19) => gain_mul_temp_n_86,
      P(18) => gain_mul_temp_n_87,
      P(17) => gain_mul_temp_n_88,
      P(16) => gain_mul_temp_n_89,
      P(15) => gain_mul_temp_n_90,
      P(14) => gain_mul_temp_n_91,
      P(13) => gain_mul_temp_n_92,
      P(12) => gain_mul_temp_n_93,
      P(11) => gain_mul_temp_n_94,
      P(10) => gain_mul_temp_n_95,
      P(9) => gain_mul_temp_n_96,
      P(8) => gain_mul_temp_n_97,
      P(7) => gain_mul_temp_n_98,
      P(6) => gain_mul_temp_n_99,
      P(5) => gain_mul_temp_n_100,
      P(4) => gain_mul_temp_n_101,
      P(3) => gain_mul_temp_n_102,
      P(2) => gain_mul_temp_n_103,
      P(1) => gain_mul_temp_n_104,
      P(0) => gain_mul_temp_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_UNDERFLOW_UNCONNECTED
    );
gain_mul_temp_1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \multiInDelay13_reg_reg_n_0_[1][7]\,
      A(6) => \multiInDelay13_reg_reg_n_0_[1][6]\,
      A(5) => \multiInDelay13_reg_reg_n_0_[1][5]\,
      A(4) => \multiInDelay13_reg_reg_n_0_[1][4]\,
      A(3) => \multiInDelay13_reg_reg_n_0_[1][3]\,
      A(2) => \multiInDelay13_reg_reg_n_0_[1][2]\,
      A(1) => \multiInDelay13_reg_reg_n_0_[1][1]\,
      A(0) => \multiInDelay13_reg_reg_n_0_[1][0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000110011000100101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_1_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_gain_mul_temp_1_P_UNCONNECTED(47 downto 25),
      P(24) => gain_mul_temp_1_n_81,
      P(23) => gain_mul_temp_1_n_82,
      P(22) => gain_mul_temp_1_n_83,
      P(21) => gain_mul_temp_1_n_84,
      P(20) => gain_mul_temp_1_n_85,
      P(19) => gain_mul_temp_1_n_86,
      P(18) => gain_mul_temp_1_n_87,
      P(17) => gain_mul_temp_1_n_88,
      P(16) => gain_mul_temp_1_n_89,
      P(15) => gain_mul_temp_1_n_90,
      P(14) => gain_mul_temp_1_n_91,
      P(13) => gain_mul_temp_1_n_92,
      P(12) => gain_mul_temp_1_n_93,
      P(11) => gain_mul_temp_1_n_94,
      P(10) => gain_mul_temp_1_n_95,
      P(9) => gain_mul_temp_1_n_96,
      P(8) => gain_mul_temp_1_n_97,
      P(7) => gain_mul_temp_1_n_98,
      P(6) => gain_mul_temp_1_n_99,
      P(5) => gain_mul_temp_1_n_100,
      P(4) => gain_mul_temp_1_n_101,
      P(3) => gain_mul_temp_1_n_102,
      P(2) => gain_mul_temp_1_n_103,
      P(1) => gain_mul_temp_1_n_104,
      P(0) => gain_mul_temp_1_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_1_UNDERFLOW_UNCONNECTED
    );
gain_mul_temp_2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \multiInDelay22_reg_reg[1]_58\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111110011011101101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_2_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_gain_mul_temp_2_P_UNCONNECTED(47 downto 23),
      P(22) => gain_mul_temp_2_n_83,
      P(21) => gain_mul_temp_2_n_84,
      P(20) => gain_mul_temp_2_n_85,
      P(19) => gain_mul_temp_2_n_86,
      P(18) => gain_mul_temp_2_n_87,
      P(17) => gain_mul_temp_2_n_88,
      P(16) => gain_mul_temp_2_n_89,
      P(15) => gain_mul_temp_2_n_90,
      P(14) => gain_mul_temp_2_n_91,
      P(13) => gain_mul_temp_2_n_92,
      P(12) => gain_mul_temp_2_n_93,
      P(11) => gain_mul_temp_2_n_94,
      P(10) => gain_mul_temp_2_n_95,
      P(9) => gain_mul_temp_2_n_96,
      P(8) => gain_mul_temp_2_n_97,
      P(7) => gain_mul_temp_2_n_98,
      P(6) => gain_mul_temp_2_n_99,
      P(5) => gain_mul_temp_2_n_100,
      P(4) => gain_mul_temp_2_n_101,
      P(3) => gain_mul_temp_2_n_102,
      P(2) => gain_mul_temp_2_n_103,
      P(1) => gain_mul_temp_2_n_104,
      P(0) => gain_mul_temp_2_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_2_UNDERFLOW_UNCONNECTED
    );
gain_mul_temp_3: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \multiInDelay13_reg_reg_n_0_[1][7]\,
      A(6) => \multiInDelay13_reg_reg_n_0_[1][6]\,
      A(5) => \multiInDelay13_reg_reg_n_0_[1][5]\,
      A(4) => \multiInDelay13_reg_reg_n_0_[1][4]\,
      A(3) => \multiInDelay13_reg_reg_n_0_[1][3]\,
      A(2) => \multiInDelay13_reg_reg_n_0_[1][2]\,
      A(1) => \multiInDelay13_reg_reg_n_0_[1][1]\,
      A(0) => \multiInDelay13_reg_reg_n_0_[1][0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_3_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111100101111111000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_3_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_3_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_3_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_3_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_3_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_gain_mul_temp_3_P_UNCONNECTED(47 downto 24),
      P(23) => gain_mul_temp_3_n_82,
      P(22) => gain_mul_temp_3_n_83,
      P(21) => gain_mul_temp_3_n_84,
      P(20) => gain_mul_temp_3_n_85,
      P(19) => gain_mul_temp_3_n_86,
      P(18) => gain_mul_temp_3_n_87,
      P(17) => gain_mul_temp_3_n_88,
      P(16) => gain_mul_temp_3_n_89,
      P(15) => gain_mul_temp_3_n_90,
      P(14) => gain_mul_temp_3_n_91,
      P(13) => gain_mul_temp_3_n_92,
      P(12) => gain_mul_temp_3_n_93,
      P(11) => gain_mul_temp_3_n_94,
      P(10) => gain_mul_temp_3_n_95,
      P(9) => gain_mul_temp_3_n_96,
      P(8) => gain_mul_temp_3_n_97,
      P(7) => gain_mul_temp_3_n_98,
      P(6) => gain_mul_temp_3_n_99,
      P(5) => gain_mul_temp_3_n_100,
      P(4) => gain_mul_temp_3_n_101,
      P(3) => gain_mul_temp_3_n_102,
      P(2) => gain_mul_temp_3_n_103,
      P(1) => gain_mul_temp_3_n_104,
      P(0) => gain_mul_temp_3_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_3_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_3_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_3_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_3_UNDERFLOW_UNCONNECTED
    );
gain_mul_temp_4: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \multiInDelay22_reg_reg[1]_58\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_gain_mul_temp_4_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001000000100011010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_gain_mul_temp_4_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_gain_mul_temp_4_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_gain_mul_temp_4_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => IPCORE_CLK,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_gain_mul_temp_4_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_gain_mul_temp_4_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_gain_mul_temp_4_P_UNCONNECTED(47 downto 26),
      P(25) => gain_mul_temp_4_n_80,
      P(24) => gain_mul_temp_4_n_81,
      P(23) => gain_mul_temp_4_n_82,
      P(22) => gain_mul_temp_4_n_83,
      P(21) => gain_mul_temp_4_n_84,
      P(20) => gain_mul_temp_4_n_85,
      P(19) => gain_mul_temp_4_n_86,
      P(18) => gain_mul_temp_4_n_87,
      P(17) => gain_mul_temp_4_n_88,
      P(16) => gain_mul_temp_4_n_89,
      P(15) => gain_mul_temp_4_n_90,
      P(14) => gain_mul_temp_4_n_91,
      P(13) => gain_mul_temp_4_n_92,
      P(12) => gain_mul_temp_4_n_93,
      P(11) => gain_mul_temp_4_n_94,
      P(10) => gain_mul_temp_4_n_95,
      P(9) => gain_mul_temp_4_n_96,
      P(8) => gain_mul_temp_4_n_97,
      P(7) => gain_mul_temp_4_n_98,
      P(6) => gain_mul_temp_4_n_99,
      P(5) => gain_mul_temp_4_n_100,
      P(4) => gain_mul_temp_4_n_101,
      P(3) => gain_mul_temp_4_n_102,
      P(2) => gain_mul_temp_4_n_103,
      P(1) => gain_mul_temp_4_n_104,
      P(0) => gain_mul_temp_4_n_105,
      PATTERNBDETECT => NLW_gain_mul_temp_4_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_gain_mul_temp_4_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_gain_mul_temp_4_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_gain_mul_temp_4_UNDERFLOW_UNCONNECTED
    );
\hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10000",
      CE => E(0),
      CLK => IPCORE_CLK,
      D => top_user_ctrl_hEnd_1,
      Q => \hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11_n_0\,
      Q31 => \NLW_hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11_Q31_UNCONNECTED\
    );
\hEnd_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_12\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      D => \hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11_n_0\,
      Q => \hEnd_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_12_n_0\,
      R => '0'
    );
\hEnd_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_gate_n_0,
      Q => user_ctrl_hEnd
    );
hEnd_reg_reg_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_0,
      Q => hEnd_reg_reg_c_n_0
    );
hEnd_reg_reg_c_10: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_9_n_0,
      Q => hEnd_reg_reg_c_10_n_0
    );
hEnd_reg_reg_c_11: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_10_n_0,
      Q => hEnd_reg_reg_c_11_n_0
    );
hEnd_reg_reg_c_12: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_11_n_0,
      Q => hEnd_reg_reg_c_12_n_0
    );
hEnd_reg_reg_c_7: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_n_0,
      Q => hEnd_reg_reg_c_7_n_0
    );
hEnd_reg_reg_c_8: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_7_n_0,
      Q => hEnd_reg_reg_c_8_n_0
    );
hEnd_reg_reg_c_9: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEnd_reg_reg_c_8_n_0,
      Q => hEnd_reg_reg_c_9_n_0
    );
hEnd_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \hEnd_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_12_n_0\,
      I1 => hEnd_reg_reg_c_12_n_0,
      O => hEnd_reg_reg_gate_n_0
    );
\intdelay_reg_reg[4]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => E(0),
      CLK => IPCORE_CLK,
      D => Color_Space_Converter_out2_valid,
      Q => \intdelay_reg_reg[4]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0\
    );
\intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      D => \intdelay_reg_reg[4]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0\,
      Q => \intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0\,
      R => '0'
    );
\intdelay_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => intdelay_reg_reg_gate_n_0,
      Q => \intdelay_reg_reg_n_0_[6]\
    );
intdelay_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0\,
      I1 => \intdelay_reg_reg[6]_0\,
      O => intdelay_reg_reg_gate_n_0
    );
\multiInDelay11_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(0),
      Q => \multiInDelay11_reg_reg_n_0_[0][0]\
    );
\multiInDelay11_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(1),
      Q => \multiInDelay11_reg_reg_n_0_[0][1]\
    );
\multiInDelay11_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(2),
      Q => \multiInDelay11_reg_reg_n_0_[0][2]\
    );
\multiInDelay11_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(3),
      Q => \multiInDelay11_reg_reg_n_0_[0][3]\
    );
\multiInDelay11_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(4),
      Q => \multiInDelay11_reg_reg_n_0_[0][4]\
    );
\multiInDelay11_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(5),
      Q => \multiInDelay11_reg_reg_n_0_[0][5]\
    );
\multiInDelay11_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(6),
      Q => \multiInDelay11_reg_reg_n_0_[0][6]\
    );
\multiInDelay11_reg_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg[0][7]_0\(7),
      Q => \multiInDelay11_reg_reg_n_0_[0][7]\
    );
\multiInDelay11_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg_n_0_[0][0]\,
      Q => \multiInDelay11_reg_reg_n_0_[1][0]\
    );
\multiInDelay11_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg_n_0_[0][1]\,
      Q => \multiInDelay11_reg_reg_n_0_[1][1]\
    );
\multiInDelay11_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg_n_0_[0][2]\,
      Q => \multiInDelay11_reg_reg_n_0_[1][2]\
    );
\multiInDelay11_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg_n_0_[0][3]\,
      Q => \multiInDelay11_reg_reg_n_0_[1][3]\
    );
\multiInDelay11_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg_n_0_[0][4]\,
      Q => \multiInDelay11_reg_reg_n_0_[1][4]\
    );
\multiInDelay11_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg_n_0_[0][5]\,
      Q => \multiInDelay11_reg_reg_n_0_[1][5]\
    );
\multiInDelay11_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg_n_0_[0][6]\,
      Q => \multiInDelay11_reg_reg_n_0_[1][6]\
    );
\multiInDelay11_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay11_reg_reg_n_0_[0][7]\,
      Q => \multiInDelay11_reg_reg_n_0_[1][7]\
    );
\multiInDelay13_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(0),
      Q => \multiInDelay13_reg_reg_n_0_[0][0]\
    );
\multiInDelay13_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(1),
      Q => \multiInDelay13_reg_reg_n_0_[0][1]\
    );
\multiInDelay13_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(2),
      Q => \multiInDelay13_reg_reg_n_0_[0][2]\
    );
\multiInDelay13_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(3),
      Q => \multiInDelay13_reg_reg_n_0_[0][3]\
    );
\multiInDelay13_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(4),
      Q => \multiInDelay13_reg_reg_n_0_[0][4]\
    );
\multiInDelay13_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(5),
      Q => \multiInDelay13_reg_reg_n_0_[0][5]\
    );
\multiInDelay13_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(6),
      Q => \multiInDelay13_reg_reg_n_0_[0][6]\
    );
\multiInDelay13_reg_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(7),
      Q => \multiInDelay13_reg_reg_n_0_[0][7]\
    );
\multiInDelay13_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg_n_0_[0][0]\,
      Q => \multiInDelay13_reg_reg_n_0_[1][0]\
    );
\multiInDelay13_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg_n_0_[0][1]\,
      Q => \multiInDelay13_reg_reg_n_0_[1][1]\
    );
\multiInDelay13_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg_n_0_[0][2]\,
      Q => \multiInDelay13_reg_reg_n_0_[1][2]\
    );
\multiInDelay13_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg_n_0_[0][3]\,
      Q => \multiInDelay13_reg_reg_n_0_[1][3]\
    );
\multiInDelay13_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg_n_0_[0][4]\,
      Q => \multiInDelay13_reg_reg_n_0_[1][4]\
    );
\multiInDelay13_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg_n_0_[0][5]\,
      Q => \multiInDelay13_reg_reg_n_0_[1][5]\
    );
\multiInDelay13_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg_n_0_[0][6]\,
      Q => \multiInDelay13_reg_reg_n_0_[1][6]\
    );
\multiInDelay13_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay13_reg_reg_n_0_[0][7]\,
      Q => \multiInDelay13_reg_reg_n_0_[1][7]\
    );
\multiInDelay22_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0][7]_0\(0),
      Q => \multiInDelay22_reg_reg[0]_57\(0)
    );
\multiInDelay22_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0][7]_0\(1),
      Q => \multiInDelay22_reg_reg[0]_57\(1)
    );
\multiInDelay22_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0][7]_0\(2),
      Q => \multiInDelay22_reg_reg[0]_57\(2)
    );
\multiInDelay22_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0][7]_0\(3),
      Q => \multiInDelay22_reg_reg[0]_57\(3)
    );
\multiInDelay22_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0][7]_0\(4),
      Q => \multiInDelay22_reg_reg[0]_57\(4)
    );
\multiInDelay22_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0][7]_0\(5),
      Q => \multiInDelay22_reg_reg[0]_57\(5)
    );
\multiInDelay22_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0][7]_0\(6),
      Q => \multiInDelay22_reg_reg[0]_57\(6)
    );
\multiInDelay22_reg_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0][7]_0\(7),
      Q => \multiInDelay22_reg_reg[0]_57\(7)
    );
\multiInDelay22_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0]_57\(0),
      Q => \multiInDelay22_reg_reg[1]_58\(0)
    );
\multiInDelay22_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0]_57\(1),
      Q => \multiInDelay22_reg_reg[1]_58\(1)
    );
\multiInDelay22_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0]_57\(2),
      Q => \multiInDelay22_reg_reg[1]_58\(2)
    );
\multiInDelay22_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0]_57\(3),
      Q => \multiInDelay22_reg_reg[1]_58\(3)
    );
\multiInDelay22_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0]_57\(4),
      Q => \multiInDelay22_reg_reg[1]_58\(4)
    );
\multiInDelay22_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0]_57\(5),
      Q => \multiInDelay22_reg_reg[1]_58\(5)
    );
\multiInDelay22_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0]_57\(6),
      Q => \multiInDelay22_reg_reg[1]_58\(6)
    );
\multiInDelay22_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiInDelay22_reg_reg[0]_57\(7),
      Q => \multiInDelay22_reg_reg[1]_58\(7)
    );
\multiOutDelay11_reg[1][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_105,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][0]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_95,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][10]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_94,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][11]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_93,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][12]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_92,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][13]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_91,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][14]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_90,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][15]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_89,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][16]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_88,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][17]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_87,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][18]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_86,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][19]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_104,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][1]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_85,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][20]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_84,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][21]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_83,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][22]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_82,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][23]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_81,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][24]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_103,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][2]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_102,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][3]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_101,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][4]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_100,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][5]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_99,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][6]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_98,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][7]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_97,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][8]_i_1__0_n_0\
    );
\multiOutDelay11_reg[1][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_n_96,
      I1 => \multiOutDelay11_reg_reg[1][0]_0\,
      O => \multiOutDelay11_reg[1][9]_i_1__0_n_0\
    );
\multiOutDelay11_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][0]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][0]\
    );
\multiOutDelay11_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][10]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][10]\
    );
\multiOutDelay11_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][11]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][11]\
    );
\multiOutDelay11_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][12]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][12]\
    );
\multiOutDelay11_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][13]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][13]\
    );
\multiOutDelay11_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][14]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][14]\
    );
\multiOutDelay11_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][15]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][15]\
    );
\multiOutDelay11_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][16]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][16]\
    );
\multiOutDelay11_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][17]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][17]\
    );
\multiOutDelay11_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][18]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][18]\
    );
\multiOutDelay11_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][19]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][19]\
    );
\multiOutDelay11_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][1]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][1]\
    );
\multiOutDelay11_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][20]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][20]\
    );
\multiOutDelay11_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][21]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][21]\
    );
\multiOutDelay11_reg_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][22]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][22]\
    );
\multiOutDelay11_reg_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][23]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][23]\
    );
\multiOutDelay11_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][24]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][24]\
    );
\multiOutDelay11_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][2]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][2]\
    );
\multiOutDelay11_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][3]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][3]\
    );
\multiOutDelay11_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][4]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][4]\
    );
\multiOutDelay11_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][5]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][5]\
    );
\multiOutDelay11_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][6]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][6]\
    );
\multiOutDelay11_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][7]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][7]\
    );
\multiOutDelay11_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][8]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][8]\
    );
\multiOutDelay11_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay11_reg[1][9]_i_1__0_n_0\,
      Q => \multiOutDelay11_reg_reg_n_0_[1][9]\
    );
\multiOutDelay13_reg[1][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_105,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][0]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_95,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][10]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_94,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][11]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_93,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][12]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_92,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][13]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_91,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][14]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_90,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][15]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_89,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][16]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_88,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][17]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_87,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][18]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_86,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][19]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_104,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][1]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_85,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][20]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_84,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][21]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_83,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][22]_i_1_n_0\
    );
\multiOutDelay13_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_82,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][23]_i_1_n_0\
    );
\multiOutDelay13_reg[1][24]_inv_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => gain_mul_temp_1_n_81,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][24]_inv_i_1_n_0\
    );
\multiOutDelay13_reg[1][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_103,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][2]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_102,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][3]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_101,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][4]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_100,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][5]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_99,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][6]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_98,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][7]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_97,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][8]_i_1__0_n_0\
    );
\multiOutDelay13_reg[1][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_1_n_96,
      I1 => \multiOutDelay13_reg_reg[1][0]_0\,
      O => \multiOutDelay13_reg[1][9]_i_1__0_n_0\
    );
\multiOutDelay13_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][0]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][0]\
    );
\multiOutDelay13_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][10]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][10]\
    );
\multiOutDelay13_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][11]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][11]\
    );
\multiOutDelay13_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][12]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][12]\
    );
\multiOutDelay13_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][13]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][13]\
    );
\multiOutDelay13_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][14]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][14]\
    );
\multiOutDelay13_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][15]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][15]\
    );
\multiOutDelay13_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][16]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][16]\
    );
\multiOutDelay13_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][17]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][17]\
    );
\multiOutDelay13_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][18]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][18]\
    );
\multiOutDelay13_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][19]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][19]\
    );
\multiOutDelay13_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][1]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][1]\
    );
\multiOutDelay13_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][20]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][20]\
    );
\multiOutDelay13_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][21]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][21]\
    );
\multiOutDelay13_reg_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][22]_i_1_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][22]\
    );
\multiOutDelay13_reg_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][23]_i_1_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][23]\
    );
\multiOutDelay13_reg_reg[1][24]_inv\: unisim.vcomponents.FDPE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      D => \multiOutDelay13_reg[1][24]_inv_i_1_n_0\,
      PRE => reset_out,
      Q => \multiOutDelay13_reg_reg[1][24]_inv_n_0\
    );
\multiOutDelay13_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][2]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][2]\
    );
\multiOutDelay13_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][3]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][3]\
    );
\multiOutDelay13_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][4]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][4]\
    );
\multiOutDelay13_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][5]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][5]\
    );
\multiOutDelay13_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][6]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][6]\
    );
\multiOutDelay13_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][7]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][7]\
    );
\multiOutDelay13_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][8]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][8]\
    );
\multiOutDelay13_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay13_reg[1][9]_i_1__0_n_0\,
      Q => \multiOutDelay13_reg_reg_n_0_[1][9]\
    );
\multiOutDelay22_reg[1][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_105,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][0]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_95,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][10]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_94,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][11]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_93,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][12]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_92,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][13]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_91,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][14]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_90,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][15]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_89,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][16]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_88,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][17]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_87,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][18]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_86,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][19]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_104,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][1]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_85,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][20]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_84,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][21]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_83,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][24]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_103,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][2]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_102,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][3]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_101,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][4]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_100,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][5]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_99,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][6]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_98,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][7]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_97,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][8]_i_1__0_n_0\
    );
\multiOutDelay22_reg[1][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_2_n_96,
      I1 => \multiOutDelay22_reg_reg[1][0]_0\,
      O => \multiOutDelay22_reg[1][9]_i_1__0_n_0\
    );
\multiOutDelay22_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][0]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][0]\
    );
\multiOutDelay22_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][10]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][10]\
    );
\multiOutDelay22_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][11]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][11]\
    );
\multiOutDelay22_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][12]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][12]\
    );
\multiOutDelay22_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][13]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][13]\
    );
\multiOutDelay22_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][14]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][14]\
    );
\multiOutDelay22_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][15]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][15]\
    );
\multiOutDelay22_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][16]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][16]\
    );
\multiOutDelay22_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][17]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][17]\
    );
\multiOutDelay22_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][18]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][18]\
    );
\multiOutDelay22_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][19]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][19]\
    );
\multiOutDelay22_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][1]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][1]\
    );
\multiOutDelay22_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][20]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][20]\
    );
\multiOutDelay22_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][21]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][21]\
    );
\multiOutDelay22_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][24]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][24]\
    );
\multiOutDelay22_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][2]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][2]\
    );
\multiOutDelay22_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][3]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][3]\
    );
\multiOutDelay22_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][4]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][4]\
    );
\multiOutDelay22_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][5]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][5]\
    );
\multiOutDelay22_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][6]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][6]\
    );
\multiOutDelay22_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][7]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][7]\
    );
\multiOutDelay22_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][8]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][8]\
    );
\multiOutDelay22_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay22_reg[1][9]_i_1__0_n_0\,
      Q => \multiOutDelay22_reg_reg_n_0_[1][9]\
    );
\multiOutDelay23_reg[1][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_105,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][0]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_95,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][10]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_94,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][11]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_93,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][12]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_92,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][13]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_91,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][14]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_90,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][15]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_89,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][16]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_88,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][17]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_87,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][18]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_86,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][19]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_104,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][1]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_85,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][20]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_84,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][21]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_83,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][22]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_82,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][24]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_103,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][2]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_102,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][3]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_101,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][4]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_100,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][5]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_99,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][6]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_98,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][7]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_97,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][8]_i_1__0_n_0\
    );
\multiOutDelay23_reg[1][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_3_n_96,
      I1 => \multiOutDelay23_reg_reg[1][0]_0\,
      O => \multiOutDelay23_reg[1][9]_i_1__0_n_0\
    );
\multiOutDelay23_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][0]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][0]\
    );
\multiOutDelay23_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][10]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][10]\
    );
\multiOutDelay23_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][11]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][11]\
    );
\multiOutDelay23_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][12]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][12]\
    );
\multiOutDelay23_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][13]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][13]\
    );
\multiOutDelay23_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][14]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][14]\
    );
\multiOutDelay23_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][15]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][15]\
    );
\multiOutDelay23_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][16]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][16]\
    );
\multiOutDelay23_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][17]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][17]\
    );
\multiOutDelay23_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][18]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][18]\
    );
\multiOutDelay23_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][19]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][19]\
    );
\multiOutDelay23_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][1]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][1]\
    );
\multiOutDelay23_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][20]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][20]\
    );
\multiOutDelay23_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][21]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][21]\
    );
\multiOutDelay23_reg_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][22]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][22]\
    );
\multiOutDelay23_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][24]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][24]\
    );
\multiOutDelay23_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][2]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][2]\
    );
\multiOutDelay23_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][3]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][3]\
    );
\multiOutDelay23_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][4]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][4]\
    );
\multiOutDelay23_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][5]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][5]\
    );
\multiOutDelay23_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][6]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][6]\
    );
\multiOutDelay23_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][7]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][7]\
    );
\multiOutDelay23_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][8]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][8]\
    );
\multiOutDelay23_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay23_reg[1][9]_i_1__0_n_0\,
      Q => \multiOutDelay23_reg_reg_n_0_[1][9]\
    );
\multiOutDelay32_reg[1][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_105,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][0]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_95,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][10]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_94,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][11]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_93,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][12]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_92,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][13]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_91,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][14]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_90,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][15]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_89,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][16]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_88,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][17]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_87,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][18]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_86,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][19]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_104,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][1]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_85,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][20]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_84,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][21]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_83,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][22]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_82,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][23]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_81,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][24]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_103,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][2]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_102,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][3]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_101,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][4]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_100,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][5]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_99,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][6]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_98,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][7]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_97,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][8]_i_1__0_n_0\
    );
\multiOutDelay32_reg[1][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gain_mul_temp_4_n_96,
      I1 => \multiOutDelay32_reg_reg[1][0]_0\,
      O => \multiOutDelay32_reg[1][9]_i_1__0_n_0\
    );
\multiOutDelay32_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][0]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][0]\
    );
\multiOutDelay32_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][10]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][10]\
    );
\multiOutDelay32_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][11]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][11]\
    );
\multiOutDelay32_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][12]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][12]\
    );
\multiOutDelay32_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][13]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][13]\
    );
\multiOutDelay32_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][14]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][14]\
    );
\multiOutDelay32_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][15]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][15]\
    );
\multiOutDelay32_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][16]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][16]\
    );
\multiOutDelay32_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][17]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][17]\
    );
\multiOutDelay32_reg_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][18]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][18]\
    );
\multiOutDelay32_reg_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][19]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][19]\
    );
\multiOutDelay32_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][1]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][1]\
    );
\multiOutDelay32_reg_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][20]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][20]\
    );
\multiOutDelay32_reg_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][21]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][21]\
    );
\multiOutDelay32_reg_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][22]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][22]\
    );
\multiOutDelay32_reg_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][23]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][23]\
    );
\multiOutDelay32_reg_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][24]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][24]\
    );
\multiOutDelay32_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][2]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][2]\
    );
\multiOutDelay32_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][3]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][3]\
    );
\multiOutDelay32_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][4]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][4]\
    );
\multiOutDelay32_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][5]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][5]\
    );
\multiOutDelay32_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][6]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][6]\
    );
\multiOutDelay32_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][7]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][7]\
    );
\multiOutDelay32_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][8]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][8]\
    );
\multiOutDelay32_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \multiOutDelay32_reg[1][9]_i_1__0_n_0\,
      Q => \multiOutDelay32_reg_reg_n_0_[1][9]\
    );
\vStart_reg_reg[5]_srl8_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => E(0),
      CLK => IPCORE_CLK,
      D => \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_0\,
      Q => \vStart_reg_reg[5]_srl8_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0\
    );
\vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6\: unisim.vcomponents.FDRE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      D => \vStart_reg_reg[5]_srl8_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0\,
      Q => \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_n_0\,
      R => '0'
    );
\vStart_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => vStart_reg_reg_gate_n_0,
      Q => user_ctrl_vStart
    );
vStart_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_n_0\,
      I1 => \vStart_reg_reg[7]_0\,
      O => vStart_reg_reg_gate_n_0
    );
validOut_1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \intdelay_reg_reg_n_0_[6]\,
      Q => ctrlOut_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_adapter_in is
  port (
    top_user_ctrl_hEnd_1 : out STD_LOGIC;
    top_user_ctrl_vStart_1 : out STD_LOGIC;
    adapter_in_valid_out : out STD_LOGIC;
    stream_in_user_ready : out STD_LOGIC;
    \data_buf_delay_1_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_out_2_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    stream_in_user_valid : in STD_LOGIC;
    cond54 : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \numoflines_1_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \vlength_1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rd_ack : in STD_LOGIC;
    out_valid : in STD_LOGIC;
    stream_in_user_sof : in STD_LOGIC;
    fifo_rd_ack_reg : in STD_LOGIC;
    fifo_rd_ack_reg_0 : in STD_LOGIC;
    stream_in_user_eol : in STD_LOGIC;
    \data_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_adapter_in;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_adapter_in is
begin
u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_adapter_in_module
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      IPCORE_CLK => IPCORE_CLK,
      Q(12 downto 0) => Q(12 downto 0),
      S(3 downto 0) => S(3 downto 0),
      adapter_in_valid_out => adapter_in_valid_out,
      cond54 => cond54,
      \data_buf_delay_1_reg[23]_0\(23 downto 0) => \data_buf_delay_1_reg[23]\(23 downto 0),
      \data_out_2_reg[23]_0\(23 downto 0) => \data_out_2_reg[23]\(23 downto 0),
      \data_reg_reg[23]_0\(23 downto 0) => \data_reg_reg[23]\(23 downto 0),
      fifo_rd_ack => fifo_rd_ack,
      fifo_rd_ack_reg => fifo_rd_ack_reg,
      fifo_rd_ack_reg_0 => fifo_rd_ack_reg_0,
      \hlength_1_reg[11]_0\(3 downto 0) => \hlength_1_reg[11]\(3 downto 0),
      \hlength_1_reg[12]_0\(0) => \hlength_1_reg[12]\(0),
      \hlength_1_reg[7]_0\(3 downto 0) => \hlength_1_reg[7]\(3 downto 0),
      \numoflines_1_reg[12]_0\(12 downto 0) => \numoflines_1_reg[12]\(12 downto 0),
      out_valid => out_valid,
      p_7_in => p_7_in,
      reset_out => reset_out,
      stream_in_user_eol => stream_in_user_eol,
      stream_in_user_ready => stream_in_user_ready,
      stream_in_user_sof => stream_in_user_sof,
      stream_in_user_valid => stream_in_user_valid,
      top_user_ctrl_hEnd_1 => top_user_ctrl_hEnd_1,
      top_user_ctrl_vStart_1 => top_user_ctrl_vStart_1,
      \vlength_1_reg[11]_0\(3 downto 0) => \vlength_1_reg[11]\(3 downto 0),
      \vlength_1_reg[12]_0\(0) => \vlength_1_reg[12]\(0),
      \vlength_1_reg[3]_0\(3 downto 0) => \vlength_1_reg[3]\(3 downto 0),
      \vlength_1_reg[7]_0\(3 downto 0) => \vlength_1_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi_lite is
  port (
    FSM_sequential_axi_lite_rstate_reg : out STD_LOGIC;
    HDL_Counter_out10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_axi_lite_wstate_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI4_Lite_RDATA : out STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Lite_ARREADY : out STD_LOGIC;
    AXI4_Lite_AWREADY : out STD_LOGIC;
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_reg_axi_enable_1_1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_in : out STD_LOGIC;
    AXI4_Lite_ACLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    auto_ready_dut_enb : in STD_LOGIC;
    Color_Space_Converter_out2_vStart : in STD_LOGIC;
    \Delay5_bypass_delay_reg[2][0]\ : in STD_LOGIC;
    AXI4_Lite_WDATA : in STD_LOGIC_VECTOR ( 12 downto 0 );
    AXI4_Lite_AWADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Lite_ARVALID : in STD_LOGIC;
    AXI4_Lite_ARADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Lite_RREADY : in STD_LOGIC;
    AXI4_Lite_AWVALID : in STD_LOGIC;
    AXI4_Lite_WVALID : in STD_LOGIC;
    AXI4_Lite_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI4_Lite_BREADY : in STD_LOGIC;
    AXI4_Lite_ARESETN : in STD_LOGIC;
    IPCORE_RESETN : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi_lite;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi_lite is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal read_reg_ip_timestamp : STD_LOGIC_VECTOR ( 30 to 30 );
  signal reg_enb_axi4_stream_video_slave_hporch_1_1 : STD_LOGIC;
  signal reg_enb_axi4_stream_video_slave_image_height_1_1 : STD_LOGIC;
  signal reg_enb_axi4_stream_video_slave_image_width_1_1 : STD_LOGIC;
  signal reg_enb_axi4_stream_video_slave_vporch_1_1 : STD_LOGIC;
  signal top_data_write : STD_LOGIC_VECTOR ( 0 to 0 );
  signal u_Segmentat_ip_axi_lite_module_inst_n_1 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_module_inst_n_10 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_module_inst_n_11 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_module_inst_n_12 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_module_inst_n_13 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_module_inst_n_2 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_module_inst_n_3 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_module_inst_n_4 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_module_inst_n_5 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_module_inst_n_6 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_module_inst_n_7 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_module_inst_n_8 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_module_inst_n_9 : STD_LOGIC;
  signal write_axi4_stream_video_slave_hporch : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal write_axi4_stream_video_slave_vporch : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal write_axi_enable : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]\(12 downto 0) <= \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]\(12 downto 0);
u_Segmentat_ip_addr_decoder_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_addr_decoder
     port map (
      AXI4_Lite_ACLK => AXI4_Lite_ACLK,
      Color_Space_Converter_out2_vStart => Color_Space_Converter_out2_vStart,
      \Delay5_bypass_delay_reg[2][0]\ => \Delay5_bypass_delay_reg[2][0]\,
      E(0) => E(0),
      HDL_Counter_out10 => HDL_Counter_out10,
      Q(12 downto 0) => \^q\(12 downto 0),
      S(3 downto 0) => S(3 downto 0),
      auto_ready_dut_enb => auto_ready_dut_enb,
      \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0\(12 downto 0) => write_axi4_stream_video_slave_hporch(12 downto 0),
      \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1\(0) => reg_enb_axi4_stream_video_slave_hporch_1_1,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0\(3 downto 0) => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\(3 downto 0),
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(12 downto 0) => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]\(12 downto 0),
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1\(0) => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(0),
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2\(0) => reg_enb_axi4_stream_video_slave_image_height_1_1,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0\(3 downto 0) => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\(3 downto 0),
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0\(3 downto 0) => \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\(3 downto 0),
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0\(3 downto 0) => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\(3 downto 0),
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0\(0) => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]\(0),
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1\(0) => reg_enb_axi4_stream_video_slave_image_width_1_1,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0\(3 downto 0) => \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\(3 downto 0),
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0\(12 downto 0) => write_axi4_stream_video_slave_vporch(12 downto 0),
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(12) => u_Segmentat_ip_axi_lite_module_inst_n_2,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(11) => u_Segmentat_ip_axi_lite_module_inst_n_3,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(10) => u_Segmentat_ip_axi_lite_module_inst_n_4,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(9) => u_Segmentat_ip_axi_lite_module_inst_n_5,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(8) => u_Segmentat_ip_axi_lite_module_inst_n_6,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(7) => u_Segmentat_ip_axi_lite_module_inst_n_7,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(6) => u_Segmentat_ip_axi_lite_module_inst_n_8,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(5) => u_Segmentat_ip_axi_lite_module_inst_n_9,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(4) => u_Segmentat_ip_axi_lite_module_inst_n_10,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(3) => u_Segmentat_ip_axi_lite_module_inst_n_11,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(2) => u_Segmentat_ip_axi_lite_module_inst_n_12,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(1) => u_Segmentat_ip_axi_lite_module_inst_n_13,
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1\(0) => top_data_write(0),
      \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2\(0) => reg_enb_axi4_stream_video_slave_vporch_1_1,
      data_reg_axi_enable_1_1_reg_0(0) => data_reg_axi_enable_1_1_reg(0),
      data_reg_axi_enable_1_1_reg_1 => u_Segmentat_ip_axi_lite_module_inst_n_1,
      read_reg_ip_timestamp(0) => read_reg_ip_timestamp(30),
      reset_out => reset_out,
      write_axi_enable => write_axi_enable
    );
u_Segmentat_ip_axi_lite_module_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi_lite_module
     port map (
      AXI4_Lite_ACLK => AXI4_Lite_ACLK,
      AXI4_Lite_ARADDR(13 downto 0) => AXI4_Lite_ARADDR(13 downto 0),
      AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,
      AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,
      AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,
      AXI4_Lite_AWADDR(13 downto 0) => AXI4_Lite_AWADDR(13 downto 0),
      AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,
      AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,
      AXI4_Lite_BREADY => AXI4_Lite_BREADY,
      AXI4_Lite_RDATA(13 downto 0) => AXI4_Lite_RDATA(13 downto 0),
      \AXI4_Lite_RDATA_1_reg[12]_0\(12 downto 0) => write_axi4_stream_video_slave_vporch(12 downto 0),
      \AXI4_Lite_RDATA_1_reg[12]_1\(12 downto 0) => write_axi4_stream_video_slave_hporch(12 downto 0),
      \AXI4_Lite_RDATA_1_reg[12]_2\(12 downto 0) => \^q\(12 downto 0),
      \AXI4_Lite_RDATA_1_reg[12]_3\(12 downto 0) => \^data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]\(12 downto 0),
      AXI4_Lite_RREADY => AXI4_Lite_RREADY,
      AXI4_Lite_WDATA(12 downto 0) => AXI4_Lite_WDATA(12 downto 0),
      AXI4_Lite_WSTRB(3 downto 0) => AXI4_Lite_WSTRB(3 downto 0),
      AXI4_Lite_WVALID => AXI4_Lite_WVALID,
      \FSM_onehot_axi_lite_wstate_reg[2]_0\(1 downto 0) => \FSM_onehot_axi_lite_wstate_reg[2]\(1 downto 0),
      FSM_sequential_axi_lite_rstate_reg_0 => FSM_sequential_axi_lite_rstate_reg,
      IPCORE_RESETN => IPCORE_RESETN,
      Q(12) => u_Segmentat_ip_axi_lite_module_inst_n_2,
      Q(11) => u_Segmentat_ip_axi_lite_module_inst_n_3,
      Q(10) => u_Segmentat_ip_axi_lite_module_inst_n_4,
      Q(9) => u_Segmentat_ip_axi_lite_module_inst_n_5,
      Q(8) => u_Segmentat_ip_axi_lite_module_inst_n_6,
      Q(7) => u_Segmentat_ip_axi_lite_module_inst_n_7,
      Q(6) => u_Segmentat_ip_axi_lite_module_inst_n_8,
      Q(5) => u_Segmentat_ip_axi_lite_module_inst_n_9,
      Q(4) => u_Segmentat_ip_axi_lite_module_inst_n_10,
      Q(3) => u_Segmentat_ip_axi_lite_module_inst_n_11,
      Q(2) => u_Segmentat_ip_axi_lite_module_inst_n_12,
      Q(1) => u_Segmentat_ip_axi_lite_module_inst_n_13,
      Q(0) => top_data_write(0),
      read_reg_ip_timestamp(0) => read_reg_ip_timestamp(30),
      reset_in => reset_in,
      \waddr_reg[2]_0\(0) => reg_enb_axi4_stream_video_slave_image_height_1_1,
      \waddr_reg[3]_0\(0) => reg_enb_axi4_stream_video_slave_image_width_1_1,
      \wdata_reg[0]_0\ => u_Segmentat_ip_axi_lite_module_inst_n_1,
      wr_enb_1_reg_0(0) => reg_enb_axi4_stream_video_slave_vporch_1_1,
      wr_enb_1_reg_1(0) => reg_enb_axi4_stream_video_slave_hporch_1_1,
      write_axi_enable => write_axi_enable
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_data is
  port (
    out_valid : out STD_LOGIC;
    cond54 : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_in_user_valid : out STD_LOGIC;
    AXI4_Stream_Video_Slave_TREADY : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    fifo_rd_ack : in STD_LOGIC;
    stream_in_user_sof : in STD_LOGIC;
    stream_in_user_eol : in STD_LOGIC;
    \data_buf_delay_1_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_data;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_data is
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal Q_next : STD_LOGIC;
  signal Q_next_1 : STD_LOGIC;
  signal \cache_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \cache_data_reg_n_0_[9]\ : STD_LOGIC;
  signal cache_valid : STD_LOGIC;
  signal cache_wr_en : STD_LOGIC;
  signal data_int : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \fifo_back_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_front_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal fifo_read_enable : STD_LOGIC;
  signal \fifo_sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[2]\ : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \fifo_valid_i_2__1_n_0\ : STD_LOGIC;
  signal \^out_valid\ : STD_LOGIC;
  signal \out_valid_i_1__3_n_0\ : STD_LOGIC;
  signal out_wr_en : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_0 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_1 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_10 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_11 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_12 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_13 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_14 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_15 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_16 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_17 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_18 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_19 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_2 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_20 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_21 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_22 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_23 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_3 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_4 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_5 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_6 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_7 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_8 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_data_classic_ram_n_9 : STD_LOGIC;
  signal w_d1 : STD_LOGIC;
  signal w_d2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal w_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI4_Stream_Video_Slave_TREADY_INST_0 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \cache_valid_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of cond10_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \data_buf_delay_1[21]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \data_buf_delay_1[22]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \data_buf_delay_1[23]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \fifo_back_indx[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \fifo_front_indx[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \fifo_front_indx[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \fifo_sample_count[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \fifo_sample_count[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \fifo_sample_count[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \fifo_valid_i_2__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of hend_output_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \out_valid_i_1__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of valid_reg_i_1 : label is "soft_lutpair87";
begin
  Q(23 downto 0) <= \^q\(23 downto 0);
  out_valid <= \^out_valid\;
AXI4_Stream_Video_Slave_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[2]\,
      O => AXI4_Stream_Video_Slave_TREADY
    );
\Out_1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => fifo_rd_ack,
      I3 => \^out_valid\,
      O => out_wr_en
    );
\Out_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_23,
      Q => \^q\(0)
    );
\Out_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_13,
      Q => \^q\(10)
    );
\Out_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_12,
      Q => \^q\(11)
    );
\Out_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_11,
      Q => \^q\(12)
    );
\Out_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_10,
      Q => \^q\(13)
    );
\Out_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_9,
      Q => \^q\(14)
    );
\Out_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_8,
      Q => \^q\(15)
    );
\Out_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_7,
      Q => \^q\(16)
    );
\Out_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_6,
      Q => \^q\(17)
    );
\Out_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_5,
      Q => \^q\(18)
    );
\Out_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_4,
      Q => \^q\(19)
    );
\Out_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_22,
      Q => \^q\(1)
    );
\Out_1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_3,
      Q => \^q\(20)
    );
\Out_1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_2,
      Q => \^q\(21)
    );
\Out_1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_1,
      Q => \^q\(22)
    );
\Out_1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_0,
      Q => \^q\(23)
    );
\Out_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_21,
      Q => \^q\(2)
    );
\Out_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_20,
      Q => \^q\(3)
    );
\Out_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_19,
      Q => \^q\(4)
    );
\Out_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_18,
      Q => \^q\(5)
    );
\Out_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_17,
      Q => \^q\(6)
    );
\Out_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_16,
      Q => \^q\(7)
    );
\Out_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_15,
      Q => \^q\(8)
    );
\Out_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_data_classic_ram_n_14,
      Q => \^q\(9)
    );
\cache_data[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8288"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => fifo_rd_ack,
      I3 => \^out_valid\,
      O => cache_wr_en
    );
\cache_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(0),
      Q => \cache_data_reg_n_0_[0]\
    );
\cache_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(10),
      Q => \cache_data_reg_n_0_[10]\
    );
\cache_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(11),
      Q => \cache_data_reg_n_0_[11]\
    );
\cache_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(12),
      Q => \cache_data_reg_n_0_[12]\
    );
\cache_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(13),
      Q => \cache_data_reg_n_0_[13]\
    );
\cache_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(14),
      Q => \cache_data_reg_n_0_[14]\
    );
\cache_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(15),
      Q => \cache_data_reg_n_0_[15]\
    );
\cache_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(16),
      Q => \cache_data_reg_n_0_[16]\
    );
\cache_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(17),
      Q => \cache_data_reg_n_0_[17]\
    );
\cache_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(18),
      Q => \cache_data_reg_n_0_[18]\
    );
\cache_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(19),
      Q => \cache_data_reg_n_0_[19]\
    );
\cache_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(1),
      Q => \cache_data_reg_n_0_[1]\
    );
\cache_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(20),
      Q => \cache_data_reg_n_0_[20]\
    );
\cache_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(21),
      Q => \cache_data_reg_n_0_[21]\
    );
\cache_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(22),
      Q => \cache_data_reg_n_0_[22]\
    );
\cache_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(23),
      Q => \cache_data_reg_n_0_[23]\
    );
\cache_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(2),
      Q => \cache_data_reg_n_0_[2]\
    );
\cache_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(3),
      Q => \cache_data_reg_n_0_[3]\
    );
\cache_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(4),
      Q => \cache_data_reg_n_0_[4]\
    );
\cache_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(5),
      Q => \cache_data_reg_n_0_[5]\
    );
\cache_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(6),
      Q => \cache_data_reg_n_0_[6]\
    );
\cache_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(7),
      Q => \cache_data_reg_n_0_[7]\
    );
\cache_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(8),
      Q => \cache_data_reg_n_0_[8]\
    );
\cache_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(9),
      Q => \cache_data_reg_n_0_[9]\
    );
\cache_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \^out_valid\,
      I1 => fifo_rd_ack,
      I2 => cache_valid,
      I3 => fifo_valid,
      O => Q_next
    );
cache_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next,
      Q => cache_valid
    );
cond10_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^out_valid\,
      I1 => fifo_rd_ack,
      I2 => stream_in_user_sof,
      O => cond54
    );
\data_buf_delay_1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(0),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(0),
      O => D(0)
    );
\data_buf_delay_1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(10),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(10),
      O => D(10)
    );
\data_buf_delay_1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(11),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(11),
      O => D(11)
    );
\data_buf_delay_1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(12),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(12),
      O => D(12)
    );
\data_buf_delay_1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(13),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(13),
      O => D(13)
    );
\data_buf_delay_1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(14),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(14),
      O => D(14)
    );
\data_buf_delay_1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(15),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(15),
      O => D(15)
    );
\data_buf_delay_1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(16),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(16),
      O => D(16)
    );
\data_buf_delay_1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(17),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(17),
      O => D(17)
    );
\data_buf_delay_1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(18),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(18),
      O => D(18)
    );
\data_buf_delay_1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(19),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(19),
      O => D(19)
    );
\data_buf_delay_1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(1),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(1),
      O => D(1)
    );
\data_buf_delay_1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(20),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(20),
      O => D(20)
    );
\data_buf_delay_1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(21),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(21),
      O => D(21)
    );
\data_buf_delay_1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(22),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(22),
      O => D(22)
    );
\data_buf_delay_1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(23),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(23),
      O => D(23)
    );
\data_buf_delay_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(2),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(2),
      O => D(2)
    );
\data_buf_delay_1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(3),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(3),
      O => D(3)
    );
\data_buf_delay_1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(4),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(4),
      O => D(4)
    );
\data_buf_delay_1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(5),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(5),
      O => D(5)
    );
\data_buf_delay_1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(6),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(6),
      O => D(6)
    );
\data_buf_delay_1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(7),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(7),
      O => D(7)
    );
\data_buf_delay_1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(8),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(8),
      O => D(8)
    );
\data_buf_delay_1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(9),
      I1 => fifo_rd_ack,
      I2 => \^out_valid\,
      I3 => \data_buf_delay_1_reg[23]\(9),
      O => D(9)
    );
\fifo_back_indx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => AXI4_Stream_Video_Slave_TVALID,
      I4 => \fifo_back_indx_reg_n_0_[0]\,
      O => \fifo_back_indx[0]_i_1_n_0\
    );
\fifo_back_indx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777788808888"
    )
        port map (
      I0 => \fifo_back_indx_reg_n_0_[0]\,
      I1 => AXI4_Stream_Video_Slave_TVALID,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => \fifo_back_indx_reg_n_0_[1]\,
      O => \fifo_back_indx[1]_i_1_n_0\
    );
\fifo_back_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[0]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[0]\
    );
\fifo_back_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[1]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[1]\
    );
\fifo_front_indx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fifo_read_enable,
      I1 => \fifo_front_indx_reg_n_0_[0]\,
      O => \fifo_front_indx[0]_i_1_n_0\
    );
\fifo_front_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fifo_front_indx_reg_n_0_[0]\,
      I1 => fifo_read_enable,
      I2 => \fifo_front_indx_reg_n_0_[1]\,
      O => \fifo_front_indx[1]_i_1_n_0\
    );
\fifo_front_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[0]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[0]\
    );
\fifo_front_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[1]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[1]\
    );
\fifo_sample_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2FD0"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[1]\,
      I2 => AXI4_Stream_Video_Slave_TVALID,
      I3 => fifo_read_enable,
      I4 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count[0]_i_1_n_0\
    );
\fifo_sample_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4DAB4D2"
    )
        port map (
      I0 => fifo_read_enable,
      I1 => AXI4_Stream_Video_Slave_TVALID,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      O => \fifo_sample_count[1]_i_1_n_0\
    );
\fifo_sample_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFF54002"
    )
        port map (
      I0 => fifo_read_enable,
      I1 => AXI4_Stream_Video_Slave_TVALID,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      O => \fifo_sample_count[2]_i_1_n_0\
    );
\fifo_sample_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[0]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[0]\
    );
\fifo_sample_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[1]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[1]\
    );
\fifo_sample_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[2]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[2]\
    );
\fifo_valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF4000"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => fifo_valid,
      I2 => cache_valid,
      I3 => \^out_valid\,
      I4 => \fifo_valid_i_2__1_n_0\,
      I5 => \fifo_sample_count_reg_n_0_[2]\,
      O => Q_next_1
    );
\fifo_valid_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_valid_i_2__1_n_0\
    );
fifo_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_1,
      Q => fifo_valid
    );
hend_output_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^out_valid\,
      I1 => fifo_rd_ack,
      I2 => stream_in_user_eol,
      O => p_7_in
    );
\out_valid_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => cache_valid,
      I1 => fifo_valid,
      I2 => \^out_valid\,
      I3 => fifo_rd_ack,
      O => \out_valid_i_1__3_n_0\
    );
out_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \out_valid_i_1__3_n_0\,
      Q => \^out_valid\
    );
u_Segmentat_ip_fifo_data_classic_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_generic
     port map (
      ADDRA(1) => \fifo_front_indx_reg_n_0_[1]\,
      ADDRA(0) => \fifo_front_indx_reg_n_0_[0]\,
      ADDRD(1) => \fifo_back_indx_reg_n_0_[1]\,
      ADDRD(0) => \fifo_back_indx_reg_n_0_[0]\,
      AXI4_Stream_Video_Slave_TDATA(23 downto 0) => AXI4_Stream_Video_Slave_TDATA(23 downto 0),
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      D(23) => u_Segmentat_ip_fifo_data_classic_ram_n_0,
      D(22) => u_Segmentat_ip_fifo_data_classic_ram_n_1,
      D(21) => u_Segmentat_ip_fifo_data_classic_ram_n_2,
      D(20) => u_Segmentat_ip_fifo_data_classic_ram_n_3,
      D(19) => u_Segmentat_ip_fifo_data_classic_ram_n_4,
      D(18) => u_Segmentat_ip_fifo_data_classic_ram_n_5,
      D(17) => u_Segmentat_ip_fifo_data_classic_ram_n_6,
      D(16) => u_Segmentat_ip_fifo_data_classic_ram_n_7,
      D(15) => u_Segmentat_ip_fifo_data_classic_ram_n_8,
      D(14) => u_Segmentat_ip_fifo_data_classic_ram_n_9,
      D(13) => u_Segmentat_ip_fifo_data_classic_ram_n_10,
      D(12) => u_Segmentat_ip_fifo_data_classic_ram_n_11,
      D(11) => u_Segmentat_ip_fifo_data_classic_ram_n_12,
      D(10) => u_Segmentat_ip_fifo_data_classic_ram_n_13,
      D(9) => u_Segmentat_ip_fifo_data_classic_ram_n_14,
      D(8) => u_Segmentat_ip_fifo_data_classic_ram_n_15,
      D(7) => u_Segmentat_ip_fifo_data_classic_ram_n_16,
      D(6) => u_Segmentat_ip_fifo_data_classic_ram_n_17,
      D(5) => u_Segmentat_ip_fifo_data_classic_ram_n_18,
      D(4) => u_Segmentat_ip_fifo_data_classic_ram_n_19,
      D(3) => u_Segmentat_ip_fifo_data_classic_ram_n_20,
      D(2) => u_Segmentat_ip_fifo_data_classic_ram_n_21,
      D(1) => u_Segmentat_ip_fifo_data_classic_ram_n_22,
      D(0) => u_Segmentat_ip_fifo_data_classic_ram_n_23,
      IPCORE_CLK => IPCORE_CLK,
      \Out_1_reg[23]\(23 downto 0) => w_d2(23 downto 0),
      Q(23) => \cache_data_reg_n_0_[23]\,
      Q(22) => \cache_data_reg_n_0_[22]\,
      Q(21) => \cache_data_reg_n_0_[21]\,
      Q(20) => \cache_data_reg_n_0_[20]\,
      Q(19) => \cache_data_reg_n_0_[19]\,
      Q(18) => \cache_data_reg_n_0_[18]\,
      Q(17) => \cache_data_reg_n_0_[17]\,
      Q(16) => \cache_data_reg_n_0_[16]\,
      Q(15) => \cache_data_reg_n_0_[15]\,
      Q(14) => \cache_data_reg_n_0_[14]\,
      Q(13) => \cache_data_reg_n_0_[13]\,
      Q(12) => \cache_data_reg_n_0_[12]\,
      Q(11) => \cache_data_reg_n_0_[11]\,
      Q(10) => \cache_data_reg_n_0_[10]\,
      Q(9) => \cache_data_reg_n_0_[9]\,
      Q(8) => \cache_data_reg_n_0_[8]\,
      Q(7) => \cache_data_reg_n_0_[7]\,
      Q(6) => \cache_data_reg_n_0_[6]\,
      Q(5) => \cache_data_reg_n_0_[5]\,
      Q(4) => \cache_data_reg_n_0_[4]\,
      Q(3) => \cache_data_reg_n_0_[3]\,
      Q(2) => \cache_data_reg_n_0_[2]\,
      Q(1) => \cache_data_reg_n_0_[1]\,
      Q(0) => \cache_data_reg_n_0_[0]\,
      cache_valid => cache_valid,
      \data_int_reg[1]_0\ => \fifo_sample_count_reg_n_0_[1]\,
      \data_int_reg[1]_1\ => \fifo_sample_count_reg_n_0_[0]\,
      \data_int_reg[1]_2\ => \fifo_sample_count_reg_n_0_[2]\,
      \data_int_reg[23]_0\(23 downto 0) => data_int(23 downto 0),
      \data_int_reg[23]_1\(23 downto 0) => w_out(23 downto 0),
      w_d1 => w_d1
    );
valid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => \^out_valid\,
      O => stream_in_user_valid
    );
\w_d1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7F7F00"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => \^out_valid\,
      I3 => \fifo_sample_count_reg_n_0_[2]\,
      I4 => \fifo_sample_count_reg_n_0_[1]\,
      I5 => \fifo_sample_count_reg_n_0_[0]\,
      O => fifo_read_enable
    );
w_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => fifo_read_enable,
      Q => w_d1
    );
\w_d2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(0),
      Q => w_d2(0)
    );
\w_d2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(10),
      Q => w_d2(10)
    );
\w_d2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(11),
      Q => w_d2(11)
    );
\w_d2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(12),
      Q => w_d2(12)
    );
\w_d2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(13),
      Q => w_d2(13)
    );
\w_d2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(14),
      Q => w_d2(14)
    );
\w_d2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(15),
      Q => w_d2(15)
    );
\w_d2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(16),
      Q => w_d2(16)
    );
\w_d2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(17),
      Q => w_d2(17)
    );
\w_d2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(18),
      Q => w_d2(18)
    );
\w_d2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(19),
      Q => w_d2(19)
    );
\w_d2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(1),
      Q => w_d2(1)
    );
\w_d2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(20),
      Q => w_d2(20)
    );
\w_d2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(21),
      Q => w_d2(21)
    );
\w_d2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(22),
      Q => w_d2(22)
    );
\w_d2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(23),
      Q => w_d2(23)
    );
\w_d2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(2),
      Q => w_d2(2)
    );
\w_d2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(3),
      Q => w_d2(3)
    );
\w_d2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(4),
      Q => w_d2(4)
    );
\w_d2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(5),
      Q => w_d2(5)
    );
\w_d2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(6),
      Q => w_d2(6)
    );
\w_d2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(7),
      Q => w_d2(7)
    );
\w_d2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(8),
      Q => w_d2(8)
    );
\w_d2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(9),
      Q => w_d2(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_data_OUT is
  port (
    out_valid_reg_0 : out STD_LOGIC;
    \fifo_sample_count_reg[2]_0\ : out STD_LOGIC;
    auto_ready_axi4_stream_video_master : out STD_LOGIC;
    \fifo_sample_count_reg[1]_0\ : out STD_LOGIC;
    AXI4_Stream_Video_Master_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    ctrlOut_valid : in STD_LOGIC;
    \fifo_back_indx_reg[0]_0\ : in STD_LOGIC;
    user_pixel : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_data_OUT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_data_OUT is
  signal Q_next : STD_LOGIC;
  signal Q_next_1 : STD_LOGIC;
  signal cache_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cache_valid : STD_LOGIC;
  signal cache_wr_en : STD_LOGIC;
  signal data_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_out_next : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \fifo_back_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fifo_sample_count_reg[2]_0\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[1]\ : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \fifo_valid_i_2__2_n_0\ : STD_LOGIC;
  signal \out_valid_i_1__4_n_0\ : STD_LOGIC;
  signal \^out_valid_reg_0\ : STD_LOGIC;
  signal out_wr_en : STD_LOGIC;
  signal rd_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal w_d1 : STD_LOGIC;
  signal \w_d1_i_1__2_n_0\ : STD_LOGIC;
  signal w_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal w_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal w_we : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of auto_ready_dut_enb_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \cache_valid_i_1__2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \fifo_front_indx[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \fifo_front_indx[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of fifo_rd_ack_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \out_valid_i_1__4\ : label is "soft_lutpair32";
begin
  \fifo_sample_count_reg[2]_0\ <= \^fifo_sample_count_reg[2]_0\;
  out_valid_reg_0 <= \^out_valid_reg_0\;
\Out_1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => AXI4_Stream_Video_Master_TREADY,
      I3 => \^out_valid_reg_0\,
      O => out_wr_en
    );
\Out_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(0),
      Q => AXI4_Stream_Video_Master_TDATA(0)
    );
\Out_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(10),
      Q => AXI4_Stream_Video_Master_TDATA(10)
    );
\Out_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(11),
      Q => AXI4_Stream_Video_Master_TDATA(11)
    );
\Out_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(12),
      Q => AXI4_Stream_Video_Master_TDATA(12)
    );
\Out_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(13),
      Q => AXI4_Stream_Video_Master_TDATA(13)
    );
\Out_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(14),
      Q => AXI4_Stream_Video_Master_TDATA(14)
    );
\Out_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(15),
      Q => AXI4_Stream_Video_Master_TDATA(15)
    );
\Out_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(16),
      Q => AXI4_Stream_Video_Master_TDATA(16)
    );
\Out_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(17),
      Q => AXI4_Stream_Video_Master_TDATA(17)
    );
\Out_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(18),
      Q => AXI4_Stream_Video_Master_TDATA(18)
    );
\Out_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(19),
      Q => AXI4_Stream_Video_Master_TDATA(19)
    );
\Out_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(1),
      Q => AXI4_Stream_Video_Master_TDATA(1)
    );
\Out_1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(20),
      Q => AXI4_Stream_Video_Master_TDATA(20)
    );
\Out_1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(21),
      Q => AXI4_Stream_Video_Master_TDATA(21)
    );
\Out_1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(22),
      Q => AXI4_Stream_Video_Master_TDATA(22)
    );
\Out_1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(23),
      Q => AXI4_Stream_Video_Master_TDATA(23)
    );
\Out_1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(24),
      Q => AXI4_Stream_Video_Master_TDATA(24)
    );
\Out_1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(25),
      Q => AXI4_Stream_Video_Master_TDATA(25)
    );
\Out_1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(26),
      Q => AXI4_Stream_Video_Master_TDATA(26)
    );
\Out_1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(27),
      Q => AXI4_Stream_Video_Master_TDATA(27)
    );
\Out_1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(28),
      Q => AXI4_Stream_Video_Master_TDATA(28)
    );
\Out_1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(29),
      Q => AXI4_Stream_Video_Master_TDATA(29)
    );
\Out_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(2),
      Q => AXI4_Stream_Video_Master_TDATA(2)
    );
\Out_1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(30),
      Q => AXI4_Stream_Video_Master_TDATA(30)
    );
\Out_1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(31),
      Q => AXI4_Stream_Video_Master_TDATA(31)
    );
\Out_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(3),
      Q => AXI4_Stream_Video_Master_TDATA(3)
    );
\Out_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(4),
      Q => AXI4_Stream_Video_Master_TDATA(4)
    );
\Out_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(5),
      Q => AXI4_Stream_Video_Master_TDATA(5)
    );
\Out_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(6),
      Q => AXI4_Stream_Video_Master_TDATA(6)
    );
\Out_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(7),
      Q => AXI4_Stream_Video_Master_TDATA(7)
    );
\Out_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(8),
      Q => AXI4_Stream_Video_Master_TDATA(8)
    );
\Out_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => out_wr_en,
      CLR => reset_out,
      D => data_out_next(9),
      Q => AXI4_Stream_Video_Master_TDATA(9)
    );
auto_ready_dut_enb_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^fifo_sample_count_reg[2]_0\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      O => auto_ready_axi4_stream_video_master
    );
\cache_data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8288"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => AXI4_Stream_Video_Master_TREADY,
      I3 => \^out_valid_reg_0\,
      O => cache_wr_en
    );
\cache_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(0),
      Q => cache_data(0)
    );
\cache_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(10),
      Q => cache_data(10)
    );
\cache_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(11),
      Q => cache_data(11)
    );
\cache_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(12),
      Q => cache_data(12)
    );
\cache_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(13),
      Q => cache_data(13)
    );
\cache_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(14),
      Q => cache_data(14)
    );
\cache_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(15),
      Q => cache_data(15)
    );
\cache_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(16),
      Q => cache_data(16)
    );
\cache_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(17),
      Q => cache_data(17)
    );
\cache_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(18),
      Q => cache_data(18)
    );
\cache_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(19),
      Q => cache_data(19)
    );
\cache_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(1),
      Q => cache_data(1)
    );
\cache_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(20),
      Q => cache_data(20)
    );
\cache_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(21),
      Q => cache_data(21)
    );
\cache_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(22),
      Q => cache_data(22)
    );
\cache_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(23),
      Q => cache_data(23)
    );
\cache_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(24),
      Q => cache_data(24)
    );
\cache_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(25),
      Q => cache_data(25)
    );
\cache_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(26),
      Q => cache_data(26)
    );
\cache_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(27),
      Q => cache_data(27)
    );
\cache_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(28),
      Q => cache_data(28)
    );
\cache_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(29),
      Q => cache_data(29)
    );
\cache_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(2),
      Q => cache_data(2)
    );
\cache_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(30),
      Q => cache_data(30)
    );
\cache_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(31),
      Q => cache_data(31)
    );
\cache_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(3),
      Q => cache_data(3)
    );
\cache_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(4),
      Q => cache_data(4)
    );
\cache_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(5),
      Q => cache_data(5)
    );
\cache_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(6),
      Q => cache_data(6)
    );
\cache_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(7),
      Q => cache_data(7)
    );
\cache_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(8),
      Q => cache_data(8)
    );
\cache_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => cache_wr_en,
      CLR => reset_out,
      D => w_out(9),
      Q => cache_data(9)
    );
\cache_valid_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \^out_valid_reg_0\,
      I1 => AXI4_Stream_Video_Master_TREADY,
      I2 => cache_valid,
      I3 => fifo_valid,
      O => Q_next
    );
cache_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next,
      Q => cache_valid
    );
\fifo_back_indx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FFFFFFFD000000"
    )
        port map (
      I0 => \^fifo_sample_count_reg[2]_0\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_back_indx_reg[0]_0\,
      I4 => ctrlOut_valid,
      I5 => wr_addr(0),
      O => \fifo_back_indx[0]_i_1_n_0\
    );
\fifo_back_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_addr(0),
      I1 => w_we,
      I2 => wr_addr(1),
      O => \fifo_back_indx[1]_i_1_n_0\
    );
\fifo_back_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[0]_i_1_n_0\,
      Q => wr_addr(0)
    );
\fifo_back_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[1]_i_1_n_0\,
      Q => wr_addr(1)
    );
\fifo_front_indx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \w_d1_i_1__2_n_0\,
      I1 => rd_addr(0),
      O => \fifo_front_indx[0]_i_1_n_0\
    );
\fifo_front_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_addr(0),
      I1 => \w_d1_i_1__2_n_0\,
      I2 => rd_addr(1),
      O => \fifo_front_indx[1]_i_1_n_0\
    );
\fifo_front_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[0]_i_1_n_0\,
      Q => rd_addr(0)
    );
\fifo_front_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[1]_i_1_n_0\,
      Q => rd_addr(1)
    );
fifo_rd_ack_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count_reg[1]_0\
    );
\fifo_sample_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000FFF2FFFD000"
    )
        port map (
      I0 => \^fifo_sample_count_reg[2]_0\,
      I1 => \fifo_sample_count_reg_n_0_[1]\,
      I2 => \fifo_back_indx_reg[0]_0\,
      I3 => ctrlOut_valid,
      I4 => \w_d1_i_1__2_n_0\,
      I5 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count[0]_i_1_n_0\
    );
\fifo_sample_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40D5AABF40D52A"
    )
        port map (
      I0 => \w_d1_i_1__2_n_0\,
      I1 => ctrlOut_valid,
      I2 => \fifo_back_indx_reg[0]_0\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => \fifo_sample_count_reg_n_0_[0]\,
      I5 => \^fifo_sample_count_reg[2]_0\,
      O => \fifo_sample_count[1]_i_1_n_0\
    );
\fifo_sample_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFF554000002A"
    )
        port map (
      I0 => \w_d1_i_1__2_n_0\,
      I1 => ctrlOut_valid,
      I2 => \fifo_back_indx_reg[0]_0\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => \fifo_sample_count_reg_n_0_[0]\,
      I5 => \^fifo_sample_count_reg[2]_0\,
      O => \fifo_sample_count[2]_i_1_n_0\
    );
\fifo_sample_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[0]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[0]\
    );
\fifo_sample_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[1]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[1]\
    );
\fifo_sample_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[2]_i_1_n_0\,
      Q => \^fifo_sample_count_reg[2]_0\
    );
\fifo_valid_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF4000"
    )
        port map (
      I0 => AXI4_Stream_Video_Master_TREADY,
      I1 => fifo_valid,
      I2 => cache_valid,
      I3 => \^out_valid_reg_0\,
      I4 => \fifo_valid_i_2__2_n_0\,
      I5 => \^fifo_sample_count_reg[2]_0\,
      O => Q_next_1
    );
\fifo_valid_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_valid_i_2__2_n_0\
    );
fifo_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_1,
      Q => fifo_valid
    );
\out_valid_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => cache_valid,
      I1 => fifo_valid,
      I2 => \^out_valid_reg_0\,
      I3 => AXI4_Stream_Video_Master_TREADY,
      O => \out_valid_i_1__4_n_0\
    );
out_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \out_valid_i_1__4_n_0\,
      Q => \^out_valid_reg_0\
    );
u_Segmentat_ip_fifo_data_OUT_classic_ram_generic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_generic_3
     port map (
      ADDRA(1 downto 0) => rd_addr(1 downto 0),
      ADDRD(1 downto 0) => wr_addr(1 downto 0),
      D(31 downto 0) => data_out_next(31 downto 0),
      IPCORE_CLK => IPCORE_CLK,
      \Out_1_reg[31]\(31 downto 0) => w_d2(31 downto 0),
      Q(31 downto 0) => cache_data(31 downto 0),
      cache_valid => cache_valid,
      ctrlOut_valid => ctrlOut_valid,
      \data_int_reg[31]_0\(31 downto 0) => data_int(31 downto 0),
      \data_int_reg[31]_1\(31 downto 0) => w_out(31 downto 0),
      \data_int_reg[31]_2\ => \fifo_back_indx_reg[0]_0\,
      \data_int_reg[31]_3\ => \fifo_sample_count_reg_n_0_[1]\,
      \data_int_reg[31]_4\ => \fifo_sample_count_reg_n_0_[0]\,
      \data_int_reg[31]_5\ => \^fifo_sample_count_reg[2]_0\,
      user_pixel(23 downto 0) => user_pixel(23 downto 0),
      w_d1 => w_d1,
      w_we => w_we
    );
\w_d1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7F7F00"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => \^out_valid_reg_0\,
      I3 => \^fifo_sample_count_reg[2]_0\,
      I4 => \fifo_sample_count_reg_n_0_[1]\,
      I5 => \fifo_sample_count_reg_n_0_[0]\,
      O => \w_d1_i_1__2_n_0\
    );
w_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \w_d1_i_1__2_n_0\,
      Q => w_d1
    );
\w_d2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(0),
      Q => w_d2(0)
    );
\w_d2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(10),
      Q => w_d2(10)
    );
\w_d2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(11),
      Q => w_d2(11)
    );
\w_d2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(12),
      Q => w_d2(12)
    );
\w_d2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(13),
      Q => w_d2(13)
    );
\w_d2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(14),
      Q => w_d2(14)
    );
\w_d2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(15),
      Q => w_d2(15)
    );
\w_d2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(16),
      Q => w_d2(16)
    );
\w_d2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(17),
      Q => w_d2(17)
    );
\w_d2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(18),
      Q => w_d2(18)
    );
\w_d2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(19),
      Q => w_d2(19)
    );
\w_d2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(1),
      Q => w_d2(1)
    );
\w_d2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(20),
      Q => w_d2(20)
    );
\w_d2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(21),
      Q => w_d2(21)
    );
\w_d2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(22),
      Q => w_d2(22)
    );
\w_d2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(23),
      Q => w_d2(23)
    );
\w_d2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(24),
      Q => w_d2(24)
    );
\w_d2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(25),
      Q => w_d2(25)
    );
\w_d2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(26),
      Q => w_d2(26)
    );
\w_d2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(27),
      Q => w_d2(27)
    );
\w_d2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(28),
      Q => w_d2(28)
    );
\w_d2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(29),
      Q => w_d2(29)
    );
\w_d2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(2),
      Q => w_d2(2)
    );
\w_d2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(30),
      Q => w_d2(30)
    );
\w_d2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(31),
      Q => w_d2(31)
    );
\w_d2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(3),
      Q => w_d2(3)
    );
\w_d2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(4),
      Q => w_d2(4)
    );
\w_d2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(5),
      Q => w_d2(5)
    );
\w_d2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(6),
      Q => w_d2(6)
    );
\w_d2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(7),
      Q => w_d2(7)
    );
\w_d2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(8),
      Q => w_d2(8)
    );
\w_d2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => w_d1,
      CLR => reset_out,
      D => data_int(9),
      Q => w_d2(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_eol is
  port (
    stream_in_user_eol : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    fifo_rd_ack : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TLAST : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_eol;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_eol is
  signal Q_next : STD_LOGIC;
  signal Q_next_1 : STD_LOGIC;
  signal Q_next_2 : STD_LOGIC;
  signal cache_data : STD_LOGIC;
  signal cache_valid : STD_LOGIC;
  signal cache_wr_en : STD_LOGIC;
  signal \fifo_back_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[2]\ : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal fifo_valid_i_2_n_0 : STD_LOGIC;
  signal out_valid : STD_LOGIC;
  signal out_wr_en : STD_LOGIC;
  signal rd_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^stream_in_user_eol\ : STD_LOGIC;
  signal u_Segmentat_ip_fifo_eol_classic_ram_n_0 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_eol_classic_ram_n_1 : STD_LOGIC;
  signal w_d1 : STD_LOGIC;
  signal w_d1_i_1_n_0 : STD_LOGIC;
  signal w_d2 : STD_LOGIC;
  signal w_out : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Out_1_i_2 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of cache_data_i_2 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of cache_valid_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \fifo_front_indx[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \fifo_front_indx[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \fifo_sample_count[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \fifo_sample_count[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \fifo_sample_count[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of fifo_valid_i_2 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of out_valid_i_1 : label is "soft_lutpair92";
begin
  stream_in_user_eol <= \^stream_in_user_eol\;
Out_1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => fifo_rd_ack,
      I3 => out_valid,
      O => out_wr_en
    );
Out_1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_eol_classic_ram_n_1,
      Q => \^stream_in_user_eol\
    );
cache_data_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8288"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => fifo_rd_ack,
      I3 => out_valid,
      O => cache_wr_en
    );
cache_data_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_eol_classic_ram_n_0,
      Q => cache_data
    );
cache_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => out_valid,
      I1 => fifo_rd_ack,
      I2 => cache_valid,
      I3 => fifo_valid,
      O => Q_next
    );
cache_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next,
      Q => cache_valid
    );
\fifo_back_indx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => AXI4_Stream_Video_Slave_TVALID,
      I4 => wr_addr(0),
      O => \fifo_back_indx[0]_i_1_n_0\
    );
\fifo_back_indx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777788808888"
    )
        port map (
      I0 => wr_addr(0),
      I1 => AXI4_Stream_Video_Slave_TVALID,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => wr_addr(1),
      O => \fifo_back_indx[1]_i_1_n_0\
    );
\fifo_back_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[0]_i_1_n_0\,
      Q => wr_addr(0)
    );
\fifo_back_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[1]_i_1_n_0\,
      Q => wr_addr(1)
    );
\fifo_front_indx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w_d1_i_1_n_0,
      I1 => rd_addr(0),
      O => \fifo_front_indx[0]_i_1_n_0\
    );
\fifo_front_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_addr(0),
      I1 => w_d1_i_1_n_0,
      I2 => rd_addr(1),
      O => \fifo_front_indx[1]_i_1_n_0\
    );
\fifo_front_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[0]_i_1_n_0\,
      Q => rd_addr(0)
    );
\fifo_front_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[1]_i_1_n_0\,
      Q => rd_addr(1)
    );
\fifo_sample_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2FD0"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[1]\,
      I2 => AXI4_Stream_Video_Slave_TVALID,
      I3 => w_d1_i_1_n_0,
      I4 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count[0]_i_1_n_0\
    );
\fifo_sample_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4DAB4D2"
    )
        port map (
      I0 => w_d1_i_1_n_0,
      I1 => AXI4_Stream_Video_Slave_TVALID,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      O => \fifo_sample_count[1]_i_1_n_0\
    );
\fifo_sample_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFF54002"
    )
        port map (
      I0 => w_d1_i_1_n_0,
      I1 => AXI4_Stream_Video_Slave_TVALID,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      O => \fifo_sample_count[2]_i_1_n_0\
    );
\fifo_sample_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[0]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[0]\
    );
\fifo_sample_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[1]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[1]\
    );
\fifo_sample_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[2]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[2]\
    );
fifo_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF4000"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => fifo_valid,
      I2 => cache_valid,
      I3 => out_valid,
      I4 => fifo_valid_i_2_n_0,
      I5 => \fifo_sample_count_reg_n_0_[2]\,
      O => Q_next_1
    );
fifo_valid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => fifo_valid_i_2_n_0
    );
fifo_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_1,
      Q => fifo_valid
    );
out_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => cache_valid,
      I1 => fifo_valid,
      I2 => out_valid,
      I3 => fifo_rd_ack,
      O => Q_next_2
    );
out_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_2,
      Q => out_valid
    );
u_Segmentat_ip_fifo_eol_classic_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_0
     port map (
      AXI4_Stream_Video_Slave_TLAST => AXI4_Stream_Video_Slave_TLAST,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      IPCORE_CLK => IPCORE_CLK,
      cache_data => cache_data,
      cache_data_reg => u_Segmentat_ip_fifo_eol_classic_ram_n_1,
      cache_valid => cache_valid,
      cache_wr_en => cache_wr_en,
      data_int_reg_0 => u_Segmentat_ip_fifo_eol_classic_ram_n_0,
      data_int_reg_1 => \fifo_sample_count_reg_n_0_[1]\,
      data_int_reg_2 => \fifo_sample_count_reg_n_0_[0]\,
      data_int_reg_3 => \fifo_sample_count_reg_n_0_[2]\,
      out_wr_en => out_wr_en,
      rd_addr(1 downto 0) => rd_addr(1 downto 0),
      stream_in_user_eol => \^stream_in_user_eol\,
      w_d1 => w_d1,
      w_d2 => w_d2,
      w_out => w_out,
      wr_addr(1 downto 0) => wr_addr(1 downto 0)
    );
w_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7F7F00"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => out_valid,
      I3 => \fifo_sample_count_reg_n_0_[2]\,
      I4 => \fifo_sample_count_reg_n_0_[1]\,
      I5 => \fifo_sample_count_reg_n_0_[0]\,
      O => w_d1_i_1_n_0
    );
w_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_d1_i_1_n_0,
      Q => w_d1
    );
w_d2_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_out,
      Q => w_d2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_eol_out is
  port (
    AXI4_Stream_Video_Master_TLAST : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    ctrlOut_valid : in STD_LOGIC;
    \fifo_back_indx_reg[0]_0\ : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    user_ctrl_hEnd : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_eol_out;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_eol_out is
  signal \^axi4_stream_video_master_tlast\ : STD_LOGIC;
  signal Q_next : STD_LOGIC;
  signal Q_next_1 : STD_LOGIC;
  signal Q_next_2 : STD_LOGIC;
  signal cache_data_reg_n_0 : STD_LOGIC;
  signal cache_valid : STD_LOGIC;
  signal cache_wr_en : STD_LOGIC;
  signal \fifo_back_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_front_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[2]\ : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \fifo_valid_i_2__3_n_0\ : STD_LOGIC;
  signal out_valid : STD_LOGIC;
  signal out_wr_en : STD_LOGIC;
  signal u_Segmentat_ip_fifo_eol_out_classic_ram_n_1 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_eol_out_classic_ram_n_2 : STD_LOGIC;
  signal w_d1 : STD_LOGIC;
  signal \w_d1_i_1__3_n_0\ : STD_LOGIC;
  signal w_d2 : STD_LOGIC;
  signal w_out : STD_LOGIC;
  signal w_we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Out_1_i_2__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cache_data_i_2__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cache_valid_i_1__3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \fifo_front_indx[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \fifo_front_indx[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \out_valid_i_1__1\ : label is "soft_lutpair36";
begin
  AXI4_Stream_Video_Master_TLAST <= \^axi4_stream_video_master_tlast\;
\Out_1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => AXI4_Stream_Video_Master_TREADY,
      I3 => out_valid,
      O => out_wr_en
    );
Out_1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_eol_out_classic_ram_n_2,
      Q => \^axi4_stream_video_master_tlast\
    );
\cache_data_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8288"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => AXI4_Stream_Video_Master_TREADY,
      I3 => out_valid,
      O => cache_wr_en
    );
cache_data_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_eol_out_classic_ram_n_1,
      Q => cache_data_reg_n_0
    );
\cache_valid_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => out_valid,
      I1 => AXI4_Stream_Video_Master_TREADY,
      I2 => cache_valid,
      I3 => fifo_valid,
      O => Q_next
    );
cache_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next,
      Q => cache_valid
    );
\fifo_back_indx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FFFFFFFD000000"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_back_indx_reg[0]_0\,
      I4 => ctrlOut_valid,
      I5 => \fifo_back_indx_reg_n_0_[0]\,
      O => \fifo_back_indx[0]_i_1_n_0\
    );
\fifo_back_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fifo_back_indx_reg_n_0_[0]\,
      I1 => w_we,
      I2 => \fifo_back_indx_reg_n_0_[1]\,
      O => \fifo_back_indx[1]_i_1_n_0\
    );
\fifo_back_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[0]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[0]\
    );
\fifo_back_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[1]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[1]\
    );
\fifo_front_indx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \w_d1_i_1__3_n_0\,
      I1 => \fifo_front_indx_reg_n_0_[0]\,
      O => \fifo_front_indx[0]_i_1_n_0\
    );
\fifo_front_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fifo_front_indx_reg_n_0_[0]\,
      I1 => \w_d1_i_1__3_n_0\,
      I2 => \fifo_front_indx_reg_n_0_[1]\,
      O => \fifo_front_indx[1]_i_1_n_0\
    );
\fifo_front_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[0]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[0]\
    );
\fifo_front_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[1]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[1]\
    );
\fifo_sample_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000FFF2FFFD000"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[1]\,
      I2 => \fifo_back_indx_reg[0]_0\,
      I3 => ctrlOut_valid,
      I4 => \w_d1_i_1__3_n_0\,
      I5 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count[0]_i_1_n_0\
    );
\fifo_sample_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40D5AABF40D52A"
    )
        port map (
      I0 => \w_d1_i_1__3_n_0\,
      I1 => ctrlOut_valid,
      I2 => \fifo_back_indx_reg[0]_0\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => \fifo_sample_count_reg_n_0_[0]\,
      I5 => \fifo_sample_count_reg_n_0_[2]\,
      O => \fifo_sample_count[1]_i_1_n_0\
    );
\fifo_sample_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFF554000002A"
    )
        port map (
      I0 => \w_d1_i_1__3_n_0\,
      I1 => ctrlOut_valid,
      I2 => \fifo_back_indx_reg[0]_0\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => \fifo_sample_count_reg_n_0_[0]\,
      I5 => \fifo_sample_count_reg_n_0_[2]\,
      O => \fifo_sample_count[2]_i_1_n_0\
    );
\fifo_sample_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[0]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[0]\
    );
\fifo_sample_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[1]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[1]\
    );
\fifo_sample_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[2]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[2]\
    );
\fifo_valid_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF4000"
    )
        port map (
      I0 => AXI4_Stream_Video_Master_TREADY,
      I1 => fifo_valid,
      I2 => cache_valid,
      I3 => out_valid,
      I4 => \fifo_valid_i_2__3_n_0\,
      I5 => \fifo_sample_count_reg_n_0_[2]\,
      O => Q_next_1
    );
\fifo_valid_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_valid_i_2__3_n_0\
    );
fifo_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_1,
      Q => fifo_valid
    );
\out_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => cache_valid,
      I1 => fifo_valid,
      I2 => out_valid,
      I3 => AXI4_Stream_Video_Master_TREADY,
      O => Q_next_2
    );
out_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_2,
      Q => out_valid
    );
u_Segmentat_ip_fifo_eol_out_classic_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_2
     port map (
      AXI4_Stream_Video_Master_TLAST => \^axi4_stream_video_master_tlast\,
      IPCORE_CLK => IPCORE_CLK,
      cache_data_reg => u_Segmentat_ip_fifo_eol_out_classic_ram_n_2,
      cache_data_reg_0 => cache_data_reg_n_0,
      cache_valid => cache_valid,
      cache_wr_en => cache_wr_en,
      ctrlOut_valid => ctrlOut_valid,
      data_int_reg_0 => u_Segmentat_ip_fifo_eol_out_classic_ram_n_1,
      data_int_reg_1 => \fifo_back_indx_reg[0]_0\,
      data_int_reg_2 => \fifo_sample_count_reg_n_0_[1]\,
      data_int_reg_3 => \fifo_sample_count_reg_n_0_[0]\,
      data_int_reg_4 => \fifo_sample_count_reg_n_0_[2]\,
      out_wr_en => out_wr_en,
      rd_addr(1) => \fifo_front_indx_reg_n_0_[1]\,
      rd_addr(0) => \fifo_front_indx_reg_n_0_[0]\,
      user_ctrl_hEnd => user_ctrl_hEnd,
      w_d1 => w_d1,
      w_d2 => w_d2,
      w_out => w_out,
      w_we => w_we,
      wr_addr(1) => \fifo_back_indx_reg_n_0_[1]\,
      wr_addr(0) => \fifo_back_indx_reg_n_0_[0]\
    );
\w_d1_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7F7F00"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => out_valid,
      I3 => \fifo_sample_count_reg_n_0_[2]\,
      I4 => \fifo_sample_count_reg_n_0_[1]\,
      I5 => \fifo_sample_count_reg_n_0_[0]\,
      O => \w_d1_i_1__3_n_0\
    );
w_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \w_d1_i_1__3_n_0\,
      Q => w_d1
    );
w_d2_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_out,
      Q => w_d2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_sof is
  port (
    stream_in_user_sof : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    fifo_rd_ack : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TUSER : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_sof;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_sof is
  signal Q_next : STD_LOGIC;
  signal Q_next_1 : STD_LOGIC;
  signal Q_next_2 : STD_LOGIC;
  signal cache_data_reg_n_0 : STD_LOGIC;
  signal cache_valid : STD_LOGIC;
  signal cache_wr_en : STD_LOGIC;
  signal \fifo_back_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_front_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[2]\ : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \fifo_valid_i_2__0_n_0\ : STD_LOGIC;
  signal out_valid : STD_LOGIC;
  signal out_wr_en : STD_LOGIC;
  signal \^stream_in_user_sof\ : STD_LOGIC;
  signal u_Segmentat_ip_fifo_sof_classic_ram_n_0 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_sof_classic_ram_n_1 : STD_LOGIC;
  signal w_d1 : STD_LOGIC;
  signal \w_d1_i_1__0_n_0\ : STD_LOGIC;
  signal w_d2 : STD_LOGIC;
  signal w_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Out_1_i_2__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \cache_data_i_2__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \cache_valid_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \fifo_front_indx[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \fifo_front_indx[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \fifo_sample_count[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \fifo_sample_count[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \fifo_sample_count[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \fifo_valid_i_2__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \out_valid_i_1__0\ : label is "soft_lutpair98";
begin
  stream_in_user_sof <= \^stream_in_user_sof\;
\Out_1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => fifo_rd_ack,
      I3 => out_valid,
      O => out_wr_en
    );
Out_1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_sof_classic_ram_n_1,
      Q => \^stream_in_user_sof\
    );
\cache_data_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8288"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => fifo_rd_ack,
      I3 => out_valid,
      O => cache_wr_en
    );
cache_data_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_sof_classic_ram_n_0,
      Q => cache_data_reg_n_0
    );
\cache_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => out_valid,
      I1 => fifo_rd_ack,
      I2 => cache_valid,
      I3 => fifo_valid,
      O => Q_next
    );
cache_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next,
      Q => cache_valid
    );
\fifo_back_indx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => AXI4_Stream_Video_Slave_TVALID,
      I4 => \fifo_back_indx_reg_n_0_[0]\,
      O => \fifo_back_indx[0]_i_1_n_0\
    );
\fifo_back_indx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777788808888"
    )
        port map (
      I0 => \fifo_back_indx_reg_n_0_[0]\,
      I1 => AXI4_Stream_Video_Slave_TVALID,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      I5 => \fifo_back_indx_reg_n_0_[1]\,
      O => \fifo_back_indx[1]_i_1_n_0\
    );
\fifo_back_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[0]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[0]\
    );
\fifo_back_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[1]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[1]\
    );
\fifo_front_indx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \w_d1_i_1__0_n_0\,
      I1 => \fifo_front_indx_reg_n_0_[0]\,
      O => \fifo_front_indx[0]_i_1_n_0\
    );
\fifo_front_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fifo_front_indx_reg_n_0_[0]\,
      I1 => \w_d1_i_1__0_n_0\,
      I2 => \fifo_front_indx_reg_n_0_[1]\,
      O => \fifo_front_indx[1]_i_1_n_0\
    );
\fifo_front_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[0]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[0]\
    );
\fifo_front_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[1]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[1]\
    );
\fifo_sample_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2FD0"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[1]\,
      I2 => AXI4_Stream_Video_Slave_TVALID,
      I3 => \w_d1_i_1__0_n_0\,
      I4 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count[0]_i_1_n_0\
    );
\fifo_sample_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4DAB4D2"
    )
        port map (
      I0 => \w_d1_i_1__0_n_0\,
      I1 => AXI4_Stream_Video_Slave_TVALID,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      O => \fifo_sample_count[1]_i_1_n_0\
    );
\fifo_sample_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFF54002"
    )
        port map (
      I0 => \w_d1_i_1__0_n_0\,
      I1 => AXI4_Stream_Video_Slave_TVALID,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_sample_count_reg_n_0_[0]\,
      I4 => \fifo_sample_count_reg_n_0_[2]\,
      O => \fifo_sample_count[2]_i_1_n_0\
    );
\fifo_sample_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[0]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[0]\
    );
\fifo_sample_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[1]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[1]\
    );
\fifo_sample_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[2]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[2]\
    );
\fifo_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF4000"
    )
        port map (
      I0 => fifo_rd_ack,
      I1 => fifo_valid,
      I2 => cache_valid,
      I3 => out_valid,
      I4 => \fifo_valid_i_2__0_n_0\,
      I5 => \fifo_sample_count_reg_n_0_[2]\,
      O => Q_next_1
    );
\fifo_valid_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_valid_i_2__0_n_0\
    );
fifo_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_1,
      Q => fifo_valid
    );
\out_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => cache_valid,
      I1 => fifo_valid,
      I2 => out_valid,
      I3 => fifo_rd_ack,
      O => Q_next_2
    );
out_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_2,
      Q => out_valid
    );
u_Segmentat_ip_fifo_sof_classic_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit
     port map (
      AXI4_Stream_Video_Slave_TUSER => AXI4_Stream_Video_Slave_TUSER,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      IPCORE_CLK => IPCORE_CLK,
      cache_data_reg => u_Segmentat_ip_fifo_sof_classic_ram_n_1,
      cache_data_reg_0 => cache_data_reg_n_0,
      cache_valid => cache_valid,
      cache_wr_en => cache_wr_en,
      data_int_reg_0 => u_Segmentat_ip_fifo_sof_classic_ram_n_0,
      data_int_reg_1 => \fifo_sample_count_reg_n_0_[1]\,
      data_int_reg_2 => \fifo_sample_count_reg_n_0_[0]\,
      data_int_reg_3 => \fifo_sample_count_reg_n_0_[2]\,
      out_wr_en => out_wr_en,
      rd_addr(1) => \fifo_front_indx_reg_n_0_[1]\,
      rd_addr(0) => \fifo_front_indx_reg_n_0_[0]\,
      stream_in_user_sof => \^stream_in_user_sof\,
      w_d1 => w_d1,
      w_d2 => w_d2,
      w_out => w_out,
      wr_addr(1) => \fifo_back_indx_reg_n_0_[1]\,
      wr_addr(0) => \fifo_back_indx_reg_n_0_[0]\
    );
\w_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7F7F00"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => out_valid,
      I3 => \fifo_sample_count_reg_n_0_[2]\,
      I4 => \fifo_sample_count_reg_n_0_[1]\,
      I5 => \fifo_sample_count_reg_n_0_[0]\,
      O => \w_d1_i_1__0_n_0\
    );
w_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \w_d1_i_1__0_n_0\,
      Q => w_d1
    );
w_d2_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_out,
      Q => w_d2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_sof_out is
  port (
    AXI4_Stream_Video_Master_TUSER : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    ctrlOut_valid : in STD_LOGIC;
    \fifo_back_indx_reg[0]_0\ : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    user_ctrl_vStart : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_sof_out;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_sof_out is
  signal \^axi4_stream_video_master_tuser\ : STD_LOGIC;
  signal Q_next : STD_LOGIC;
  signal Q_next_1 : STD_LOGIC;
  signal Q_next_2 : STD_LOGIC;
  signal cache_data_reg_n_0 : STD_LOGIC;
  signal cache_valid : STD_LOGIC;
  signal cache_wr_en : STD_LOGIC;
  signal \fifo_back_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_back_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_front_indx[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_front_indx_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_sample_count_reg_n_0_[2]\ : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \fifo_valid_i_2__4_n_0\ : STD_LOGIC;
  signal out_valid : STD_LOGIC;
  signal out_wr_en : STD_LOGIC;
  signal u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit_n_1 : STD_LOGIC;
  signal u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit_n_2 : STD_LOGIC;
  signal w_d1 : STD_LOGIC;
  signal \w_d1_i_1__4_n_0\ : STD_LOGIC;
  signal w_d2 : STD_LOGIC;
  signal w_out : STD_LOGIC;
  signal w_we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Out_1_i_2__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \cache_data_i_2__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \cache_valid_i_1__4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \fifo_front_indx[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \fifo_front_indx[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \out_valid_i_1__2\ : label is "soft_lutpair40";
begin
  AXI4_Stream_Video_Master_TUSER <= \^axi4_stream_video_master_tuser\;
\Out_1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => AXI4_Stream_Video_Master_TREADY,
      I3 => out_valid,
      O => out_wr_en
    );
Out_1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit_n_2,
      Q => \^axi4_stream_video_master_tuser\
    );
\cache_data_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8288"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => AXI4_Stream_Video_Master_TREADY,
      I3 => out_valid,
      O => cache_wr_en
    );
cache_data_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit_n_1,
      Q => cache_data_reg_n_0
    );
\cache_valid_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => out_valid,
      I1 => AXI4_Stream_Video_Master_TREADY,
      I2 => cache_valid,
      I3 => fifo_valid,
      O => Q_next
    );
cache_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next,
      Q => cache_valid
    );
\fifo_back_indx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FFFFFFFD000000"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      I2 => \fifo_sample_count_reg_n_0_[1]\,
      I3 => \fifo_back_indx_reg[0]_0\,
      I4 => ctrlOut_valid,
      I5 => \fifo_back_indx_reg_n_0_[0]\,
      O => \fifo_back_indx[0]_i_1_n_0\
    );
\fifo_back_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fifo_back_indx_reg_n_0_[0]\,
      I1 => w_we,
      I2 => \fifo_back_indx_reg_n_0_[1]\,
      O => \fifo_back_indx[1]_i_1_n_0\
    );
\fifo_back_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[0]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[0]\
    );
\fifo_back_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_back_indx[1]_i_1_n_0\,
      Q => \fifo_back_indx_reg_n_0_[1]\
    );
\fifo_front_indx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \w_d1_i_1__4_n_0\,
      I1 => \fifo_front_indx_reg_n_0_[0]\,
      O => \fifo_front_indx[0]_i_1_n_0\
    );
\fifo_front_indx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fifo_front_indx_reg_n_0_[0]\,
      I1 => \w_d1_i_1__4_n_0\,
      I2 => \fifo_front_indx_reg_n_0_[1]\,
      O => \fifo_front_indx[1]_i_1_n_0\
    );
\fifo_front_indx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[0]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[0]\
    );
\fifo_front_indx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_front_indx[1]_i_1_n_0\,
      Q => \fifo_front_indx_reg_n_0_[1]\
    );
\fifo_sample_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000FFF2FFFD000"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[2]\,
      I1 => \fifo_sample_count_reg_n_0_[1]\,
      I2 => \fifo_back_indx_reg[0]_0\,
      I3 => ctrlOut_valid,
      I4 => \w_d1_i_1__4_n_0\,
      I5 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_sample_count[0]_i_1_n_0\
    );
\fifo_sample_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40D5AABF40D52A"
    )
        port map (
      I0 => \w_d1_i_1__4_n_0\,
      I1 => ctrlOut_valid,
      I2 => \fifo_back_indx_reg[0]_0\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => \fifo_sample_count_reg_n_0_[0]\,
      I5 => \fifo_sample_count_reg_n_0_[2]\,
      O => \fifo_sample_count[1]_i_1_n_0\
    );
\fifo_sample_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFF554000002A"
    )
        port map (
      I0 => \w_d1_i_1__4_n_0\,
      I1 => ctrlOut_valid,
      I2 => \fifo_back_indx_reg[0]_0\,
      I3 => \fifo_sample_count_reg_n_0_[1]\,
      I4 => \fifo_sample_count_reg_n_0_[0]\,
      I5 => \fifo_sample_count_reg_n_0_[2]\,
      O => \fifo_sample_count[2]_i_1_n_0\
    );
\fifo_sample_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[0]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[0]\
    );
\fifo_sample_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[1]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[1]\
    );
\fifo_sample_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \fifo_sample_count[2]_i_1_n_0\,
      Q => \fifo_sample_count_reg_n_0_[2]\
    );
\fifo_valid_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF4000"
    )
        port map (
      I0 => AXI4_Stream_Video_Master_TREADY,
      I1 => fifo_valid,
      I2 => cache_valid,
      I3 => out_valid,
      I4 => \fifo_valid_i_2__4_n_0\,
      I5 => \fifo_sample_count_reg_n_0_[2]\,
      O => Q_next_1
    );
\fifo_valid_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_sample_count_reg_n_0_[1]\,
      I1 => \fifo_sample_count_reg_n_0_[0]\,
      O => \fifo_valid_i_2__4_n_0\
    );
fifo_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_1,
      Q => fifo_valid
    );
\out_valid_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => cache_valid,
      I1 => fifo_valid,
      I2 => out_valid,
      I3 => AXI4_Stream_Video_Master_TREADY,
      O => Q_next_2
    );
out_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => Q_next_2,
      Q => out_valid
    );
u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_SimpleDualPortRAM_singlebit_1
     port map (
      AXI4_Stream_Video_Master_TUSER => \^axi4_stream_video_master_tuser\,
      IPCORE_CLK => IPCORE_CLK,
      cache_data_reg => u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit_n_2,
      cache_data_reg_0 => cache_data_reg_n_0,
      cache_valid => cache_valid,
      cache_wr_en => cache_wr_en,
      ctrlOut_valid => ctrlOut_valid,
      data_int_reg_0 => u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit_n_1,
      data_int_reg_1 => \fifo_back_indx_reg[0]_0\,
      data_int_reg_2 => \fifo_sample_count_reg_n_0_[1]\,
      data_int_reg_3 => \fifo_sample_count_reg_n_0_[0]\,
      data_int_reg_4 => \fifo_sample_count_reg_n_0_[2]\,
      out_wr_en => out_wr_en,
      rd_addr(1) => \fifo_front_indx_reg_n_0_[1]\,
      rd_addr(0) => \fifo_front_indx_reg_n_0_[0]\,
      user_ctrl_vStart => user_ctrl_vStart,
      w_d1 => w_d1,
      w_d2 => w_d2,
      w_out => w_out,
      w_we => w_we,
      wr_addr(1) => \fifo_back_indx_reg_n_0_[1]\,
      wr_addr(0) => \fifo_back_indx_reg_n_0_[0]\
    );
\w_d1_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7F7F00"
    )
        port map (
      I0 => fifo_valid,
      I1 => cache_valid,
      I2 => out_valid,
      I3 => \fifo_sample_count_reg_n_0_[2]\,
      I4 => \fifo_sample_count_reg_n_0_[1]\,
      I5 => \fifo_sample_count_reg_n_0_[0]\,
      O => \w_d1_i_1__4_n_0\
    );
w_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \w_d1_i_1__4_n_0\,
      Q => w_d1
    );
w_d2_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => w_out,
      Q => w_d2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Clustering is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Comparisons_out1_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \In1Reg_reg[4]_i_7_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Comparisons_out1_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \In2Reg_reg[4]_i_7_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Comparisons_out1_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay_reg_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay_bypass_delay_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay_reg_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay_bypass_delay_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay_reg_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay1_bypass_delay_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay1_reg_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay1_bypass_delay_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay1_reg_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay1_bypass_delay_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay1_reg_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay4_bypass_delay_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay4_reg_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay4_bypass_delay_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay4_reg_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay4_bypass_delay_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay4_reg_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay5_bypass_delay_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay5_reg_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay5_bypass_delay_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay5_reg_reg[2][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay5_bypass_delay_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay5_reg_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay4_reg_reg[0][15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Delay_reg_reg[0][15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Delay4_reg_reg[1][15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Delay_reg_reg[1][15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Delay4_reg_reg[2][15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Delay_reg_reg[2][15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    A : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \validOut_1_reg_rep__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cr_1_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \validOut_1_reg_rep__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cb_1_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \validOut_1_reg_rep__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_1_reg[7]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \validOut_1_reg_rep__2_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cr_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \validOut_1_reg_rep__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cb_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \validOut_1_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \validOut_1_reg_rep__1_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cr_1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \validOut_1_reg_rep__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cb_1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \validOut_1_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \validOut_1_reg_rep__0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cr_1_reg[7]_2\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    validOut_1_reg_rep : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cb_1_reg[7]_2\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    validOut_1_reg_rep_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \In1Reg_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \In1Reg_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RGB0_35__1\ : in STD_LOGIC;
    Color_Space_Converter_out2_valid : in STD_LOGIC;
    RGB2_35 : in STD_LOGIC;
    RGB3_35 : in STD_LOGIC;
    RGB3_35_0 : in STD_LOGIC;
    Product_out1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add3_out1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Product_out1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add3_out1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Product_out1_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add3_out1_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Product_out1_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add3_out1_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Delay5_bypass_delay_reg[2][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    HDL_Counter_out10 : in STD_LOGIC;
    RGB3_34 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RGB3_34__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RGB3_34__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Delay_reg_reg[0][16]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Clustering;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Clustering is
  signal \Add3_out1_i_16__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_16__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_16__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_16_n_0 : STD_LOGIC;
  signal \Add3_out1_i_17__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_17__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_17__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_17_n_0 : STD_LOGIC;
  signal \Add3_out1_i_18__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_18__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_18__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_18_n_0 : STD_LOGIC;
  signal \Add3_out1_i_19__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_19__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_19__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_19_n_0 : STD_LOGIC;
  signal \Add3_out1_i_1__0_n_3\ : STD_LOGIC;
  signal \Add3_out1_i_1__1_n_3\ : STD_LOGIC;
  signal \Add3_out1_i_1__2_n_3\ : STD_LOGIC;
  signal Add3_out1_i_1_n_3 : STD_LOGIC;
  signal \Add3_out1_i_20__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_20__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_20__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_20_n_0 : STD_LOGIC;
  signal \Add3_out1_i_21__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_21__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_21__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_21_n_0 : STD_LOGIC;
  signal \Add3_out1_i_22__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_22__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_22__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_22_n_0 : STD_LOGIC;
  signal \Add3_out1_i_23__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_23__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_23__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_23_n_0 : STD_LOGIC;
  signal \Add3_out1_i_4__0_n_1\ : STD_LOGIC;
  signal \Add3_out1_i_4__0_n_2\ : STD_LOGIC;
  signal \Add3_out1_i_4__0_n_3\ : STD_LOGIC;
  signal \Add3_out1_i_4__1_n_1\ : STD_LOGIC;
  signal \Add3_out1_i_4__1_n_2\ : STD_LOGIC;
  signal \Add3_out1_i_4__1_n_3\ : STD_LOGIC;
  signal \Add3_out1_i_4__2_n_1\ : STD_LOGIC;
  signal \Add3_out1_i_4__2_n_2\ : STD_LOGIC;
  signal \Add3_out1_i_4__2_n_3\ : STD_LOGIC;
  signal Add3_out1_i_4_n_1 : STD_LOGIC;
  signal Add3_out1_i_4_n_2 : STD_LOGIC;
  signal Add3_out1_i_4_n_3 : STD_LOGIC;
  signal \Add3_out1_i_5__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_5__0_n_1\ : STD_LOGIC;
  signal \Add3_out1_i_5__0_n_2\ : STD_LOGIC;
  signal \Add3_out1_i_5__0_n_3\ : STD_LOGIC;
  signal \Add3_out1_i_5__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_5__1_n_1\ : STD_LOGIC;
  signal \Add3_out1_i_5__1_n_2\ : STD_LOGIC;
  signal \Add3_out1_i_5__1_n_3\ : STD_LOGIC;
  signal \Add3_out1_i_5__2_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_5__2_n_1\ : STD_LOGIC;
  signal \Add3_out1_i_5__2_n_2\ : STD_LOGIC;
  signal \Add3_out1_i_5__2_n_3\ : STD_LOGIC;
  signal Add3_out1_i_5_n_0 : STD_LOGIC;
  signal Add3_out1_i_5_n_1 : STD_LOGIC;
  signal Add3_out1_i_5_n_2 : STD_LOGIC;
  signal Add3_out1_i_5_n_3 : STD_LOGIC;
  signal \Add3_out1_i_6__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_6__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_6__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_6_n_0 : STD_LOGIC;
  signal \Add3_out1_i_7__0_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_7__1_n_0\ : STD_LOGIC;
  signal \Add3_out1_i_7__2_n_0\ : STD_LOGIC;
  signal Add3_out1_i_7_n_0 : STD_LOGIC;
  signal \Add4_out1_i_16__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_16__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_16__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_16_n_0 : STD_LOGIC;
  signal \Add4_out1_i_17__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_17__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_17__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_17_n_0 : STD_LOGIC;
  signal \Add4_out1_i_18__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_18__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_18__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_18_n_0 : STD_LOGIC;
  signal \Add4_out1_i_19__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_19__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_19__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_19_n_0 : STD_LOGIC;
  signal \Add4_out1_i_1__0_n_3\ : STD_LOGIC;
  signal \Add4_out1_i_1__1_n_3\ : STD_LOGIC;
  signal \Add4_out1_i_1__2_n_3\ : STD_LOGIC;
  signal Add4_out1_i_1_n_3 : STD_LOGIC;
  signal \Add4_out1_i_20__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_20__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_20__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_20_n_0 : STD_LOGIC;
  signal \Add4_out1_i_21__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_21__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_21__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_21_n_0 : STD_LOGIC;
  signal \Add4_out1_i_22__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_22__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_22__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_22_n_0 : STD_LOGIC;
  signal \Add4_out1_i_23__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_23__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_23__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_23_n_0 : STD_LOGIC;
  signal \Add4_out1_i_4__0_n_1\ : STD_LOGIC;
  signal \Add4_out1_i_4__0_n_2\ : STD_LOGIC;
  signal \Add4_out1_i_4__0_n_3\ : STD_LOGIC;
  signal \Add4_out1_i_4__1_n_1\ : STD_LOGIC;
  signal \Add4_out1_i_4__1_n_2\ : STD_LOGIC;
  signal \Add4_out1_i_4__1_n_3\ : STD_LOGIC;
  signal \Add4_out1_i_4__2_n_1\ : STD_LOGIC;
  signal \Add4_out1_i_4__2_n_2\ : STD_LOGIC;
  signal \Add4_out1_i_4__2_n_3\ : STD_LOGIC;
  signal Add4_out1_i_4_n_1 : STD_LOGIC;
  signal Add4_out1_i_4_n_2 : STD_LOGIC;
  signal Add4_out1_i_4_n_3 : STD_LOGIC;
  signal \Add4_out1_i_5__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_5__0_n_1\ : STD_LOGIC;
  signal \Add4_out1_i_5__0_n_2\ : STD_LOGIC;
  signal \Add4_out1_i_5__0_n_3\ : STD_LOGIC;
  signal \Add4_out1_i_5__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_5__1_n_1\ : STD_LOGIC;
  signal \Add4_out1_i_5__1_n_2\ : STD_LOGIC;
  signal \Add4_out1_i_5__1_n_3\ : STD_LOGIC;
  signal \Add4_out1_i_5__2_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_5__2_n_1\ : STD_LOGIC;
  signal \Add4_out1_i_5__2_n_2\ : STD_LOGIC;
  signal \Add4_out1_i_5__2_n_3\ : STD_LOGIC;
  signal Add4_out1_i_5_n_0 : STD_LOGIC;
  signal Add4_out1_i_5_n_1 : STD_LOGIC;
  signal Add4_out1_i_5_n_2 : STD_LOGIC;
  signal Add4_out1_i_5_n_3 : STD_LOGIC;
  signal \Add4_out1_i_6__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_6__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_6__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_6_n_0 : STD_LOGIC;
  signal \Add4_out1_i_7__0_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_7__1_n_0\ : STD_LOGIC;
  signal \Add4_out1_i_7__2_n_0\ : STD_LOGIC;
  signal Add4_out1_i_7_n_0 : STD_LOGIC;
  signal Clustering_out1_0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Clustering_out1_1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Clustering_out1_10 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Clustering_out1_11 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Clustering_out1_2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Clustering_out1_3 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Clustering_out1_4 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Clustering_out1_5 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Clustering_out1_6 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Clustering_out1_7 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Clustering_out1_8 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Clustering_out1_9 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^comparisons_out1_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^comparisons_out1_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^comparisons_out1_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^delay1_bypass_delay_reg[0][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay1_bypass_delay_reg[0]_40\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay1_bypass_delay_reg[1][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay1_bypass_delay_reg[1]_42\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay1_bypass_delay_reg[2][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay1_bypass_delay_reg[2]_44\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \Delay1_reg[0][17]_i_5_n_0\ : STD_LOGIC;
  signal \^delay1_reg_reg[0][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay1_reg_reg[0]_39\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay1_reg_reg[1][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay1_reg_reg[1]_41\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay1_reg_reg[2][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay1_reg_reg[2]_43\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay4_bypass_delay_reg[0][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay4_bypass_delay_reg[0]_46\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay4_bypass_delay_reg[1][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay4_bypass_delay_reg[1]_48\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay4_bypass_delay_reg[2][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay4_bypass_delay_reg[2]_50\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \Delay4_reg[0][17]_i_2_n_0\ : STD_LOGIC;
  signal \^delay4_reg_reg[0][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay4_reg_reg[0]_45\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay4_reg_reg[1][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay4_reg_reg[1]_47\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay4_reg_reg[2][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay4_reg_reg[2]_49\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay5_bypass_delay_reg[0][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay5_bypass_delay_reg[0]_52\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay5_bypass_delay_reg[1][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay5_bypass_delay_reg[1]_54\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay5_bypass_delay_reg[2][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay5_bypass_delay_reg[2]_56\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \Delay5_reg[0][17]_i_2_n_0\ : STD_LOGIC;
  signal \^delay5_reg_reg[0][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay5_reg_reg[0]_51\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay5_reg_reg[1][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay5_reg_reg[1]_53\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay5_reg_reg[2][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay5_reg_reg[2]_55\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \Delay_bypass_delay_reg[0]_34\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay_bypass_delay_reg[1][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay_bypass_delay_reg[1]_36\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay_bypass_delay_reg[2][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay_bypass_delay_reg[2]_38\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \Delay_reg[0][16]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][16]_i_3_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][16]_i_4_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_14_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_22_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_3_n_0\ : STD_LOGIC;
  signal \Delay_reg[0][17]_i_7_n_0\ : STD_LOGIC;
  signal \Delay_reg[1][16]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_reg[2][16]_i_2_n_0\ : STD_LOGIC;
  signal \^delay_reg_reg[0][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay_reg_reg[0]_33\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay_reg_reg[1][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay_reg_reg[1]_35\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^delay_reg_reg[2][15]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Delay_reg_reg[2]_37\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \HDL_Counter_out1[0]_i_3_n_0\ : STD_LOGIC;
  signal HDL_Counter_out1_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \HDL_Counter_out1_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \HDL_Counter_out1_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \Product_out1_i_16__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_16__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_16__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_16_n_0 : STD_LOGIC;
  signal \Product_out1_i_17__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_17__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_17__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_17_n_0 : STD_LOGIC;
  signal \Product_out1_i_18__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_18__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_18__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_18_n_0 : STD_LOGIC;
  signal \Product_out1_i_19__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_19__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_19__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_19_n_0 : STD_LOGIC;
  signal \Product_out1_i_1__0_n_3\ : STD_LOGIC;
  signal \Product_out1_i_1__1_n_3\ : STD_LOGIC;
  signal \Product_out1_i_1__2_n_3\ : STD_LOGIC;
  signal Product_out1_i_1_n_3 : STD_LOGIC;
  signal \Product_out1_i_20__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_20__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_20__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_20_n_0 : STD_LOGIC;
  signal \Product_out1_i_21__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_21__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_21__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_21_n_0 : STD_LOGIC;
  signal \Product_out1_i_22__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_22__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_22__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_22_n_0 : STD_LOGIC;
  signal \Product_out1_i_23__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_23__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_23__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_23_n_0 : STD_LOGIC;
  signal \Product_out1_i_4__0_n_1\ : STD_LOGIC;
  signal \Product_out1_i_4__0_n_2\ : STD_LOGIC;
  signal \Product_out1_i_4__0_n_3\ : STD_LOGIC;
  signal \Product_out1_i_4__1_n_1\ : STD_LOGIC;
  signal \Product_out1_i_4__1_n_2\ : STD_LOGIC;
  signal \Product_out1_i_4__1_n_3\ : STD_LOGIC;
  signal \Product_out1_i_4__2_n_1\ : STD_LOGIC;
  signal \Product_out1_i_4__2_n_2\ : STD_LOGIC;
  signal \Product_out1_i_4__2_n_3\ : STD_LOGIC;
  signal Product_out1_i_4_n_1 : STD_LOGIC;
  signal Product_out1_i_4_n_2 : STD_LOGIC;
  signal Product_out1_i_4_n_3 : STD_LOGIC;
  signal \Product_out1_i_5__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_5__0_n_1\ : STD_LOGIC;
  signal \Product_out1_i_5__0_n_2\ : STD_LOGIC;
  signal \Product_out1_i_5__0_n_3\ : STD_LOGIC;
  signal \Product_out1_i_5__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_5__1_n_1\ : STD_LOGIC;
  signal \Product_out1_i_5__1_n_2\ : STD_LOGIC;
  signal \Product_out1_i_5__1_n_3\ : STD_LOGIC;
  signal \Product_out1_i_5__2_n_0\ : STD_LOGIC;
  signal \Product_out1_i_5__2_n_1\ : STD_LOGIC;
  signal \Product_out1_i_5__2_n_2\ : STD_LOGIC;
  signal \Product_out1_i_5__2_n_3\ : STD_LOGIC;
  signal Product_out1_i_5_n_0 : STD_LOGIC;
  signal Product_out1_i_5_n_1 : STD_LOGIC;
  signal Product_out1_i_5_n_2 : STD_LOGIC;
  signal Product_out1_i_5_n_3 : STD_LOGIC;
  signal \Product_out1_i_6__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_6__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_6__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_6_n_0 : STD_LOGIC;
  signal \Product_out1_i_7__0_n_0\ : STD_LOGIC;
  signal \Product_out1_i_7__1_n_0\ : STD_LOGIC;
  signal \Product_out1_i_7__2_n_0\ : STD_LOGIC;
  signal Product_out1_i_7_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RGB0_0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB0_1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB0_2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB1_0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB1_1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB1_2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB2_0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB2_1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB2_2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal RGB3_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal RGB3_1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal RGB3_2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \u_Comparisons/Switch3_out1[0]_12\ : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \u_Comparisons/Switch3_out1[1]_14\ : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \u_Comparisons/Switch3_out1[2]_16\ : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \u_Comparisons/Switch4_out1[0]_13\ : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \u_Comparisons/Switch4_out1[1]_15\ : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \u_Comparisons/Switch4_out1[2]_17\ : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal u_MATLAB_Function_n_0 : STD_LOGIC;
  signal u_MATLAB_Function_n_18 : STD_LOGIC;
  signal u_MATLAB_Function_n_36 : STD_LOGIC;
  signal NLW_Add3_out1_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Add3_out1_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Add3_out1_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Add3_out1_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Add3_out1_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Add3_out1_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Add3_out1_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Add3_out1_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Add4_out1_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Add4_out1_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Add4_out1_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Add4_out1_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Add4_out1_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Add4_out1_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Add4_out1_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Add4_out1_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_HDL_Counter_out1_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Product_out1_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Product_out1_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Product_out1_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Product_out1_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Product_out1_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Product_out1_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Product_out1_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Product_out1_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of Add3_out1_i_1 : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of Add3_out1_i_4 : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_4__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_4__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_4__2\ : label is 35;
  attribute ADDER_THRESHOLD of Add3_out1_i_5 : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_5__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_5__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Add3_out1_i_5__2\ : label is 35;
  attribute ADDER_THRESHOLD of Add4_out1_i_1 : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of Add4_out1_i_4 : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_4__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_4__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_4__2\ : label is 35;
  attribute ADDER_THRESHOLD of Add4_out1_i_5 : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_5__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_5__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Add4_out1_i_5__2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Delay1_reg[0][17]_i_5\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Delay4_reg[0][17]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Delay5_reg[0][17]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Delay_reg[0][17]_i_3\ : label is "soft_lutpair123";
  attribute ADDER_THRESHOLD of \HDL_Counter_out1_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \HDL_Counter_out1_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \HDL_Counter_out1_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \In1Reg[2]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \In1Reg[3]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \In2Reg[2]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \In2Reg[3]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \In3Reg[2]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \In3Reg[3]_i_1__0\ : label is "soft_lutpair119";
  attribute ADDER_THRESHOLD of Product_out1_i_1 : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of Product_out1_i_4 : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_4__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_4__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_4__2\ : label is 35;
  attribute ADDER_THRESHOLD of Product_out1_i_5 : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_5__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_5__1\ : label is 35;
  attribute ADDER_THRESHOLD of \Product_out1_i_5__2\ : label is 35;
begin
  Comparisons_out1_0(7 downto 0) <= \^comparisons_out1_0\(7 downto 0);
  Comparisons_out1_1(7 downto 0) <= \^comparisons_out1_1\(7 downto 0);
  Comparisons_out1_2(7 downto 0) <= \^comparisons_out1_2\(7 downto 0);
  \Delay1_bypass_delay_reg[0][15]_0\(7 downto 0) <= \^delay1_bypass_delay_reg[0][15]_0\(7 downto 0);
  \Delay1_bypass_delay_reg[1][15]_0\(7 downto 0) <= \^delay1_bypass_delay_reg[1][15]_0\(7 downto 0);
  \Delay1_bypass_delay_reg[2][15]_0\(7 downto 0) <= \^delay1_bypass_delay_reg[2][15]_0\(7 downto 0);
  \Delay1_reg_reg[0][15]_0\(7 downto 0) <= \^delay1_reg_reg[0][15]_0\(7 downto 0);
  \Delay1_reg_reg[1][15]_0\(7 downto 0) <= \^delay1_reg_reg[1][15]_0\(7 downto 0);
  \Delay1_reg_reg[2][15]_0\(7 downto 0) <= \^delay1_reg_reg[2][15]_0\(7 downto 0);
  \Delay4_bypass_delay_reg[0][15]_0\(7 downto 0) <= \^delay4_bypass_delay_reg[0][15]_0\(7 downto 0);
  \Delay4_bypass_delay_reg[1][15]_0\(7 downto 0) <= \^delay4_bypass_delay_reg[1][15]_0\(7 downto 0);
  \Delay4_bypass_delay_reg[2][15]_0\(7 downto 0) <= \^delay4_bypass_delay_reg[2][15]_0\(7 downto 0);
  \Delay4_reg_reg[0][15]_0\(7 downto 0) <= \^delay4_reg_reg[0][15]_0\(7 downto 0);
  \Delay4_reg_reg[1][15]_0\(7 downto 0) <= \^delay4_reg_reg[1][15]_0\(7 downto 0);
  \Delay4_reg_reg[2][15]_0\(7 downto 0) <= \^delay4_reg_reg[2][15]_0\(7 downto 0);
  \Delay5_bypass_delay_reg[0][15]_0\(7 downto 0) <= \^delay5_bypass_delay_reg[0][15]_0\(7 downto 0);
  \Delay5_bypass_delay_reg[1][15]_0\(7 downto 0) <= \^delay5_bypass_delay_reg[1][15]_0\(7 downto 0);
  \Delay5_bypass_delay_reg[2][15]_0\(7 downto 0) <= \^delay5_bypass_delay_reg[2][15]_0\(7 downto 0);
  \Delay5_reg_reg[0][15]_0\(7 downto 0) <= \^delay5_reg_reg[0][15]_0\(7 downto 0);
  \Delay5_reg_reg[1][15]_0\(7 downto 0) <= \^delay5_reg_reg[1][15]_0\(7 downto 0);
  \Delay5_reg_reg[2][15]_0\(7 downto 0) <= \^delay5_reg_reg[2][15]_0\(7 downto 0);
  \Delay_bypass_delay_reg[1][15]_0\(7 downto 0) <= \^delay_bypass_delay_reg[1][15]_0\(7 downto 0);
  \Delay_bypass_delay_reg[2][15]_0\(7 downto 0) <= \^delay_bypass_delay_reg[2][15]_0\(7 downto 0);
  \Delay_reg_reg[0][15]_0\(7 downto 0) <= \^delay_reg_reg[0][15]_0\(7 downto 0);
  \Delay_reg_reg[1][15]_0\(7 downto 0) <= \^delay_reg_reg[1][15]_0\(7 downto 0);
  \Delay_reg_reg[2][15]_0\(7 downto 0) <= \^delay_reg_reg[2][15]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
Add3_out1_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => Add3_out1(0),
      CO(3 downto 1) => NLW_Add3_out1_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => Add3_out1_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_Add3_out1_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => \Cb_1_reg[7]\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => Add3_out1_i_6_n_0,
      S(0) => Add3_out1_i_7_n_0
    );
Add3_out1_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[1]_36\(7),
      I2 => \Delay_reg_reg[1]_35\(7),
      O => Add3_out1_i_16_n_0
    );
\Add3_out1_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[1]_42\(7),
      I2 => \Delay1_reg_reg[1]_41\(7),
      O => \Add3_out1_i_16__0_n_0\
    );
\Add3_out1_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[1]_48\(7),
      I2 => \Delay4_reg_reg[1]_47\(7),
      O => \Add3_out1_i_16__1_n_0\
    );
\Add3_out1_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[1]_54\(7),
      I2 => \Delay5_reg_reg[1]_53\(7),
      O => \Add3_out1_i_16__2_n_0\
    );
Add3_out1_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[1]_36\(6),
      I2 => \Delay_reg_reg[1]_35\(6),
      O => Add3_out1_i_17_n_0
    );
\Add3_out1_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[1]_42\(6),
      I2 => \Delay1_reg_reg[1]_41\(6),
      O => \Add3_out1_i_17__0_n_0\
    );
\Add3_out1_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[1]_48\(6),
      I2 => \Delay4_reg_reg[1]_47\(6),
      O => \Add3_out1_i_17__1_n_0\
    );
\Add3_out1_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[1]_54\(6),
      I2 => \Delay5_reg_reg[1]_53\(6),
      O => \Add3_out1_i_17__2_n_0\
    );
Add3_out1_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[1]_36\(5),
      I2 => \Delay_reg_reg[1]_35\(5),
      O => Add3_out1_i_18_n_0
    );
\Add3_out1_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[1]_42\(5),
      I2 => \Delay1_reg_reg[1]_41\(5),
      O => \Add3_out1_i_18__0_n_0\
    );
\Add3_out1_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[1]_48\(5),
      I2 => \Delay4_reg_reg[1]_47\(5),
      O => \Add3_out1_i_18__1_n_0\
    );
\Add3_out1_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[1]_54\(5),
      I2 => \Delay5_reg_reg[1]_53\(5),
      O => \Add3_out1_i_18__2_n_0\
    );
Add3_out1_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[1]_36\(4),
      I2 => \Delay_reg_reg[1]_35\(4),
      O => Add3_out1_i_19_n_0
    );
\Add3_out1_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[1]_42\(4),
      I2 => \Delay1_reg_reg[1]_41\(4),
      O => \Add3_out1_i_19__0_n_0\
    );
\Add3_out1_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[1]_48\(4),
      I2 => \Delay4_reg_reg[1]_47\(4),
      O => \Add3_out1_i_19__1_n_0\
    );
\Add3_out1_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[1]_54\(4),
      I2 => \Delay5_reg_reg[1]_53\(4),
      O => \Add3_out1_i_19__2_n_0\
    );
\Add3_out1_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Add3_out1_0(0),
      CO(3 downto 1) => \NLW_Add3_out1_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Add3_out1_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Add3_out1_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \Cb_1_reg[7]_0\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \Add3_out1_i_6__0_n_0\,
      S(0) => \Add3_out1_i_7__0_n_0\
    );
\Add3_out1_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => Add3_out1_1(0),
      CO(3 downto 1) => \NLW_Add3_out1_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Add3_out1_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Add3_out1_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \Cb_1_reg[7]_1\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \Add3_out1_i_6__1_n_0\,
      S(0) => \Add3_out1_i_7__1_n_0\
    );
\Add3_out1_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => Add3_out1_2(0),
      CO(3 downto 1) => \NLW_Add3_out1_i_1__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Add3_out1_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Add3_out1_i_1__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \Cb_1_reg[7]_2\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \Add3_out1_i_6__2_n_0\,
      S(0) => \Add3_out1_i_7__2_n_0\
    );
Add3_out1_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[1]_36\(3),
      I2 => \Delay_reg_reg[1]_35\(3),
      O => Add3_out1_i_20_n_0
    );
\Add3_out1_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[1]_42\(3),
      I2 => \Delay1_reg_reg[1]_41\(3),
      O => \Add3_out1_i_20__0_n_0\
    );
\Add3_out1_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[1]_48\(3),
      I2 => \Delay4_reg_reg[1]_47\(3),
      O => \Add3_out1_i_20__1_n_0\
    );
\Add3_out1_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[1]_54\(3),
      I2 => \Delay5_reg_reg[1]_53\(3),
      O => \Add3_out1_i_20__2_n_0\
    );
Add3_out1_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[1]_36\(2),
      I2 => \Delay_reg_reg[1]_35\(2),
      O => Add3_out1_i_21_n_0
    );
\Add3_out1_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[1]_42\(2),
      I2 => \Delay1_reg_reg[1]_41\(2),
      O => \Add3_out1_i_21__0_n_0\
    );
\Add3_out1_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[1]_48\(2),
      I2 => \Delay4_reg_reg[1]_47\(2),
      O => \Add3_out1_i_21__1_n_0\
    );
\Add3_out1_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[1]_54\(2),
      I2 => \Delay5_reg_reg[1]_53\(2),
      O => \Add3_out1_i_21__2_n_0\
    );
Add3_out1_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[1]_36\(1),
      I2 => \Delay_reg_reg[1]_35\(1),
      O => Add3_out1_i_22_n_0
    );
\Add3_out1_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[1]_42\(1),
      I2 => \Delay1_reg_reg[1]_41\(1),
      O => \Add3_out1_i_22__0_n_0\
    );
\Add3_out1_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[1]_48\(1),
      I2 => \Delay4_reg_reg[1]_47\(1),
      O => \Add3_out1_i_22__1_n_0\
    );
\Add3_out1_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[1]_54\(1),
      I2 => \Delay5_reg_reg[1]_53\(1),
      O => \Add3_out1_i_22__2_n_0\
    );
Add3_out1_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[1]_36\(0),
      I2 => \Delay_reg_reg[1]_35\(0),
      O => Add3_out1_i_23_n_0
    );
\Add3_out1_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[1]_42\(0),
      I2 => \Delay1_reg_reg[1]_41\(0),
      O => \Add3_out1_i_23__0_n_0\
    );
\Add3_out1_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[1]_48\(0),
      I2 => \Delay4_reg_reg[1]_47\(0),
      O => \Add3_out1_i_23__1_n_0\
    );
\Add3_out1_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[1]_54\(0),
      I2 => \Delay5_reg_reg[1]_53\(0),
      O => \Add3_out1_i_23__2_n_0\
    );
Add3_out1_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => Add3_out1_i_5_n_0,
      CO(3) => \validOut_1_reg_rep__2_1\(0),
      CO(2) => Add3_out1_i_4_n_1,
      CO(1) => Add3_out1_i_4_n_2,
      CO(0) => Add3_out1_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cb_1_reg[7]\(7 downto 4),
      S(3) => Add3_out1_i_16_n_0,
      S(2) => Add3_out1_i_17_n_0,
      S(1) => Add3_out1_i_18_n_0,
      S(0) => Add3_out1_i_19_n_0
    );
\Add3_out1_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Add3_out1_i_5__0_n_0\,
      CO(3) => \validOut_1_reg_rep__1_0\(0),
      CO(2) => \Add3_out1_i_4__0_n_1\,
      CO(1) => \Add3_out1_i_4__0_n_2\,
      CO(0) => \Add3_out1_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cb_1_reg[7]_0\(7 downto 4),
      S(3) => \Add3_out1_i_16__0_n_0\,
      S(2) => \Add3_out1_i_17__0_n_0\,
      S(1) => \Add3_out1_i_18__0_n_0\,
      S(0) => \Add3_out1_i_19__0_n_0\
    );
\Add3_out1_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Add3_out1_i_5__1_n_0\,
      CO(3) => \validOut_1_reg_rep__0_0\(0),
      CO(2) => \Add3_out1_i_4__1_n_1\,
      CO(1) => \Add3_out1_i_4__1_n_2\,
      CO(0) => \Add3_out1_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cb_1_reg[7]_1\(7 downto 4),
      S(3) => \Add3_out1_i_16__1_n_0\,
      S(2) => \Add3_out1_i_17__1_n_0\,
      S(1) => \Add3_out1_i_18__1_n_0\,
      S(0) => \Add3_out1_i_19__1_n_0\
    );
\Add3_out1_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Add3_out1_i_5__2_n_0\,
      CO(3) => validOut_1_reg_rep_0(0),
      CO(2) => \Add3_out1_i_4__2_n_1\,
      CO(1) => \Add3_out1_i_4__2_n_2\,
      CO(0) => \Add3_out1_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cb_1_reg[7]_2\(7 downto 4),
      S(3) => \Add3_out1_i_16__2_n_0\,
      S(2) => \Add3_out1_i_17__2_n_0\,
      S(1) => \Add3_out1_i_18__2_n_0\,
      S(0) => \Add3_out1_i_19__2_n_0\
    );
Add3_out1_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Add3_out1_i_5_n_0,
      CO(2) => Add3_out1_i_5_n_1,
      CO(1) => Add3_out1_i_5_n_2,
      CO(0) => Add3_out1_i_5_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cb_1_reg[7]\(3 downto 0),
      S(3) => Add3_out1_i_20_n_0,
      S(2) => Add3_out1_i_21_n_0,
      S(1) => Add3_out1_i_22_n_0,
      S(0) => Add3_out1_i_23_n_0
    );
\Add3_out1_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Add3_out1_i_5__0_n_0\,
      CO(2) => \Add3_out1_i_5__0_n_1\,
      CO(1) => \Add3_out1_i_5__0_n_2\,
      CO(0) => \Add3_out1_i_5__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cb_1_reg[7]_0\(3 downto 0),
      S(3) => \Add3_out1_i_20__0_n_0\,
      S(2) => \Add3_out1_i_21__0_n_0\,
      S(1) => \Add3_out1_i_22__0_n_0\,
      S(0) => \Add3_out1_i_23__0_n_0\
    );
\Add3_out1_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Add3_out1_i_5__1_n_0\,
      CO(2) => \Add3_out1_i_5__1_n_1\,
      CO(1) => \Add3_out1_i_5__1_n_2\,
      CO(0) => \Add3_out1_i_5__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cb_1_reg[7]_1\(3 downto 0),
      S(3) => \Add3_out1_i_20__1_n_0\,
      S(2) => \Add3_out1_i_21__1_n_0\,
      S(1) => \Add3_out1_i_22__1_n_0\,
      S(0) => \Add3_out1_i_23__1_n_0\
    );
\Add3_out1_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Add3_out1_i_5__2_n_0\,
      CO(2) => \Add3_out1_i_5__2_n_1\,
      CO(1) => \Add3_out1_i_5__2_n_2\,
      CO(0) => \Add3_out1_i_5__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cb_1_reg[7]_2\(3 downto 0),
      S(3) => \Add3_out1_i_20__2_n_0\,
      S(2) => \Add3_out1_i_21__2_n_0\,
      S(1) => \Add3_out1_i_22__2_n_0\,
      S(0) => \Add3_out1_i_23__2_n_0\
    );
Add3_out1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[1]_36\(17),
      I2 => \Delay_reg_reg[1]_35\(17),
      O => Add3_out1_i_6_n_0
    );
\Add3_out1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[1]_42\(17),
      I2 => \Delay1_reg_reg[1]_41\(17),
      O => \Add3_out1_i_6__0_n_0\
    );
\Add3_out1_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[1]_48\(17),
      I2 => \Delay4_reg_reg[1]_47\(17),
      O => \Add3_out1_i_6__1_n_0\
    );
\Add3_out1_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[1]_54\(17),
      I2 => \Delay5_reg_reg[1]_53\(17),
      O => \Add3_out1_i_6__2_n_0\
    );
Add3_out1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[1]_36\(16),
      I2 => \Delay_reg_reg[1]_35\(16),
      O => Add3_out1_i_7_n_0
    );
\Add3_out1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[1]_42\(16),
      I2 => \Delay1_reg_reg[1]_41\(16),
      O => \Add3_out1_i_7__0_n_0\
    );
\Add3_out1_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[1]_48\(16),
      I2 => \Delay4_reg_reg[1]_47\(16),
      O => \Add3_out1_i_7__1_n_0\
    );
\Add3_out1_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[1]_54\(16),
      I2 => \Delay5_reg_reg[1]_53\(16),
      O => \Add3_out1_i_7__2_n_0\
    );
Add4_out1_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => Add4_out1(0),
      CO(3 downto 1) => NLW_Add4_out1_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => Add4_out1_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_Add4_out1_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => \Cr_1_reg[7]\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => Add4_out1_i_6_n_0,
      S(0) => Add4_out1_i_7_n_0
    );
Add4_out1_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[2]_38\(7),
      I2 => \Delay_reg_reg[2]_37\(7),
      O => Add4_out1_i_16_n_0
    );
\Add4_out1_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[2]_44\(7),
      I2 => \Delay1_reg_reg[2]_43\(7),
      O => \Add4_out1_i_16__0_n_0\
    );
\Add4_out1_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[2]_50\(7),
      I2 => \Delay4_reg_reg[2]_49\(7),
      O => \Add4_out1_i_16__1_n_0\
    );
\Add4_out1_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[2]_56\(7),
      I2 => \Delay5_reg_reg[2]_55\(7),
      O => \Add4_out1_i_16__2_n_0\
    );
Add4_out1_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[2]_38\(6),
      I2 => \Delay_reg_reg[2]_37\(6),
      O => Add4_out1_i_17_n_0
    );
\Add4_out1_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[2]_44\(6),
      I2 => \Delay1_reg_reg[2]_43\(6),
      O => \Add4_out1_i_17__0_n_0\
    );
\Add4_out1_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[2]_50\(6),
      I2 => \Delay4_reg_reg[2]_49\(6),
      O => \Add4_out1_i_17__1_n_0\
    );
\Add4_out1_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[2]_56\(6),
      I2 => \Delay5_reg_reg[2]_55\(6),
      O => \Add4_out1_i_17__2_n_0\
    );
Add4_out1_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[2]_38\(5),
      I2 => \Delay_reg_reg[2]_37\(5),
      O => Add4_out1_i_18_n_0
    );
\Add4_out1_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[2]_44\(5),
      I2 => \Delay1_reg_reg[2]_43\(5),
      O => \Add4_out1_i_18__0_n_0\
    );
\Add4_out1_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[2]_50\(5),
      I2 => \Delay4_reg_reg[2]_49\(5),
      O => \Add4_out1_i_18__1_n_0\
    );
\Add4_out1_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[2]_56\(5),
      I2 => \Delay5_reg_reg[2]_55\(5),
      O => \Add4_out1_i_18__2_n_0\
    );
Add4_out1_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[2]_38\(4),
      I2 => \Delay_reg_reg[2]_37\(4),
      O => Add4_out1_i_19_n_0
    );
\Add4_out1_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[2]_44\(4),
      I2 => \Delay1_reg_reg[2]_43\(4),
      O => \Add4_out1_i_19__0_n_0\
    );
\Add4_out1_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[2]_50\(4),
      I2 => \Delay4_reg_reg[2]_49\(4),
      O => \Add4_out1_i_19__1_n_0\
    );
\Add4_out1_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[2]_56\(4),
      I2 => \Delay5_reg_reg[2]_55\(4),
      O => \Add4_out1_i_19__2_n_0\
    );
\Add4_out1_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Add4_out1_0(0),
      CO(3 downto 1) => \NLW_Add4_out1_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Add4_out1_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Add4_out1_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \Cr_1_reg[7]_0\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \Add4_out1_i_6__0_n_0\,
      S(0) => \Add4_out1_i_7__0_n_0\
    );
\Add4_out1_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => Add4_out1_1(0),
      CO(3 downto 1) => \NLW_Add4_out1_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Add4_out1_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Add4_out1_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \Cr_1_reg[7]_1\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \Add4_out1_i_6__1_n_0\,
      S(0) => \Add4_out1_i_7__1_n_0\
    );
\Add4_out1_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => Add4_out1_2(0),
      CO(3 downto 1) => \NLW_Add4_out1_i_1__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Add4_out1_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Add4_out1_i_1__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \Cr_1_reg[7]_2\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \Add4_out1_i_6__2_n_0\,
      S(0) => \Add4_out1_i_7__2_n_0\
    );
Add4_out1_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[2]_38\(3),
      I2 => \Delay_reg_reg[2]_37\(3),
      O => Add4_out1_i_20_n_0
    );
\Add4_out1_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[2]_44\(3),
      I2 => \Delay1_reg_reg[2]_43\(3),
      O => \Add4_out1_i_20__0_n_0\
    );
\Add4_out1_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[2]_50\(3),
      I2 => \Delay4_reg_reg[2]_49\(3),
      O => \Add4_out1_i_20__1_n_0\
    );
\Add4_out1_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[2]_56\(3),
      I2 => \Delay5_reg_reg[2]_55\(3),
      O => \Add4_out1_i_20__2_n_0\
    );
Add4_out1_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[2]_38\(2),
      I2 => \Delay_reg_reg[2]_37\(2),
      O => Add4_out1_i_21_n_0
    );
\Add4_out1_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[2]_44\(2),
      I2 => \Delay1_reg_reg[2]_43\(2),
      O => \Add4_out1_i_21__0_n_0\
    );
\Add4_out1_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[2]_50\(2),
      I2 => \Delay4_reg_reg[2]_49\(2),
      O => \Add4_out1_i_21__1_n_0\
    );
\Add4_out1_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[2]_56\(2),
      I2 => \Delay5_reg_reg[2]_55\(2),
      O => \Add4_out1_i_21__2_n_0\
    );
Add4_out1_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[2]_38\(1),
      I2 => \Delay_reg_reg[2]_37\(1),
      O => Add4_out1_i_22_n_0
    );
\Add4_out1_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[2]_44\(1),
      I2 => \Delay1_reg_reg[2]_43\(1),
      O => \Add4_out1_i_22__0_n_0\
    );
\Add4_out1_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[2]_50\(1),
      I2 => \Delay4_reg_reg[2]_49\(1),
      O => \Add4_out1_i_22__1_n_0\
    );
\Add4_out1_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[2]_56\(1),
      I2 => \Delay5_reg_reg[2]_55\(1),
      O => \Add4_out1_i_22__2_n_0\
    );
Add4_out1_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[2]_38\(0),
      I2 => \Delay_reg_reg[2]_37\(0),
      O => Add4_out1_i_23_n_0
    );
\Add4_out1_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[2]_44\(0),
      I2 => \Delay1_reg_reg[2]_43\(0),
      O => \Add4_out1_i_23__0_n_0\
    );
\Add4_out1_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[2]_50\(0),
      I2 => \Delay4_reg_reg[2]_49\(0),
      O => \Add4_out1_i_23__1_n_0\
    );
\Add4_out1_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[2]_56\(0),
      I2 => \Delay5_reg_reg[2]_55\(0),
      O => \Add4_out1_i_23__2_n_0\
    );
Add4_out1_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => Add4_out1_i_5_n_0,
      CO(3) => \validOut_1_reg_rep__2_0\(0),
      CO(2) => Add4_out1_i_4_n_1,
      CO(1) => Add4_out1_i_4_n_2,
      CO(0) => Add4_out1_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cr_1_reg[7]\(7 downto 4),
      S(3) => Add4_out1_i_16_n_0,
      S(2) => Add4_out1_i_17_n_0,
      S(1) => Add4_out1_i_18_n_0,
      S(0) => Add4_out1_i_19_n_0
    );
\Add4_out1_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Add4_out1_i_5__0_n_0\,
      CO(3) => \validOut_1_reg_rep__1\(0),
      CO(2) => \Add4_out1_i_4__0_n_1\,
      CO(1) => \Add4_out1_i_4__0_n_2\,
      CO(0) => \Add4_out1_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cr_1_reg[7]_0\(7 downto 4),
      S(3) => \Add4_out1_i_16__0_n_0\,
      S(2) => \Add4_out1_i_17__0_n_0\,
      S(1) => \Add4_out1_i_18__0_n_0\,
      S(0) => \Add4_out1_i_19__0_n_0\
    );
\Add4_out1_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Add4_out1_i_5__1_n_0\,
      CO(3) => \validOut_1_reg_rep__0\(0),
      CO(2) => \Add4_out1_i_4__1_n_1\,
      CO(1) => \Add4_out1_i_4__1_n_2\,
      CO(0) => \Add4_out1_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cr_1_reg[7]_1\(7 downto 4),
      S(3) => \Add4_out1_i_16__1_n_0\,
      S(2) => \Add4_out1_i_17__1_n_0\,
      S(1) => \Add4_out1_i_18__1_n_0\,
      S(0) => \Add4_out1_i_19__1_n_0\
    );
\Add4_out1_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Add4_out1_i_5__2_n_0\,
      CO(3) => validOut_1_reg_rep(0),
      CO(2) => \Add4_out1_i_4__2_n_1\,
      CO(1) => \Add4_out1_i_4__2_n_2\,
      CO(0) => \Add4_out1_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cr_1_reg[7]_2\(7 downto 4),
      S(3) => \Add4_out1_i_16__2_n_0\,
      S(2) => \Add4_out1_i_17__2_n_0\,
      S(1) => \Add4_out1_i_18__2_n_0\,
      S(0) => \Add4_out1_i_19__2_n_0\
    );
Add4_out1_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Add4_out1_i_5_n_0,
      CO(2) => Add4_out1_i_5_n_1,
      CO(1) => Add4_out1_i_5_n_2,
      CO(0) => Add4_out1_i_5_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cr_1_reg[7]\(3 downto 0),
      S(3) => Add4_out1_i_20_n_0,
      S(2) => Add4_out1_i_21_n_0,
      S(1) => Add4_out1_i_22_n_0,
      S(0) => Add4_out1_i_23_n_0
    );
\Add4_out1_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Add4_out1_i_5__0_n_0\,
      CO(2) => \Add4_out1_i_5__0_n_1\,
      CO(1) => \Add4_out1_i_5__0_n_2\,
      CO(0) => \Add4_out1_i_5__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cr_1_reg[7]_0\(3 downto 0),
      S(3) => \Add4_out1_i_20__0_n_0\,
      S(2) => \Add4_out1_i_21__0_n_0\,
      S(1) => \Add4_out1_i_22__0_n_0\,
      S(0) => \Add4_out1_i_23__0_n_0\
    );
\Add4_out1_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Add4_out1_i_5__1_n_0\,
      CO(2) => \Add4_out1_i_5__1_n_1\,
      CO(1) => \Add4_out1_i_5__1_n_2\,
      CO(0) => \Add4_out1_i_5__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cr_1_reg[7]_1\(3 downto 0),
      S(3) => \Add4_out1_i_20__1_n_0\,
      S(2) => \Add4_out1_i_21__1_n_0\,
      S(1) => \Add4_out1_i_22__1_n_0\,
      S(0) => \Add4_out1_i_23__1_n_0\
    );
\Add4_out1_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Add4_out1_i_5__2_n_0\,
      CO(2) => \Add4_out1_i_5__2_n_1\,
      CO(1) => \Add4_out1_i_5__2_n_2\,
      CO(0) => \Add4_out1_i_5__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Cr_1_reg[7]_2\(3 downto 0),
      S(3) => \Add4_out1_i_20__2_n_0\,
      S(2) => \Add4_out1_i_21__2_n_0\,
      S(1) => \Add4_out1_i_22__2_n_0\,
      S(0) => \Add4_out1_i_23__2_n_0\
    );
Add4_out1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[2]_38\(17),
      I2 => \Delay_reg_reg[2]_37\(17),
      O => Add4_out1_i_6_n_0
    );
\Add4_out1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[2]_44\(17),
      I2 => \Delay1_reg_reg[2]_43\(17),
      O => \Add4_out1_i_6__0_n_0\
    );
\Add4_out1_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[2]_50\(17),
      I2 => \Delay4_reg_reg[2]_49\(17),
      O => \Add4_out1_i_6__1_n_0\
    );
\Add4_out1_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[2]_56\(17),
      I2 => \Delay5_reg_reg[2]_55\(17),
      O => \Add4_out1_i_6__2_n_0\
    );
Add4_out1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[2]_38\(16),
      I2 => \Delay_reg_reg[2]_37\(16),
      O => Add4_out1_i_7_n_0
    );
\Add4_out1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[2]_44\(16),
      I2 => \Delay1_reg_reg[2]_43\(16),
      O => \Add4_out1_i_7__0_n_0\
    );
\Add4_out1_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay4_bypass_delay_reg[2]_50\(16),
      I2 => \Delay4_reg_reg[2]_49\(16),
      O => \Add4_out1_i_7__1_n_0\
    );
\Add4_out1_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35_0,
      I1 => \Delay5_bypass_delay_reg[2]_56\(16),
      I2 => \Delay5_reg_reg[2]_55\(16),
      O => \Add4_out1_i_7__2_n_0\
    );
\Delay1_bypass_delay_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[0]_39\(0),
      Q => \Delay1_bypass_delay_reg[0]_40\(0)
    );
\Delay1_bypass_delay_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[0][15]_0\(2),
      Q => \^delay1_bypass_delay_reg[0][15]_0\(2)
    );
\Delay1_bypass_delay_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[0][15]_0\(3),
      Q => \^delay1_bypass_delay_reg[0][15]_0\(3)
    );
\Delay1_bypass_delay_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[0][15]_0\(4),
      Q => \^delay1_bypass_delay_reg[0][15]_0\(4)
    );
\Delay1_bypass_delay_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[0][15]_0\(5),
      Q => \^delay1_bypass_delay_reg[0][15]_0\(5)
    );
\Delay1_bypass_delay_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[0][15]_0\(6),
      Q => \^delay1_bypass_delay_reg[0][15]_0\(6)
    );
\Delay1_bypass_delay_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[0][15]_0\(7),
      Q => \^delay1_bypass_delay_reg[0][15]_0\(7)
    );
\Delay1_bypass_delay_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[0]_39\(16),
      Q => \Delay1_bypass_delay_reg[0]_40\(16)
    );
\Delay1_bypass_delay_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[0]_39\(17),
      Q => \Delay1_bypass_delay_reg[0]_40\(17)
    );
\Delay1_bypass_delay_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[0]_39\(1),
      Q => \Delay1_bypass_delay_reg[0]_40\(1)
    );
\Delay1_bypass_delay_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[0]_39\(2),
      Q => \Delay1_bypass_delay_reg[0]_40\(2)
    );
\Delay1_bypass_delay_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[0]_39\(3),
      Q => \Delay1_bypass_delay_reg[0]_40\(3)
    );
\Delay1_bypass_delay_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[0]_39\(4),
      Q => \Delay1_bypass_delay_reg[0]_40\(4)
    );
\Delay1_bypass_delay_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[0]_39\(5),
      Q => \Delay1_bypass_delay_reg[0]_40\(5)
    );
\Delay1_bypass_delay_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[0]_39\(6),
      Q => \Delay1_bypass_delay_reg[0]_40\(6)
    );
\Delay1_bypass_delay_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[0]_39\(7),
      Q => \Delay1_bypass_delay_reg[0]_40\(7)
    );
\Delay1_bypass_delay_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[0][15]_0\(0),
      Q => \^delay1_bypass_delay_reg[0][15]_0\(0)
    );
\Delay1_bypass_delay_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[0][15]_0\(1),
      Q => \^delay1_bypass_delay_reg[0][15]_0\(1)
    );
\Delay1_bypass_delay_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[1]_41\(0),
      Q => \Delay1_bypass_delay_reg[1]_42\(0)
    );
\Delay1_bypass_delay_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[1][15]_0\(2),
      Q => \^delay1_bypass_delay_reg[1][15]_0\(2)
    );
\Delay1_bypass_delay_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[1][15]_0\(3),
      Q => \^delay1_bypass_delay_reg[1][15]_0\(3)
    );
\Delay1_bypass_delay_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[1][15]_0\(4),
      Q => \^delay1_bypass_delay_reg[1][15]_0\(4)
    );
\Delay1_bypass_delay_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[1][15]_0\(5),
      Q => \^delay1_bypass_delay_reg[1][15]_0\(5)
    );
\Delay1_bypass_delay_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[1][15]_0\(6),
      Q => \^delay1_bypass_delay_reg[1][15]_0\(6)
    );
\Delay1_bypass_delay_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[1][15]_0\(7),
      Q => \^delay1_bypass_delay_reg[1][15]_0\(7)
    );
\Delay1_bypass_delay_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[1]_41\(16),
      Q => \Delay1_bypass_delay_reg[1]_42\(16)
    );
\Delay1_bypass_delay_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[1]_41\(17),
      Q => \Delay1_bypass_delay_reg[1]_42\(17)
    );
\Delay1_bypass_delay_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[1]_41\(1),
      Q => \Delay1_bypass_delay_reg[1]_42\(1)
    );
\Delay1_bypass_delay_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[1]_41\(2),
      Q => \Delay1_bypass_delay_reg[1]_42\(2)
    );
\Delay1_bypass_delay_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[1]_41\(3),
      Q => \Delay1_bypass_delay_reg[1]_42\(3)
    );
\Delay1_bypass_delay_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[1]_41\(4),
      Q => \Delay1_bypass_delay_reg[1]_42\(4)
    );
\Delay1_bypass_delay_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[1]_41\(5),
      Q => \Delay1_bypass_delay_reg[1]_42\(5)
    );
\Delay1_bypass_delay_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[1]_41\(6),
      Q => \Delay1_bypass_delay_reg[1]_42\(6)
    );
\Delay1_bypass_delay_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[1]_41\(7),
      Q => \Delay1_bypass_delay_reg[1]_42\(7)
    );
\Delay1_bypass_delay_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[1][15]_0\(0),
      Q => \^delay1_bypass_delay_reg[1][15]_0\(0)
    );
\Delay1_bypass_delay_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[1][15]_0\(1),
      Q => \^delay1_bypass_delay_reg[1][15]_0\(1)
    );
\Delay1_bypass_delay_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[2]_43\(0),
      Q => \Delay1_bypass_delay_reg[2]_44\(0)
    );
\Delay1_bypass_delay_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[2][15]_0\(2),
      Q => \^delay1_bypass_delay_reg[2][15]_0\(2)
    );
\Delay1_bypass_delay_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[2][15]_0\(3),
      Q => \^delay1_bypass_delay_reg[2][15]_0\(3)
    );
\Delay1_bypass_delay_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[2][15]_0\(4),
      Q => \^delay1_bypass_delay_reg[2][15]_0\(4)
    );
\Delay1_bypass_delay_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[2][15]_0\(5),
      Q => \^delay1_bypass_delay_reg[2][15]_0\(5)
    );
\Delay1_bypass_delay_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[2][15]_0\(6),
      Q => \^delay1_bypass_delay_reg[2][15]_0\(6)
    );
\Delay1_bypass_delay_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[2][15]_0\(7),
      Q => \^delay1_bypass_delay_reg[2][15]_0\(7)
    );
\Delay1_bypass_delay_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[2]_43\(16),
      Q => \Delay1_bypass_delay_reg[2]_44\(16)
    );
\Delay1_bypass_delay_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[2]_43\(17),
      Q => \Delay1_bypass_delay_reg[2]_44\(17)
    );
\Delay1_bypass_delay_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[2]_43\(1),
      Q => \Delay1_bypass_delay_reg[2]_44\(1)
    );
\Delay1_bypass_delay_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[2]_43\(2),
      Q => \Delay1_bypass_delay_reg[2]_44\(2)
    );
\Delay1_bypass_delay_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[2]_43\(3),
      Q => \Delay1_bypass_delay_reg[2]_44\(3)
    );
\Delay1_bypass_delay_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[2]_43\(4),
      Q => \Delay1_bypass_delay_reg[2]_44\(4)
    );
\Delay1_bypass_delay_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[2]_43\(5),
      Q => \Delay1_bypass_delay_reg[2]_44\(5)
    );
\Delay1_bypass_delay_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[2]_43\(6),
      Q => \Delay1_bypass_delay_reg[2]_44\(6)
    );
\Delay1_bypass_delay_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay1_reg_reg[2]_43\(7),
      Q => \Delay1_bypass_delay_reg[2]_44\(7)
    );
\Delay1_bypass_delay_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[2][15]_0\(0),
      Q => \^delay1_bypass_delay_reg[2][15]_0\(0)
    );
\Delay1_bypass_delay_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay1_reg_reg[2][15]_0\(1),
      Q => \^delay1_bypass_delay_reg[2][15]_0\(1)
    );
\Delay1_reg[0][17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \In1Reg_reg[7]\(0),
      I1 => \In1Reg_reg[4]\(0),
      O => \Delay1_reg[0][17]_i_5_n_0\
    );
\Delay1_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(0),
      Q => \Delay1_reg_reg[0]_39\(0)
    );
\Delay1_reg_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(10),
      Q => \^delay1_reg_reg[0][15]_0\(2)
    );
\Delay1_reg_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(11),
      Q => \^delay1_reg_reg[0][15]_0\(3)
    );
\Delay1_reg_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(12),
      Q => \^delay1_reg_reg[0][15]_0\(4)
    );
\Delay1_reg_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(13),
      Q => \^delay1_reg_reg[0][15]_0\(5)
    );
\Delay1_reg_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(14),
      Q => \^delay1_reg_reg[0][15]_0\(6)
    );
\Delay1_reg_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(15),
      Q => \^delay1_reg_reg[0][15]_0\(7)
    );
\Delay1_reg_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(16),
      Q => \Delay1_reg_reg[0]_39\(16)
    );
\Delay1_reg_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(17),
      Q => \Delay1_reg_reg[0]_39\(17)
    );
\Delay1_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(1),
      Q => \Delay1_reg_reg[0]_39\(1)
    );
\Delay1_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(2),
      Q => \Delay1_reg_reg[0]_39\(2)
    );
\Delay1_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(3),
      Q => \Delay1_reg_reg[0]_39\(3)
    );
\Delay1_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(4),
      Q => \Delay1_reg_reg[0]_39\(4)
    );
\Delay1_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(5),
      Q => \Delay1_reg_reg[0]_39\(5)
    );
\Delay1_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(6),
      Q => \Delay1_reg_reg[0]_39\(6)
    );
\Delay1_reg_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(7),
      Q => \Delay1_reg_reg[0]_39\(7)
    );
\Delay1_reg_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(8),
      Q => \^delay1_reg_reg[0][15]_0\(0)
    );
\Delay1_reg_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_0(9),
      Q => \^delay1_reg_reg[0][15]_0\(1)
    );
\Delay1_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(0),
      Q => \Delay1_reg_reg[1]_41\(0)
    );
\Delay1_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(10),
      Q => \^delay1_reg_reg[1][15]_0\(2)
    );
\Delay1_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(11),
      Q => \^delay1_reg_reg[1][15]_0\(3)
    );
\Delay1_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(12),
      Q => \^delay1_reg_reg[1][15]_0\(4)
    );
\Delay1_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(13),
      Q => \^delay1_reg_reg[1][15]_0\(5)
    );
\Delay1_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(14),
      Q => \^delay1_reg_reg[1][15]_0\(6)
    );
\Delay1_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(15),
      Q => \^delay1_reg_reg[1][15]_0\(7)
    );
\Delay1_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(16),
      Q => \Delay1_reg_reg[1]_41\(16)
    );
\Delay1_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(17),
      Q => \Delay1_reg_reg[1]_41\(17)
    );
\Delay1_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(1),
      Q => \Delay1_reg_reg[1]_41\(1)
    );
\Delay1_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(2),
      Q => \Delay1_reg_reg[1]_41\(2)
    );
\Delay1_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(3),
      Q => \Delay1_reg_reg[1]_41\(3)
    );
\Delay1_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(4),
      Q => \Delay1_reg_reg[1]_41\(4)
    );
\Delay1_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(5),
      Q => \Delay1_reg_reg[1]_41\(5)
    );
\Delay1_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(6),
      Q => \Delay1_reg_reg[1]_41\(6)
    );
\Delay1_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(7),
      Q => \Delay1_reg_reg[1]_41\(7)
    );
\Delay1_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(8),
      Q => \^delay1_reg_reg[1][15]_0\(0)
    );
\Delay1_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_1(9),
      Q => \^delay1_reg_reg[1][15]_0\(1)
    );
\Delay1_reg_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(0),
      Q => \Delay1_reg_reg[2]_43\(0)
    );
\Delay1_reg_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(10),
      Q => \^delay1_reg_reg[2][15]_0\(2)
    );
\Delay1_reg_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(11),
      Q => \^delay1_reg_reg[2][15]_0\(3)
    );
\Delay1_reg_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(12),
      Q => \^delay1_reg_reg[2][15]_0\(4)
    );
\Delay1_reg_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(13),
      Q => \^delay1_reg_reg[2][15]_0\(5)
    );
\Delay1_reg_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(14),
      Q => \^delay1_reg_reg[2][15]_0\(6)
    );
\Delay1_reg_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(15),
      Q => \^delay1_reg_reg[2][15]_0\(7)
    );
\Delay1_reg_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(16),
      Q => \Delay1_reg_reg[2]_43\(16)
    );
\Delay1_reg_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(17),
      Q => \Delay1_reg_reg[2]_43\(17)
    );
\Delay1_reg_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(1),
      Q => \Delay1_reg_reg[2]_43\(1)
    );
\Delay1_reg_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(2),
      Q => \Delay1_reg_reg[2]_43\(2)
    );
\Delay1_reg_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(3),
      Q => \Delay1_reg_reg[2]_43\(3)
    );
\Delay1_reg_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(4),
      Q => \Delay1_reg_reg[2]_43\(4)
    );
\Delay1_reg_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(5),
      Q => \Delay1_reg_reg[2]_43\(5)
    );
\Delay1_reg_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(6),
      Q => \Delay1_reg_reg[2]_43\(6)
    );
\Delay1_reg_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(7),
      Q => \Delay1_reg_reg[2]_43\(7)
    );
\Delay1_reg_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(8),
      Q => \^delay1_reg_reg[2][15]_0\(0)
    );
\Delay1_reg_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB1_2(9),
      Q => \^delay1_reg_reg[2][15]_0\(1)
    );
\Delay4_bypass_delay_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[0]_45\(0),
      Q => \Delay4_bypass_delay_reg[0]_46\(0)
    );
\Delay4_bypass_delay_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[0][15]_0\(2),
      Q => \^delay4_bypass_delay_reg[0][15]_0\(2)
    );
\Delay4_bypass_delay_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[0][15]_0\(3),
      Q => \^delay4_bypass_delay_reg[0][15]_0\(3)
    );
\Delay4_bypass_delay_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[0][15]_0\(4),
      Q => \^delay4_bypass_delay_reg[0][15]_0\(4)
    );
\Delay4_bypass_delay_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[0][15]_0\(5),
      Q => \^delay4_bypass_delay_reg[0][15]_0\(5)
    );
\Delay4_bypass_delay_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[0][15]_0\(6),
      Q => \^delay4_bypass_delay_reg[0][15]_0\(6)
    );
\Delay4_bypass_delay_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[0][15]_0\(7),
      Q => \^delay4_bypass_delay_reg[0][15]_0\(7)
    );
\Delay4_bypass_delay_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[0]_45\(16),
      Q => \Delay4_bypass_delay_reg[0]_46\(16)
    );
\Delay4_bypass_delay_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[0]_45\(17),
      Q => \Delay4_bypass_delay_reg[0]_46\(17)
    );
\Delay4_bypass_delay_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[0]_45\(1),
      Q => \Delay4_bypass_delay_reg[0]_46\(1)
    );
\Delay4_bypass_delay_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[0]_45\(2),
      Q => \Delay4_bypass_delay_reg[0]_46\(2)
    );
\Delay4_bypass_delay_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[0]_45\(3),
      Q => \Delay4_bypass_delay_reg[0]_46\(3)
    );
\Delay4_bypass_delay_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[0]_45\(4),
      Q => \Delay4_bypass_delay_reg[0]_46\(4)
    );
\Delay4_bypass_delay_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[0]_45\(5),
      Q => \Delay4_bypass_delay_reg[0]_46\(5)
    );
\Delay4_bypass_delay_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[0]_45\(6),
      Q => \Delay4_bypass_delay_reg[0]_46\(6)
    );
\Delay4_bypass_delay_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[0]_45\(7),
      Q => \Delay4_bypass_delay_reg[0]_46\(7)
    );
\Delay4_bypass_delay_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[0][15]_0\(0),
      Q => \^delay4_bypass_delay_reg[0][15]_0\(0)
    );
\Delay4_bypass_delay_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[0][15]_0\(1),
      Q => \^delay4_bypass_delay_reg[0][15]_0\(1)
    );
\Delay4_bypass_delay_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[1]_47\(0),
      Q => \Delay4_bypass_delay_reg[1]_48\(0)
    );
\Delay4_bypass_delay_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[1][15]_0\(2),
      Q => \^delay4_bypass_delay_reg[1][15]_0\(2)
    );
\Delay4_bypass_delay_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[1][15]_0\(3),
      Q => \^delay4_bypass_delay_reg[1][15]_0\(3)
    );
\Delay4_bypass_delay_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[1][15]_0\(4),
      Q => \^delay4_bypass_delay_reg[1][15]_0\(4)
    );
\Delay4_bypass_delay_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[1][15]_0\(5),
      Q => \^delay4_bypass_delay_reg[1][15]_0\(5)
    );
\Delay4_bypass_delay_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[1][15]_0\(6),
      Q => \^delay4_bypass_delay_reg[1][15]_0\(6)
    );
\Delay4_bypass_delay_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[1][15]_0\(7),
      Q => \^delay4_bypass_delay_reg[1][15]_0\(7)
    );
\Delay4_bypass_delay_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[1]_47\(16),
      Q => \Delay4_bypass_delay_reg[1]_48\(16)
    );
\Delay4_bypass_delay_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[1]_47\(17),
      Q => \Delay4_bypass_delay_reg[1]_48\(17)
    );
\Delay4_bypass_delay_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[1]_47\(1),
      Q => \Delay4_bypass_delay_reg[1]_48\(1)
    );
\Delay4_bypass_delay_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[1]_47\(2),
      Q => \Delay4_bypass_delay_reg[1]_48\(2)
    );
\Delay4_bypass_delay_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[1]_47\(3),
      Q => \Delay4_bypass_delay_reg[1]_48\(3)
    );
\Delay4_bypass_delay_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[1]_47\(4),
      Q => \Delay4_bypass_delay_reg[1]_48\(4)
    );
\Delay4_bypass_delay_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[1]_47\(5),
      Q => \Delay4_bypass_delay_reg[1]_48\(5)
    );
\Delay4_bypass_delay_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[1]_47\(6),
      Q => \Delay4_bypass_delay_reg[1]_48\(6)
    );
\Delay4_bypass_delay_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[1]_47\(7),
      Q => \Delay4_bypass_delay_reg[1]_48\(7)
    );
\Delay4_bypass_delay_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[1][15]_0\(0),
      Q => \^delay4_bypass_delay_reg[1][15]_0\(0)
    );
\Delay4_bypass_delay_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[1][15]_0\(1),
      Q => \^delay4_bypass_delay_reg[1][15]_0\(1)
    );
\Delay4_bypass_delay_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[2]_49\(0),
      Q => \Delay4_bypass_delay_reg[2]_50\(0)
    );
\Delay4_bypass_delay_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[2][15]_0\(2),
      Q => \^delay4_bypass_delay_reg[2][15]_0\(2)
    );
\Delay4_bypass_delay_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[2][15]_0\(3),
      Q => \^delay4_bypass_delay_reg[2][15]_0\(3)
    );
\Delay4_bypass_delay_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[2][15]_0\(4),
      Q => \^delay4_bypass_delay_reg[2][15]_0\(4)
    );
\Delay4_bypass_delay_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[2][15]_0\(5),
      Q => \^delay4_bypass_delay_reg[2][15]_0\(5)
    );
\Delay4_bypass_delay_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[2][15]_0\(6),
      Q => \^delay4_bypass_delay_reg[2][15]_0\(6)
    );
\Delay4_bypass_delay_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[2][15]_0\(7),
      Q => \^delay4_bypass_delay_reg[2][15]_0\(7)
    );
\Delay4_bypass_delay_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[2]_49\(16),
      Q => \Delay4_bypass_delay_reg[2]_50\(16)
    );
\Delay4_bypass_delay_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[2]_49\(17),
      Q => \Delay4_bypass_delay_reg[2]_50\(17)
    );
\Delay4_bypass_delay_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[2]_49\(1),
      Q => \Delay4_bypass_delay_reg[2]_50\(1)
    );
\Delay4_bypass_delay_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[2]_49\(2),
      Q => \Delay4_bypass_delay_reg[2]_50\(2)
    );
\Delay4_bypass_delay_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[2]_49\(3),
      Q => \Delay4_bypass_delay_reg[2]_50\(3)
    );
\Delay4_bypass_delay_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[2]_49\(4),
      Q => \Delay4_bypass_delay_reg[2]_50\(4)
    );
\Delay4_bypass_delay_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[2]_49\(5),
      Q => \Delay4_bypass_delay_reg[2]_50\(5)
    );
\Delay4_bypass_delay_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[2]_49\(6),
      Q => \Delay4_bypass_delay_reg[2]_50\(6)
    );
\Delay4_bypass_delay_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay4_reg_reg[2]_49\(7),
      Q => \Delay4_bypass_delay_reg[2]_50\(7)
    );
\Delay4_bypass_delay_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[2][15]_0\(0),
      Q => \^delay4_bypass_delay_reg[2][15]_0\(0)
    );
\Delay4_bypass_delay_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay4_reg_reg[2][15]_0\(1),
      Q => \^delay4_bypass_delay_reg[2][15]_0\(1)
    );
\Delay4_reg[0][17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \In1Reg_reg[4]\(0),
      I1 => CO(0),
      O => \Delay4_reg[0][17]_i_2_n_0\
    );
\Delay4_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(0),
      Q => \Delay4_reg_reg[0]_45\(0)
    );
\Delay4_reg_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(10),
      Q => \^delay4_reg_reg[0][15]_0\(2)
    );
\Delay4_reg_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(11),
      Q => \^delay4_reg_reg[0][15]_0\(3)
    );
\Delay4_reg_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(12),
      Q => \^delay4_reg_reg[0][15]_0\(4)
    );
\Delay4_reg_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(13),
      Q => \^delay4_reg_reg[0][15]_0\(5)
    );
\Delay4_reg_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(14),
      Q => \^delay4_reg_reg[0][15]_0\(6)
    );
\Delay4_reg_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(15),
      Q => \^delay4_reg_reg[0][15]_0\(7)
    );
\Delay4_reg_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(16),
      Q => \Delay4_reg_reg[0]_45\(16)
    );
\Delay4_reg_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(17),
      Q => \Delay4_reg_reg[0]_45\(17)
    );
\Delay4_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(1),
      Q => \Delay4_reg_reg[0]_45\(1)
    );
\Delay4_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(2),
      Q => \Delay4_reg_reg[0]_45\(2)
    );
\Delay4_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(3),
      Q => \Delay4_reg_reg[0]_45\(3)
    );
\Delay4_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(4),
      Q => \Delay4_reg_reg[0]_45\(4)
    );
\Delay4_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(5),
      Q => \Delay4_reg_reg[0]_45\(5)
    );
\Delay4_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(6),
      Q => \Delay4_reg_reg[0]_45\(6)
    );
\Delay4_reg_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(7),
      Q => \Delay4_reg_reg[0]_45\(7)
    );
\Delay4_reg_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(8),
      Q => \^delay4_reg_reg[0][15]_0\(0)
    );
\Delay4_reg_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_0(9),
      Q => \^delay4_reg_reg[0][15]_0\(1)
    );
\Delay4_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(0),
      Q => \Delay4_reg_reg[1]_47\(0)
    );
\Delay4_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(10),
      Q => \^delay4_reg_reg[1][15]_0\(2)
    );
\Delay4_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(11),
      Q => \^delay4_reg_reg[1][15]_0\(3)
    );
\Delay4_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(12),
      Q => \^delay4_reg_reg[1][15]_0\(4)
    );
\Delay4_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(13),
      Q => \^delay4_reg_reg[1][15]_0\(5)
    );
\Delay4_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(14),
      Q => \^delay4_reg_reg[1][15]_0\(6)
    );
\Delay4_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(15),
      Q => \^delay4_reg_reg[1][15]_0\(7)
    );
\Delay4_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(16),
      Q => \Delay4_reg_reg[1]_47\(16)
    );
\Delay4_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(17),
      Q => \Delay4_reg_reg[1]_47\(17)
    );
\Delay4_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(1),
      Q => \Delay4_reg_reg[1]_47\(1)
    );
\Delay4_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(2),
      Q => \Delay4_reg_reg[1]_47\(2)
    );
\Delay4_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(3),
      Q => \Delay4_reg_reg[1]_47\(3)
    );
\Delay4_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(4),
      Q => \Delay4_reg_reg[1]_47\(4)
    );
\Delay4_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(5),
      Q => \Delay4_reg_reg[1]_47\(5)
    );
\Delay4_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(6),
      Q => \Delay4_reg_reg[1]_47\(6)
    );
\Delay4_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(7),
      Q => \Delay4_reg_reg[1]_47\(7)
    );
\Delay4_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(8),
      Q => \^delay4_reg_reg[1][15]_0\(0)
    );
\Delay4_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_1(9),
      Q => \^delay4_reg_reg[1][15]_0\(1)
    );
\Delay4_reg_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(0),
      Q => \Delay4_reg_reg[2]_49\(0)
    );
\Delay4_reg_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(10),
      Q => \^delay4_reg_reg[2][15]_0\(2)
    );
\Delay4_reg_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(11),
      Q => \^delay4_reg_reg[2][15]_0\(3)
    );
\Delay4_reg_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(12),
      Q => \^delay4_reg_reg[2][15]_0\(4)
    );
\Delay4_reg_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(13),
      Q => \^delay4_reg_reg[2][15]_0\(5)
    );
\Delay4_reg_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(14),
      Q => \^delay4_reg_reg[2][15]_0\(6)
    );
\Delay4_reg_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(15),
      Q => \^delay4_reg_reg[2][15]_0\(7)
    );
\Delay4_reg_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(16),
      Q => \Delay4_reg_reg[2]_49\(16)
    );
\Delay4_reg_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(17),
      Q => \Delay4_reg_reg[2]_49\(17)
    );
\Delay4_reg_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(1),
      Q => \Delay4_reg_reg[2]_49\(1)
    );
\Delay4_reg_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(2),
      Q => \Delay4_reg_reg[2]_49\(2)
    );
\Delay4_reg_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(3),
      Q => \Delay4_reg_reg[2]_49\(3)
    );
\Delay4_reg_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(4),
      Q => \Delay4_reg_reg[2]_49\(4)
    );
\Delay4_reg_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(5),
      Q => \Delay4_reg_reg[2]_49\(5)
    );
\Delay4_reg_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(6),
      Q => \Delay4_reg_reg[2]_49\(6)
    );
\Delay4_reg_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(7),
      Q => \Delay4_reg_reg[2]_49\(7)
    );
\Delay4_reg_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(8),
      Q => \^delay4_reg_reg[2][15]_0\(0)
    );
\Delay4_reg_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB2_2(9),
      Q => \^delay4_reg_reg[2][15]_0\(1)
    );
\Delay5_bypass_delay_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[0]_51\(0),
      Q => \Delay5_bypass_delay_reg[0]_52\(0)
    );
\Delay5_bypass_delay_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[0][15]_0\(2),
      Q => \^delay5_bypass_delay_reg[0][15]_0\(2)
    );
\Delay5_bypass_delay_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[0][15]_0\(3),
      Q => \^delay5_bypass_delay_reg[0][15]_0\(3)
    );
\Delay5_bypass_delay_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[0][15]_0\(4),
      Q => \^delay5_bypass_delay_reg[0][15]_0\(4)
    );
\Delay5_bypass_delay_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[0][15]_0\(5),
      Q => \^delay5_bypass_delay_reg[0][15]_0\(5)
    );
\Delay5_bypass_delay_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[0][15]_0\(6),
      Q => \^delay5_bypass_delay_reg[0][15]_0\(6)
    );
\Delay5_bypass_delay_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[0][15]_0\(7),
      Q => \^delay5_bypass_delay_reg[0][15]_0\(7)
    );
\Delay5_bypass_delay_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[0]_51\(16),
      Q => \Delay5_bypass_delay_reg[0]_52\(16)
    );
\Delay5_bypass_delay_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[0]_51\(17),
      Q => \Delay5_bypass_delay_reg[0]_52\(17)
    );
\Delay5_bypass_delay_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[0]_51\(1),
      Q => \Delay5_bypass_delay_reg[0]_52\(1)
    );
\Delay5_bypass_delay_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[0]_51\(2),
      Q => \Delay5_bypass_delay_reg[0]_52\(2)
    );
\Delay5_bypass_delay_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[0]_51\(3),
      Q => \Delay5_bypass_delay_reg[0]_52\(3)
    );
\Delay5_bypass_delay_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[0]_51\(4),
      Q => \Delay5_bypass_delay_reg[0]_52\(4)
    );
\Delay5_bypass_delay_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[0]_51\(5),
      Q => \Delay5_bypass_delay_reg[0]_52\(5)
    );
\Delay5_bypass_delay_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[0]_51\(6),
      Q => \Delay5_bypass_delay_reg[0]_52\(6)
    );
\Delay5_bypass_delay_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[0]_51\(7),
      Q => \Delay5_bypass_delay_reg[0]_52\(7)
    );
\Delay5_bypass_delay_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[0][15]_0\(0),
      Q => \^delay5_bypass_delay_reg[0][15]_0\(0)
    );
\Delay5_bypass_delay_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[0][15]_0\(1),
      Q => \^delay5_bypass_delay_reg[0][15]_0\(1)
    );
\Delay5_bypass_delay_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[1]_53\(0),
      Q => \Delay5_bypass_delay_reg[1]_54\(0)
    );
\Delay5_bypass_delay_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[1][15]_0\(2),
      Q => \^delay5_bypass_delay_reg[1][15]_0\(2)
    );
\Delay5_bypass_delay_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[1][15]_0\(3),
      Q => \^delay5_bypass_delay_reg[1][15]_0\(3)
    );
\Delay5_bypass_delay_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[1][15]_0\(4),
      Q => \^delay5_bypass_delay_reg[1][15]_0\(4)
    );
\Delay5_bypass_delay_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[1][15]_0\(5),
      Q => \^delay5_bypass_delay_reg[1][15]_0\(5)
    );
\Delay5_bypass_delay_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[1][15]_0\(6),
      Q => \^delay5_bypass_delay_reg[1][15]_0\(6)
    );
\Delay5_bypass_delay_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[1][15]_0\(7),
      Q => \^delay5_bypass_delay_reg[1][15]_0\(7)
    );
\Delay5_bypass_delay_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[1]_53\(16),
      Q => \Delay5_bypass_delay_reg[1]_54\(16)
    );
\Delay5_bypass_delay_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[1]_53\(17),
      Q => \Delay5_bypass_delay_reg[1]_54\(17)
    );
\Delay5_bypass_delay_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[1]_53\(1),
      Q => \Delay5_bypass_delay_reg[1]_54\(1)
    );
\Delay5_bypass_delay_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[1]_53\(2),
      Q => \Delay5_bypass_delay_reg[1]_54\(2)
    );
\Delay5_bypass_delay_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[1]_53\(3),
      Q => \Delay5_bypass_delay_reg[1]_54\(3)
    );
\Delay5_bypass_delay_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[1]_53\(4),
      Q => \Delay5_bypass_delay_reg[1]_54\(4)
    );
\Delay5_bypass_delay_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[1]_53\(5),
      Q => \Delay5_bypass_delay_reg[1]_54\(5)
    );
\Delay5_bypass_delay_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[1]_53\(6),
      Q => \Delay5_bypass_delay_reg[1]_54\(6)
    );
\Delay5_bypass_delay_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[1]_53\(7),
      Q => \Delay5_bypass_delay_reg[1]_54\(7)
    );
\Delay5_bypass_delay_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[1][15]_0\(0),
      Q => \^delay5_bypass_delay_reg[1][15]_0\(0)
    );
\Delay5_bypass_delay_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[1][15]_0\(1),
      Q => \^delay5_bypass_delay_reg[1][15]_0\(1)
    );
\Delay5_bypass_delay_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[2]_55\(0),
      Q => \Delay5_bypass_delay_reg[2]_56\(0)
    );
\Delay5_bypass_delay_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[2][15]_0\(2),
      Q => \^delay5_bypass_delay_reg[2][15]_0\(2)
    );
\Delay5_bypass_delay_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[2][15]_0\(3),
      Q => \^delay5_bypass_delay_reg[2][15]_0\(3)
    );
\Delay5_bypass_delay_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[2][15]_0\(4),
      Q => \^delay5_bypass_delay_reg[2][15]_0\(4)
    );
\Delay5_bypass_delay_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[2][15]_0\(5),
      Q => \^delay5_bypass_delay_reg[2][15]_0\(5)
    );
\Delay5_bypass_delay_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[2][15]_0\(6),
      Q => \^delay5_bypass_delay_reg[2][15]_0\(6)
    );
\Delay5_bypass_delay_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[2][15]_0\(7),
      Q => \^delay5_bypass_delay_reg[2][15]_0\(7)
    );
\Delay5_bypass_delay_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[2]_55\(16),
      Q => \Delay5_bypass_delay_reg[2]_56\(16)
    );
\Delay5_bypass_delay_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[2]_55\(17),
      Q => \Delay5_bypass_delay_reg[2]_56\(17)
    );
\Delay5_bypass_delay_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[2]_55\(1),
      Q => \Delay5_bypass_delay_reg[2]_56\(1)
    );
\Delay5_bypass_delay_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[2]_55\(2),
      Q => \Delay5_bypass_delay_reg[2]_56\(2)
    );
\Delay5_bypass_delay_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[2]_55\(3),
      Q => \Delay5_bypass_delay_reg[2]_56\(3)
    );
\Delay5_bypass_delay_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[2]_55\(4),
      Q => \Delay5_bypass_delay_reg[2]_56\(4)
    );
\Delay5_bypass_delay_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[2]_55\(5),
      Q => \Delay5_bypass_delay_reg[2]_56\(5)
    );
\Delay5_bypass_delay_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[2]_55\(6),
      Q => \Delay5_bypass_delay_reg[2]_56\(6)
    );
\Delay5_bypass_delay_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay5_reg_reg[2]_55\(7),
      Q => \Delay5_bypass_delay_reg[2]_56\(7)
    );
\Delay5_bypass_delay_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[2][15]_0\(0),
      Q => \^delay5_bypass_delay_reg[2][15]_0\(0)
    );
\Delay5_bypass_delay_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay5_reg_reg[2][15]_0\(1),
      Q => \^delay5_bypass_delay_reg[2][15]_0\(1)
    );
\Delay5_reg[0][17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      I1 => \In1Reg_reg[4]\(0),
      O => \Delay5_reg[0][17]_i_2_n_0\
    );
\Delay5_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(0),
      Q => \Delay5_reg_reg[0]_51\(0)
    );
\Delay5_reg_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(10),
      Q => \^delay5_reg_reg[0][15]_0\(2)
    );
\Delay5_reg_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(11),
      Q => \^delay5_reg_reg[0][15]_0\(3)
    );
\Delay5_reg_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(12),
      Q => \^delay5_reg_reg[0][15]_0\(4)
    );
\Delay5_reg_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(13),
      Q => \^delay5_reg_reg[0][15]_0\(5)
    );
\Delay5_reg_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(14),
      Q => \^delay5_reg_reg[0][15]_0\(6)
    );
\Delay5_reg_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(15),
      Q => \^delay5_reg_reg[0][15]_0\(7)
    );
\Delay5_reg_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(16),
      Q => \Delay5_reg_reg[0]_51\(16)
    );
\Delay5_reg_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => u_MATLAB_Function_n_0,
      Q => \Delay5_reg_reg[0]_51\(17)
    );
\Delay5_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(1),
      Q => \Delay5_reg_reg[0]_51\(1)
    );
\Delay5_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(2),
      Q => \Delay5_reg_reg[0]_51\(2)
    );
\Delay5_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(3),
      Q => \Delay5_reg_reg[0]_51\(3)
    );
\Delay5_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(4),
      Q => \Delay5_reg_reg[0]_51\(4)
    );
\Delay5_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(5),
      Q => \Delay5_reg_reg[0]_51\(5)
    );
\Delay5_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(6),
      Q => \Delay5_reg_reg[0]_51\(6)
    );
\Delay5_reg_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(7),
      Q => \Delay5_reg_reg[0]_51\(7)
    );
\Delay5_reg_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(8),
      Q => \^delay5_reg_reg[0][15]_0\(0)
    );
\Delay5_reg_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_0(9),
      Q => \^delay5_reg_reg[0][15]_0\(1)
    );
\Delay5_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(0),
      Q => \Delay5_reg_reg[1]_53\(0)
    );
\Delay5_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(10),
      Q => \^delay5_reg_reg[1][15]_0\(2)
    );
\Delay5_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(11),
      Q => \^delay5_reg_reg[1][15]_0\(3)
    );
\Delay5_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(12),
      Q => \^delay5_reg_reg[1][15]_0\(4)
    );
\Delay5_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(13),
      Q => \^delay5_reg_reg[1][15]_0\(5)
    );
\Delay5_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(14),
      Q => \^delay5_reg_reg[1][15]_0\(6)
    );
\Delay5_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(15),
      Q => \^delay5_reg_reg[1][15]_0\(7)
    );
\Delay5_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(16),
      Q => \Delay5_reg_reg[1]_53\(16)
    );
\Delay5_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => u_MATLAB_Function_n_18,
      Q => \Delay5_reg_reg[1]_53\(17)
    );
\Delay5_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(1),
      Q => \Delay5_reg_reg[1]_53\(1)
    );
\Delay5_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(2),
      Q => \Delay5_reg_reg[1]_53\(2)
    );
\Delay5_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(3),
      Q => \Delay5_reg_reg[1]_53\(3)
    );
\Delay5_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(4),
      Q => \Delay5_reg_reg[1]_53\(4)
    );
\Delay5_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(5),
      Q => \Delay5_reg_reg[1]_53\(5)
    );
\Delay5_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(6),
      Q => \Delay5_reg_reg[1]_53\(6)
    );
\Delay5_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(7),
      Q => \Delay5_reg_reg[1]_53\(7)
    );
\Delay5_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(8),
      Q => \^delay5_reg_reg[1][15]_0\(0)
    );
\Delay5_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_1(9),
      Q => \^delay5_reg_reg[1][15]_0\(1)
    );
\Delay5_reg_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(0),
      Q => \Delay5_reg_reg[2]_55\(0)
    );
\Delay5_reg_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(10),
      Q => \^delay5_reg_reg[2][15]_0\(2)
    );
\Delay5_reg_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(11),
      Q => \^delay5_reg_reg[2][15]_0\(3)
    );
\Delay5_reg_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(12),
      Q => \^delay5_reg_reg[2][15]_0\(4)
    );
\Delay5_reg_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(13),
      Q => \^delay5_reg_reg[2][15]_0\(5)
    );
\Delay5_reg_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(14),
      Q => \^delay5_reg_reg[2][15]_0\(6)
    );
\Delay5_reg_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(15),
      Q => \^delay5_reg_reg[2][15]_0\(7)
    );
\Delay5_reg_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(16),
      Q => \Delay5_reg_reg[2]_55\(16)
    );
\Delay5_reg_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => u_MATLAB_Function_n_36,
      Q => \Delay5_reg_reg[2]_55\(17)
    );
\Delay5_reg_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(1),
      Q => \Delay5_reg_reg[2]_55\(1)
    );
\Delay5_reg_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(2),
      Q => \Delay5_reg_reg[2]_55\(2)
    );
\Delay5_reg_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(3),
      Q => \Delay5_reg_reg[2]_55\(3)
    );
\Delay5_reg_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(4),
      Q => \Delay5_reg_reg[2]_55\(4)
    );
\Delay5_reg_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(5),
      Q => \Delay5_reg_reg[2]_55\(5)
    );
\Delay5_reg_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(6),
      Q => \Delay5_reg_reg[2]_55\(6)
    );
\Delay5_reg_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(7),
      Q => \Delay5_reg_reg[2]_55\(7)
    );
\Delay5_reg_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(8),
      Q => \^delay5_reg_reg[2][15]_0\(0)
    );
\Delay5_reg_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB3_2(9),
      Q => \^delay5_reg_reg[2][15]_0\(1)
    );
\Delay_bypass_delay_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[0]_33\(0),
      Q => \Delay_bypass_delay_reg[0]_34\(0)
    );
\Delay_bypass_delay_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[0][15]_0\(2),
      Q => \^q\(2)
    );
\Delay_bypass_delay_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[0][15]_0\(3),
      Q => \^q\(3)
    );
\Delay_bypass_delay_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[0][15]_0\(4),
      Q => \^q\(4)
    );
\Delay_bypass_delay_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[0][15]_0\(5),
      Q => \^q\(5)
    );
\Delay_bypass_delay_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[0][15]_0\(6),
      Q => \^q\(6)
    );
\Delay_bypass_delay_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[0][15]_0\(7),
      Q => \^q\(7)
    );
\Delay_bypass_delay_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[0]_33\(16),
      Q => \Delay_bypass_delay_reg[0]_34\(16)
    );
\Delay_bypass_delay_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[0]_33\(17),
      Q => \Delay_bypass_delay_reg[0]_34\(17)
    );
\Delay_bypass_delay_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[0]_33\(1),
      Q => \Delay_bypass_delay_reg[0]_34\(1)
    );
\Delay_bypass_delay_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[0]_33\(2),
      Q => \Delay_bypass_delay_reg[0]_34\(2)
    );
\Delay_bypass_delay_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[0]_33\(3),
      Q => \Delay_bypass_delay_reg[0]_34\(3)
    );
\Delay_bypass_delay_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[0]_33\(4),
      Q => \Delay_bypass_delay_reg[0]_34\(4)
    );
\Delay_bypass_delay_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[0]_33\(5),
      Q => \Delay_bypass_delay_reg[0]_34\(5)
    );
\Delay_bypass_delay_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[0]_33\(6),
      Q => \Delay_bypass_delay_reg[0]_34\(6)
    );
\Delay_bypass_delay_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[0]_33\(7),
      Q => \Delay_bypass_delay_reg[0]_34\(7)
    );
\Delay_bypass_delay_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[0][15]_0\(0),
      Q => \^q\(0)
    );
\Delay_bypass_delay_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[0][15]_0\(1),
      Q => \^q\(1)
    );
\Delay_bypass_delay_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[1]_35\(0),
      Q => \Delay_bypass_delay_reg[1]_36\(0)
    );
\Delay_bypass_delay_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[1][15]_0\(2),
      Q => \^delay_bypass_delay_reg[1][15]_0\(2)
    );
\Delay_bypass_delay_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[1][15]_0\(3),
      Q => \^delay_bypass_delay_reg[1][15]_0\(3)
    );
\Delay_bypass_delay_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[1][15]_0\(4),
      Q => \^delay_bypass_delay_reg[1][15]_0\(4)
    );
\Delay_bypass_delay_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[1][15]_0\(5),
      Q => \^delay_bypass_delay_reg[1][15]_0\(5)
    );
\Delay_bypass_delay_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[1][15]_0\(6),
      Q => \^delay_bypass_delay_reg[1][15]_0\(6)
    );
\Delay_bypass_delay_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[1][15]_0\(7),
      Q => \^delay_bypass_delay_reg[1][15]_0\(7)
    );
\Delay_bypass_delay_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[1]_35\(16),
      Q => \Delay_bypass_delay_reg[1]_36\(16)
    );
\Delay_bypass_delay_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[1]_35\(17),
      Q => \Delay_bypass_delay_reg[1]_36\(17)
    );
\Delay_bypass_delay_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[1]_35\(1),
      Q => \Delay_bypass_delay_reg[1]_36\(1)
    );
\Delay_bypass_delay_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[1]_35\(2),
      Q => \Delay_bypass_delay_reg[1]_36\(2)
    );
\Delay_bypass_delay_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[1]_35\(3),
      Q => \Delay_bypass_delay_reg[1]_36\(3)
    );
\Delay_bypass_delay_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[1]_35\(4),
      Q => \Delay_bypass_delay_reg[1]_36\(4)
    );
\Delay_bypass_delay_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[1]_35\(5),
      Q => \Delay_bypass_delay_reg[1]_36\(5)
    );
\Delay_bypass_delay_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[1]_35\(6),
      Q => \Delay_bypass_delay_reg[1]_36\(6)
    );
\Delay_bypass_delay_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[1]_35\(7),
      Q => \Delay_bypass_delay_reg[1]_36\(7)
    );
\Delay_bypass_delay_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[1][15]_0\(0),
      Q => \^delay_bypass_delay_reg[1][15]_0\(0)
    );
\Delay_bypass_delay_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[1][15]_0\(1),
      Q => \^delay_bypass_delay_reg[1][15]_0\(1)
    );
\Delay_bypass_delay_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[2]_37\(0),
      Q => \Delay_bypass_delay_reg[2]_38\(0)
    );
\Delay_bypass_delay_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[2][15]_0\(2),
      Q => \^delay_bypass_delay_reg[2][15]_0\(2)
    );
\Delay_bypass_delay_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[2][15]_0\(3),
      Q => \^delay_bypass_delay_reg[2][15]_0\(3)
    );
\Delay_bypass_delay_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[2][15]_0\(4),
      Q => \^delay_bypass_delay_reg[2][15]_0\(4)
    );
\Delay_bypass_delay_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[2][15]_0\(5),
      Q => \^delay_bypass_delay_reg[2][15]_0\(5)
    );
\Delay_bypass_delay_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[2][15]_0\(6),
      Q => \^delay_bypass_delay_reg[2][15]_0\(6)
    );
\Delay_bypass_delay_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[2][15]_0\(7),
      Q => \^delay_bypass_delay_reg[2][15]_0\(7)
    );
\Delay_bypass_delay_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[2]_37\(16),
      Q => \Delay_bypass_delay_reg[2]_38\(16)
    );
\Delay_bypass_delay_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[2]_37\(17),
      Q => \Delay_bypass_delay_reg[2]_38\(17)
    );
\Delay_bypass_delay_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[2]_37\(1),
      Q => \Delay_bypass_delay_reg[2]_38\(1)
    );
\Delay_bypass_delay_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[2]_37\(2),
      Q => \Delay_bypass_delay_reg[2]_38\(2)
    );
\Delay_bypass_delay_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[2]_37\(3),
      Q => \Delay_bypass_delay_reg[2]_38\(3)
    );
\Delay_bypass_delay_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[2]_37\(4),
      Q => \Delay_bypass_delay_reg[2]_38\(4)
    );
\Delay_bypass_delay_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[2]_37\(5),
      Q => \Delay_bypass_delay_reg[2]_38\(5)
    );
\Delay_bypass_delay_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[2]_37\(6),
      Q => \Delay_bypass_delay_reg[2]_38\(6)
    );
\Delay_bypass_delay_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \Delay_reg_reg[2]_37\(7),
      Q => \Delay_bypass_delay_reg[2]_38\(7)
    );
\Delay_bypass_delay_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[2][15]_0\(0),
      Q => \^delay_bypass_delay_reg[2][15]_0\(0)
    );
\Delay_bypass_delay_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => \^delay_reg_reg[2][15]_0\(1),
      Q => \^delay_bypass_delay_reg[2][15]_0\(1)
    );
\Delay_reg[0][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \Delay_reg[0][16]_i_3_n_0\,
      I1 => \Delay_reg[0][16]_i_4_n_0\,
      I2 => HDL_Counter_out1_reg(0),
      I3 => \Delay_reg_reg[0][16]_0\,
      I4 => HDL_Counter_out1_reg(2),
      O => \Delay_reg[0][16]_i_2_n_0\
    );
\Delay_reg[0][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => HDL_Counter_out1_reg(8),
      I1 => HDL_Counter_out1_reg(6),
      I2 => HDL_Counter_out1_reg(1),
      I3 => HDL_Counter_out1_reg(7),
      I4 => HDL_Counter_out1_reg(9),
      I5 => HDL_Counter_out1_reg(11),
      O => \Delay_reg[0][16]_i_3_n_0\
    );
\Delay_reg[0][16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => HDL_Counter_out1_reg(4),
      I1 => HDL_Counter_out1_reg(3),
      I2 => HDL_Counter_out1_reg(10),
      I3 => HDL_Counter_out1_reg(5),
      O => \Delay_reg[0][16]_i_4_n_0\
    );
\Delay_reg[0][17]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => HDL_Counter_out1_reg(2),
      I1 => HDL_Counter_out1_reg(3),
      I2 => HDL_Counter_out1_reg(0),
      I3 => HDL_Counter_out1_reg(1),
      I4 => \Delay_reg[0][17]_i_22_n_0\,
      O => \Delay_reg[0][17]_i_14_n_0\
    );
\Delay_reg[0][17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => HDL_Counter_out1_reg(5),
      I1 => HDL_Counter_out1_reg(4),
      I2 => HDL_Counter_out1_reg(7),
      I3 => HDL_Counter_out1_reg(6),
      O => \Delay_reg[0][17]_i_22_n_0\
    );
\Delay_reg[0][17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \In1Reg_reg[4]\(0),
      I1 => \In1Reg_reg[7]\(0),
      O => \Delay_reg[0][17]_i_3_n_0\
    );
\Delay_reg[0][17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \Delay_reg_reg[0][16]_0\,
      I1 => HDL_Counter_out1_reg(10),
      I2 => HDL_Counter_out1_reg(11),
      I3 => HDL_Counter_out1_reg(9),
      I4 => HDL_Counter_out1_reg(8),
      I5 => \Delay_reg[0][17]_i_14_n_0\,
      O => \Delay_reg[0][17]_i_7_n_0\
    );
\Delay_reg[1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \Delay_reg[0][16]_i_3_n_0\,
      I1 => \Delay_reg[0][16]_i_4_n_0\,
      I2 => HDL_Counter_out1_reg(0),
      I3 => \Delay_reg_reg[0][16]_0\,
      I4 => HDL_Counter_out1_reg(2),
      O => \Delay_reg[1][16]_i_2_n_0\
    );
\Delay_reg[2][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \Delay_reg[0][16]_i_3_n_0\,
      I1 => \Delay_reg[0][16]_i_4_n_0\,
      I2 => HDL_Counter_out1_reg(0),
      I3 => \Delay_reg_reg[0][16]_0\,
      I4 => HDL_Counter_out1_reg(2),
      O => \Delay_reg[2][16]_i_2_n_0\
    );
\Delay_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(0),
      Q => \Delay_reg_reg[0]_33\(0)
    );
\Delay_reg_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(10),
      Q => \^delay_reg_reg[0][15]_0\(2)
    );
\Delay_reg_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(11),
      Q => \^delay_reg_reg[0][15]_0\(3)
    );
\Delay_reg_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(12),
      Q => \^delay_reg_reg[0][15]_0\(4)
    );
\Delay_reg_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(13),
      Q => \^delay_reg_reg[0][15]_0\(5)
    );
\Delay_reg_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(14),
      Q => \^delay_reg_reg[0][15]_0\(6)
    );
\Delay_reg_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(15),
      Q => \^delay_reg_reg[0][15]_0\(7)
    );
\Delay_reg_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(16),
      Q => \Delay_reg_reg[0]_33\(16)
    );
\Delay_reg_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(17),
      Q => \Delay_reg_reg[0]_33\(17)
    );
\Delay_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(1),
      Q => \Delay_reg_reg[0]_33\(1)
    );
\Delay_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(2),
      Q => \Delay_reg_reg[0]_33\(2)
    );
\Delay_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(3),
      Q => \Delay_reg_reg[0]_33\(3)
    );
\Delay_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(4),
      Q => \Delay_reg_reg[0]_33\(4)
    );
\Delay_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(5),
      Q => \Delay_reg_reg[0]_33\(5)
    );
\Delay_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(6),
      Q => \Delay_reg_reg[0]_33\(6)
    );
\Delay_reg_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(7),
      Q => \Delay_reg_reg[0]_33\(7)
    );
\Delay_reg_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(8),
      Q => \^delay_reg_reg[0][15]_0\(0)
    );
\Delay_reg_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_0(9),
      Q => \^delay_reg_reg[0][15]_0\(1)
    );
\Delay_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(0),
      Q => \Delay_reg_reg[1]_35\(0)
    );
\Delay_reg_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(10),
      Q => \^delay_reg_reg[1][15]_0\(2)
    );
\Delay_reg_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(11),
      Q => \^delay_reg_reg[1][15]_0\(3)
    );
\Delay_reg_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(12),
      Q => \^delay_reg_reg[1][15]_0\(4)
    );
\Delay_reg_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(13),
      Q => \^delay_reg_reg[1][15]_0\(5)
    );
\Delay_reg_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(14),
      Q => \^delay_reg_reg[1][15]_0\(6)
    );
\Delay_reg_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(15),
      Q => \^delay_reg_reg[1][15]_0\(7)
    );
\Delay_reg_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(16),
      Q => \Delay_reg_reg[1]_35\(16)
    );
\Delay_reg_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(17),
      Q => \Delay_reg_reg[1]_35\(17)
    );
\Delay_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(1),
      Q => \Delay_reg_reg[1]_35\(1)
    );
\Delay_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(2),
      Q => \Delay_reg_reg[1]_35\(2)
    );
\Delay_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(3),
      Q => \Delay_reg_reg[1]_35\(3)
    );
\Delay_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(4),
      Q => \Delay_reg_reg[1]_35\(4)
    );
\Delay_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(5),
      Q => \Delay_reg_reg[1]_35\(5)
    );
\Delay_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(6),
      Q => \Delay_reg_reg[1]_35\(6)
    );
\Delay_reg_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(7),
      Q => \Delay_reg_reg[1]_35\(7)
    );
\Delay_reg_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(8),
      Q => \^delay_reg_reg[1][15]_0\(0)
    );
\Delay_reg_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_1(9),
      Q => \^delay_reg_reg[1][15]_0\(1)
    );
\Delay_reg_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(0),
      Q => \Delay_reg_reg[2]_37\(0)
    );
\Delay_reg_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(10),
      Q => \^delay_reg_reg[2][15]_0\(2)
    );
\Delay_reg_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(11),
      Q => \^delay_reg_reg[2][15]_0\(3)
    );
\Delay_reg_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(12),
      Q => \^delay_reg_reg[2][15]_0\(4)
    );
\Delay_reg_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(13),
      Q => \^delay_reg_reg[2][15]_0\(5)
    );
\Delay_reg_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(14),
      Q => \^delay_reg_reg[2][15]_0\(6)
    );
\Delay_reg_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(15),
      Q => \^delay_reg_reg[2][15]_0\(7)
    );
\Delay_reg_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(16),
      Q => \Delay_reg_reg[2]_37\(16)
    );
\Delay_reg_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(17),
      Q => \Delay_reg_reg[2]_37\(17)
    );
\Delay_reg_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(1),
      Q => \Delay_reg_reg[2]_37\(1)
    );
\Delay_reg_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(2),
      Q => \Delay_reg_reg[2]_37\(2)
    );
\Delay_reg_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(3),
      Q => \Delay_reg_reg[2]_37\(3)
    );
\Delay_reg_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(4),
      Q => \Delay_reg_reg[2]_37\(4)
    );
\Delay_reg_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(5),
      Q => \Delay_reg_reg[2]_37\(5)
    );
\Delay_reg_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(6),
      Q => \Delay_reg_reg[2]_37\(6)
    );
\Delay_reg_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(7),
      Q => \Delay_reg_reg[2]_37\(7)
    );
\Delay_reg_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(8),
      Q => \^delay_reg_reg[2][15]_0\(0)
    );
\Delay_reg_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => \Delay5_bypass_delay_reg[2][0]_0\(0),
      CLR => reset_out,
      D => RGB0_2(9),
      Q => \^delay_reg_reg[2][15]_0\(1)
    );
\HDL_Counter_out1[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HDL_Counter_out1_reg(0),
      O => \HDL_Counter_out1[0]_i_3_n_0\
    );
\HDL_Counter_out1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => HDL_Counter_out10,
      CLR => reset_out,
      D => \HDL_Counter_out1_reg[0]_i_2_n_7\,
      Q => HDL_Counter_out1_reg(0)
    );
\HDL_Counter_out1_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \HDL_Counter_out1_reg[0]_i_2_n_0\,
      CO(2) => \HDL_Counter_out1_reg[0]_i_2_n_1\,
      CO(1) => \HDL_Counter_out1_reg[0]_i_2_n_2\,
      CO(0) => \HDL_Counter_out1_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \HDL_Counter_out1_reg[0]_i_2_n_4\,
      O(2) => \HDL_Counter_out1_reg[0]_i_2_n_5\,
      O(1) => \HDL_Counter_out1_reg[0]_i_2_n_6\,
      O(0) => \HDL_Counter_out1_reg[0]_i_2_n_7\,
      S(3 downto 1) => HDL_Counter_out1_reg(3 downto 1),
      S(0) => \HDL_Counter_out1[0]_i_3_n_0\
    );
\HDL_Counter_out1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => HDL_Counter_out10,
      CLR => reset_out,
      D => \HDL_Counter_out1_reg[8]_i_1_n_5\,
      Q => HDL_Counter_out1_reg(10)
    );
\HDL_Counter_out1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => HDL_Counter_out10,
      CLR => reset_out,
      D => \HDL_Counter_out1_reg[8]_i_1_n_4\,
      Q => HDL_Counter_out1_reg(11)
    );
\HDL_Counter_out1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => HDL_Counter_out10,
      CLR => reset_out,
      D => \HDL_Counter_out1_reg[0]_i_2_n_6\,
      Q => HDL_Counter_out1_reg(1)
    );
\HDL_Counter_out1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => HDL_Counter_out10,
      CLR => reset_out,
      D => \HDL_Counter_out1_reg[0]_i_2_n_5\,
      Q => HDL_Counter_out1_reg(2)
    );
\HDL_Counter_out1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => HDL_Counter_out10,
      CLR => reset_out,
      D => \HDL_Counter_out1_reg[0]_i_2_n_4\,
      Q => HDL_Counter_out1_reg(3)
    );
\HDL_Counter_out1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => HDL_Counter_out10,
      CLR => reset_out,
      D => \HDL_Counter_out1_reg[4]_i_1_n_7\,
      Q => HDL_Counter_out1_reg(4)
    );
\HDL_Counter_out1_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter_out1_reg[0]_i_2_n_0\,
      CO(3) => \HDL_Counter_out1_reg[4]_i_1_n_0\,
      CO(2) => \HDL_Counter_out1_reg[4]_i_1_n_1\,
      CO(1) => \HDL_Counter_out1_reg[4]_i_1_n_2\,
      CO(0) => \HDL_Counter_out1_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter_out1_reg[4]_i_1_n_4\,
      O(2) => \HDL_Counter_out1_reg[4]_i_1_n_5\,
      O(1) => \HDL_Counter_out1_reg[4]_i_1_n_6\,
      O(0) => \HDL_Counter_out1_reg[4]_i_1_n_7\,
      S(3 downto 0) => HDL_Counter_out1_reg(7 downto 4)
    );
\HDL_Counter_out1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => HDL_Counter_out10,
      CLR => reset_out,
      D => \HDL_Counter_out1_reg[4]_i_1_n_6\,
      Q => HDL_Counter_out1_reg(5)
    );
\HDL_Counter_out1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => HDL_Counter_out10,
      CLR => reset_out,
      D => \HDL_Counter_out1_reg[4]_i_1_n_5\,
      Q => HDL_Counter_out1_reg(6)
    );
\HDL_Counter_out1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => HDL_Counter_out10,
      CLR => reset_out,
      D => \HDL_Counter_out1_reg[4]_i_1_n_4\,
      Q => HDL_Counter_out1_reg(7)
    );
\HDL_Counter_out1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => HDL_Counter_out10,
      CLR => reset_out,
      D => \HDL_Counter_out1_reg[8]_i_1_n_7\,
      Q => HDL_Counter_out1_reg(8)
    );
\HDL_Counter_out1_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \HDL_Counter_out1_reg[4]_i_1_n_0\,
      CO(3) => \NLW_HDL_Counter_out1_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \HDL_Counter_out1_reg[8]_i_1_n_1\,
      CO(1) => \HDL_Counter_out1_reg[8]_i_1_n_2\,
      CO(0) => \HDL_Counter_out1_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \HDL_Counter_out1_reg[8]_i_1_n_4\,
      O(2) => \HDL_Counter_out1_reg[8]_i_1_n_5\,
      O(1) => \HDL_Counter_out1_reg[8]_i_1_n_6\,
      O(0) => \HDL_Counter_out1_reg[8]_i_1_n_7\,
      S(3 downto 0) => HDL_Counter_out1_reg(11 downto 8)
    );
\HDL_Counter_out1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => HDL_Counter_out10,
      CLR => reset_out,
      D => \HDL_Counter_out1_reg[8]_i_1_n_6\,
      Q => HDL_Counter_out1_reg(9)
    );
\In1Reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^comparisons_out1_0\(0),
      I1 => \^comparisons_out1_0\(1),
      I2 => \^comparisons_out1_0\(2),
      O => \In1Reg_reg[4]_i_7_0\(0)
    );
\In1Reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^comparisons_out1_0\(2),
      I1 => \^comparisons_out1_0\(1),
      I2 => \^comparisons_out1_0\(0),
      I3 => \^comparisons_out1_0\(3),
      O => \In1Reg_reg[4]_i_7_0\(1)
    );
\In1Reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^comparisons_out1_0\(3),
      I1 => \^comparisons_out1_0\(0),
      I2 => \^comparisons_out1_0\(1),
      I3 => \^comparisons_out1_0\(2),
      I4 => \^comparisons_out1_0\(4),
      O => \In1Reg_reg[4]_i_7_0\(2)
    );
\In1Reg[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(1),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(1),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[0][15]_0\(1),
      I4 => \^delay5_bypass_delay_reg[0][15]_0\(1),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch4_out1[0]_13\(9)
    );
\In1Reg[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(1),
      I1 => \^q\(1),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[0][15]_0\(1),
      I4 => \^delay1_bypass_delay_reg[0][15]_0\(1),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch3_out1[0]_12\(9)
    );
\In1Reg[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(0),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(0),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[0][15]_0\(0),
      I4 => \^delay5_bypass_delay_reg[0][15]_0\(0),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch4_out1[0]_13\(8)
    );
\In1Reg[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(0),
      I1 => \^q\(0),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[0][15]_0\(0),
      I4 => \^delay1_bypass_delay_reg[0][15]_0\(0),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch3_out1[0]_12\(8)
    );
\In1Reg[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \Delay4_reg_reg[0]_45\(7),
      I1 => \Delay4_bypass_delay_reg[0]_46\(7),
      I2 => CO(0),
      I3 => \Delay5_reg_reg[0]_51\(7),
      I4 => \Delay5_bypass_delay_reg[0]_52\(7),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch4_out1[0]_13\(7)
    );
\In1Reg[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \Delay_reg_reg[0]_33\(7),
      I1 => \Delay_bypass_delay_reg[0]_34\(7),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \Delay1_reg_reg[0]_39\(7),
      I4 => \Delay1_bypass_delay_reg[0]_40\(7),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch3_out1[0]_12\(7)
    );
\In1Reg[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(2),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(2),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[0][15]_0\(2),
      I4 => \^delay5_bypass_delay_reg[0][15]_0\(2),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch4_out1[0]_13\(10)
    );
\In1Reg[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(2),
      I1 => \^q\(2),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[0][15]_0\(2),
      I4 => \^delay1_bypass_delay_reg[0][15]_0\(2),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch3_out1[0]_12\(10)
    );
\In1Reg[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(4),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(4),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[0][15]_0\(4),
      I4 => \^delay5_bypass_delay_reg[0][15]_0\(4),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch4_out1[0]_13\(12)
    );
\In1Reg[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(4),
      I1 => \^q\(4),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[0][15]_0\(4),
      I4 => \^delay1_bypass_delay_reg[0][15]_0\(4),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch3_out1[0]_12\(12)
    );
\In1Reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^comparisons_out1_0\(4),
      I1 => \^comparisons_out1_0\(2),
      I2 => \^comparisons_out1_0\(1),
      I3 => \^comparisons_out1_0\(0),
      I4 => \^comparisons_out1_0\(3),
      I5 => \^comparisons_out1_0\(5),
      O => \In1Reg_reg[4]_i_7_0\(3)
    );
\In1Reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(3),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(3),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[0][15]_0\(3),
      I4 => \^delay5_bypass_delay_reg[0][15]_0\(3),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch4_out1[0]_13\(11)
    );
\In1Reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(3),
      I1 => \^q\(3),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[0][15]_0\(3),
      I4 => \^delay1_bypass_delay_reg[0][15]_0\(3),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch3_out1[0]_12\(11)
    );
\In1Reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(6),
      I1 => \^q\(6),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[0][15]_0\(6),
      I4 => \^delay1_bypass_delay_reg[0][15]_0\(6),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch3_out1[0]_12\(14)
    );
\In1Reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(7),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(7),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[0][15]_0\(7),
      I4 => \^delay5_bypass_delay_reg[0][15]_0\(7),
      I5 => RGB3_35,
      O => \Delay4_reg_reg[0][15]_1\(0)
    );
\In1Reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(7),
      I1 => \^q\(7),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[0][15]_0\(7),
      I4 => \^delay1_bypass_delay_reg[0][15]_0\(7),
      I5 => RGB3_35,
      O => \Delay_reg_reg[0][15]_1\(0)
    );
\In1Reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(5),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(5),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[0][15]_0\(5),
      I4 => \^delay5_bypass_delay_reg[0][15]_0\(5),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch4_out1[0]_13\(13)
    );
\In1Reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(5),
      I1 => \^q\(5),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[0][15]_0\(5),
      I4 => \^delay1_bypass_delay_reg[0][15]_0\(5),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch3_out1[0]_12\(13)
    );
\In1Reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(6),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(6),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[0][15]_0\(6),
      I4 => \^delay5_bypass_delay_reg[0][15]_0\(6),
      I5 => RGB3_35,
      O => \u_Comparisons/Switch4_out1[0]_13\(14)
    );
\In1Reg_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[0]_13\(11),
      I1 => \u_Comparisons/Switch3_out1[0]_12\(11),
      O => \^comparisons_out1_0\(4),
      S => \In1Reg_reg[4]\(0)
    );
\In1Reg_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[0]_13\(9),
      I1 => \u_Comparisons/Switch3_out1[0]_12\(9),
      O => \^comparisons_out1_0\(2),
      S => \In1Reg_reg[4]\(0)
    );
\In1Reg_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[0]_13\(8),
      I1 => \u_Comparisons/Switch3_out1[0]_12\(8),
      O => \^comparisons_out1_0\(1),
      S => \In1Reg_reg[4]\(0)
    );
\In1Reg_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[0]_13\(7),
      I1 => \u_Comparisons/Switch3_out1[0]_12\(7),
      O => \^comparisons_out1_0\(0),
      S => \In1Reg_reg[4]\(0)
    );
\In1Reg_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[0]_13\(10),
      I1 => \u_Comparisons/Switch3_out1[0]_12\(10),
      O => \^comparisons_out1_0\(3),
      S => \In1Reg_reg[4]\(0)
    );
\In1Reg_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[0]_13\(12),
      I1 => \u_Comparisons/Switch3_out1[0]_12\(12),
      O => \^comparisons_out1_0\(5),
      S => \In1Reg_reg[4]\(0)
    );
\In1Reg_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[0]_13\(13),
      I1 => \u_Comparisons/Switch3_out1[0]_12\(13),
      O => \^comparisons_out1_0\(6),
      S => \In1Reg_reg[4]\(0)
    );
\In1Reg_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[0]_13\(14),
      I1 => \u_Comparisons/Switch3_out1[0]_12\(14),
      O => \^comparisons_out1_0\(7),
      S => \In1Reg_reg[4]\(0)
    );
\In2Reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^comparisons_out1_1\(0),
      I1 => \^comparisons_out1_1\(1),
      I2 => \^comparisons_out1_1\(2),
      O => \In2Reg_reg[4]_i_7_0\(0)
    );
\In2Reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^comparisons_out1_1\(2),
      I1 => \^comparisons_out1_1\(1),
      I2 => \^comparisons_out1_1\(0),
      I3 => \^comparisons_out1_1\(3),
      O => \In2Reg_reg[4]_i_7_0\(1)
    );
\In2Reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^comparisons_out1_1\(3),
      I1 => \^comparisons_out1_1\(0),
      I2 => \^comparisons_out1_1\(1),
      I3 => \^comparisons_out1_1\(2),
      I4 => \^comparisons_out1_1\(4),
      O => \In2Reg_reg[4]_i_7_0\(2)
    );
\In2Reg[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(1),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(1),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[1][15]_0\(1),
      I4 => \^delay5_bypass_delay_reg[1][15]_0\(1),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[1]_15\(9)
    );
\In2Reg[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(1),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(1),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[1][15]_0\(1),
      I4 => \^delay1_bypass_delay_reg[1][15]_0\(1),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[1]_14\(9)
    );
\In2Reg[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(0),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(0),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[1][15]_0\(0),
      I4 => \^delay5_bypass_delay_reg[1][15]_0\(0),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[1]_15\(8)
    );
\In2Reg[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(0),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(0),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[1][15]_0\(0),
      I4 => \^delay1_bypass_delay_reg[1][15]_0\(0),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[1]_14\(8)
    );
\In2Reg[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \Delay4_reg_reg[1]_47\(7),
      I1 => \Delay4_bypass_delay_reg[1]_48\(7),
      I2 => CO(0),
      I3 => \Delay5_reg_reg[1]_53\(7),
      I4 => \Delay5_bypass_delay_reg[1]_54\(7),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[1]_15\(7)
    );
\In2Reg[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \Delay_reg_reg[1]_35\(7),
      I1 => \Delay_bypass_delay_reg[1]_36\(7),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \Delay1_reg_reg[1]_41\(7),
      I4 => \Delay1_bypass_delay_reg[1]_42\(7),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[1]_14\(7)
    );
\In2Reg[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(2),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(2),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[1][15]_0\(2),
      I4 => \^delay5_bypass_delay_reg[1][15]_0\(2),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[1]_15\(10)
    );
\In2Reg[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(2),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(2),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[1][15]_0\(2),
      I4 => \^delay1_bypass_delay_reg[1][15]_0\(2),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[1]_14\(10)
    );
\In2Reg[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(4),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(4),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[1][15]_0\(4),
      I4 => \^delay5_bypass_delay_reg[1][15]_0\(4),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[1]_15\(12)
    );
\In2Reg[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(4),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(4),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[1][15]_0\(4),
      I4 => \^delay1_bypass_delay_reg[1][15]_0\(4),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[1]_14\(12)
    );
\In2Reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^comparisons_out1_1\(4),
      I1 => \^comparisons_out1_1\(2),
      I2 => \^comparisons_out1_1\(1),
      I3 => \^comparisons_out1_1\(0),
      I4 => \^comparisons_out1_1\(3),
      I5 => \^comparisons_out1_1\(5),
      O => \In2Reg_reg[4]_i_7_0\(3)
    );
\In2Reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(3),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(3),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[1][15]_0\(3),
      I4 => \^delay5_bypass_delay_reg[1][15]_0\(3),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[1]_15\(11)
    );
\In2Reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(3),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(3),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[1][15]_0\(3),
      I4 => \^delay1_bypass_delay_reg[1][15]_0\(3),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[1]_14\(11)
    );
\In2Reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(6),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(6),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[1][15]_0\(6),
      I4 => \^delay1_bypass_delay_reg[1][15]_0\(6),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[1]_14\(14)
    );
\In2Reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(7),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(7),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[1][15]_0\(7),
      I4 => \^delay5_bypass_delay_reg[1][15]_0\(7),
      I5 => RGB3_35_0,
      O => \Delay4_reg_reg[1][15]_1\(0)
    );
\In2Reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(7),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(7),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[1][15]_0\(7),
      I4 => \^delay1_bypass_delay_reg[1][15]_0\(7),
      I5 => RGB3_35_0,
      O => \Delay_reg_reg[1][15]_1\(0)
    );
\In2Reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(5),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(5),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[1][15]_0\(5),
      I4 => \^delay5_bypass_delay_reg[1][15]_0\(5),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[1]_15\(13)
    );
\In2Reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(5),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(5),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[1][15]_0\(5),
      I4 => \^delay1_bypass_delay_reg[1][15]_0\(5),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[1]_14\(13)
    );
\In2Reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(6),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(6),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[1][15]_0\(6),
      I4 => \^delay5_bypass_delay_reg[1][15]_0\(6),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[1]_15\(14)
    );
\In2Reg_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[1]_15\(11),
      I1 => \u_Comparisons/Switch3_out1[1]_14\(11),
      O => \^comparisons_out1_1\(4),
      S => \In1Reg_reg[4]\(0)
    );
\In2Reg_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[1]_15\(9),
      I1 => \u_Comparisons/Switch3_out1[1]_14\(9),
      O => \^comparisons_out1_1\(2),
      S => \In1Reg_reg[4]\(0)
    );
\In2Reg_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[1]_15\(8),
      I1 => \u_Comparisons/Switch3_out1[1]_14\(8),
      O => \^comparisons_out1_1\(1),
      S => \In1Reg_reg[4]\(0)
    );
\In2Reg_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[1]_15\(7),
      I1 => \u_Comparisons/Switch3_out1[1]_14\(7),
      O => \^comparisons_out1_1\(0),
      S => \In1Reg_reg[4]\(0)
    );
\In2Reg_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[1]_15\(10),
      I1 => \u_Comparisons/Switch3_out1[1]_14\(10),
      O => \^comparisons_out1_1\(3),
      S => \In1Reg_reg[4]\(0)
    );
\In2Reg_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[1]_15\(12),
      I1 => \u_Comparisons/Switch3_out1[1]_14\(12),
      O => \^comparisons_out1_1\(5),
      S => \In1Reg_reg[4]\(0)
    );
\In2Reg_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[1]_15\(13),
      I1 => \u_Comparisons/Switch3_out1[1]_14\(13),
      O => \^comparisons_out1_1\(6),
      S => \In1Reg_reg[4]\(0)
    );
\In2Reg_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[1]_15\(14),
      I1 => \u_Comparisons/Switch3_out1[1]_14\(14),
      O => \^comparisons_out1_1\(7),
      S => \In1Reg_reg[4]\(0)
    );
\In3Reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^comparisons_out1_2\(0),
      I1 => \^comparisons_out1_2\(1),
      I2 => \^comparisons_out1_2\(2),
      O => D(0)
    );
\In3Reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^comparisons_out1_2\(2),
      I1 => \^comparisons_out1_2\(1),
      I2 => \^comparisons_out1_2\(0),
      I3 => \^comparisons_out1_2\(3),
      O => D(1)
    );
\In3Reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^comparisons_out1_2\(3),
      I1 => \^comparisons_out1_2\(0),
      I2 => \^comparisons_out1_2\(1),
      I3 => \^comparisons_out1_2\(2),
      I4 => \^comparisons_out1_2\(4),
      O => D(2)
    );
\In3Reg[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(1),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(1),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[2][15]_0\(1),
      I4 => \^delay5_bypass_delay_reg[2][15]_0\(1),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[2]_17\(9)
    );
\In3Reg[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(1),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(1),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[2][15]_0\(1),
      I4 => \^delay1_bypass_delay_reg[2][15]_0\(1),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[2]_16\(9)
    );
\In3Reg[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(0),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(0),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[2][15]_0\(0),
      I4 => \^delay5_bypass_delay_reg[2][15]_0\(0),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[2]_17\(8)
    );
\In3Reg[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(0),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(0),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[2][15]_0\(0),
      I4 => \^delay1_bypass_delay_reg[2][15]_0\(0),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[2]_16\(8)
    );
\In3Reg[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \Delay4_reg_reg[2]_49\(7),
      I1 => \Delay4_bypass_delay_reg[2]_50\(7),
      I2 => CO(0),
      I3 => \Delay5_reg_reg[2]_55\(7),
      I4 => \Delay5_bypass_delay_reg[2]_56\(7),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[2]_17\(7)
    );
\In3Reg[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \Delay_reg_reg[2]_37\(7),
      I1 => \Delay_bypass_delay_reg[2]_38\(7),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \Delay1_reg_reg[2]_43\(7),
      I4 => \Delay1_bypass_delay_reg[2]_44\(7),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[2]_16\(7)
    );
\In3Reg[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(2),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(2),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[2][15]_0\(2),
      I4 => \^delay5_bypass_delay_reg[2][15]_0\(2),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[2]_17\(10)
    );
\In3Reg[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(2),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(2),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[2][15]_0\(2),
      I4 => \^delay1_bypass_delay_reg[2][15]_0\(2),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[2]_16\(10)
    );
\In3Reg[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(4),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(4),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[2][15]_0\(4),
      I4 => \^delay5_bypass_delay_reg[2][15]_0\(4),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[2]_17\(12)
    );
\In3Reg[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(4),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(4),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[2][15]_0\(4),
      I4 => \^delay1_bypass_delay_reg[2][15]_0\(4),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[2]_16\(12)
    );
\In3Reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^comparisons_out1_2\(4),
      I1 => \^comparisons_out1_2\(2),
      I2 => \^comparisons_out1_2\(1),
      I3 => \^comparisons_out1_2\(0),
      I4 => \^comparisons_out1_2\(3),
      I5 => \^comparisons_out1_2\(5),
      O => D(3)
    );
\In3Reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(3),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(3),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[2][15]_0\(3),
      I4 => \^delay5_bypass_delay_reg[2][15]_0\(3),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[2]_17\(11)
    );
\In3Reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(3),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(3),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[2][15]_0\(3),
      I4 => \^delay1_bypass_delay_reg[2][15]_0\(3),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[2]_16\(11)
    );
\In3Reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(6),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(6),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[2][15]_0\(6),
      I4 => \^delay5_bypass_delay_reg[2][15]_0\(6),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[2]_17\(14)
    );
\In3Reg[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(6),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(6),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[2][15]_0\(6),
      I4 => \^delay1_bypass_delay_reg[2][15]_0\(6),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[2]_16\(14)
    );
\In3Reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(7),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(7),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[2][15]_0\(7),
      I4 => \^delay5_bypass_delay_reg[2][15]_0\(7),
      I5 => RGB3_35_0,
      O => \Delay4_reg_reg[2][15]_1\(0)
    );
\In3Reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(7),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(7),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[2][15]_0\(7),
      I4 => \^delay1_bypass_delay_reg[2][15]_0\(7),
      I5 => RGB3_35_0,
      O => \Delay_reg_reg[2][15]_1\(0)
    );
\In3Reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(5),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(5),
      I2 => CO(0),
      I3 => \^delay5_reg_reg[2][15]_0\(5),
      I4 => \^delay5_bypass_delay_reg[2][15]_0\(5),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch4_out1[2]_17\(13)
    );
\In3Reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(5),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(5),
      I2 => \In1Reg_reg[7]\(0),
      I3 => \^delay1_reg_reg[2][15]_0\(5),
      I4 => \^delay1_bypass_delay_reg[2][15]_0\(5),
      I5 => RGB3_35_0,
      O => \u_Comparisons/Switch3_out1[2]_16\(13)
    );
\In3Reg_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[2]_17\(11),
      I1 => \u_Comparisons/Switch3_out1[2]_16\(11),
      O => \^comparisons_out1_2\(4),
      S => \In1Reg_reg[4]\(0)
    );
\In3Reg_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[2]_17\(9),
      I1 => \u_Comparisons/Switch3_out1[2]_16\(9),
      O => \^comparisons_out1_2\(2),
      S => \In1Reg_reg[4]\(0)
    );
\In3Reg_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[2]_17\(8),
      I1 => \u_Comparisons/Switch3_out1[2]_16\(8),
      O => \^comparisons_out1_2\(1),
      S => \In1Reg_reg[4]\(0)
    );
\In3Reg_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[2]_17\(7),
      I1 => \u_Comparisons/Switch3_out1[2]_16\(7),
      O => \^comparisons_out1_2\(0),
      S => \In1Reg_reg[4]\(0)
    );
\In3Reg_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[2]_17\(10),
      I1 => \u_Comparisons/Switch3_out1[2]_16\(10),
      O => \^comparisons_out1_2\(3),
      S => \In1Reg_reg[4]\(0)
    );
\In3Reg_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[2]_17\(12),
      I1 => \u_Comparisons/Switch3_out1[2]_16\(12),
      O => \^comparisons_out1_2\(5),
      S => \In1Reg_reg[4]\(0)
    );
\In3Reg_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[2]_17\(13),
      I1 => \u_Comparisons/Switch3_out1[2]_16\(13),
      O => \^comparisons_out1_2\(6),
      S => \In1Reg_reg[4]\(0)
    );
\In3Reg_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_Comparisons/Switch4_out1[2]_17\(14),
      I1 => \u_Comparisons/Switch3_out1[2]_16\(14),
      O => \^comparisons_out1_2\(7),
      S => \In1Reg_reg[4]\(0)
    );
Product_out1_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => Product_out1(0),
      CO(3 downto 1) => NLW_Product_out1_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => Product_out1_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_Product_out1_i_1_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => A(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => Product_out1_i_6_n_0,
      S(0) => Product_out1_i_7_n_0
    );
Product_out1_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[0]_34\(7),
      I2 => \Delay_reg_reg[0]_33\(7),
      O => Product_out1_i_16_n_0
    );
\Product_out1_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay1_bypass_delay_reg[0]_40\(7),
      I2 => \Delay1_reg_reg[0]_39\(7),
      O => \Product_out1_i_16__0_n_0\
    );
\Product_out1_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay4_bypass_delay_reg[0]_46\(7),
      I2 => \Delay4_reg_reg[0]_45\(7),
      O => \Product_out1_i_16__1_n_0\
    );
\Product_out1_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay5_bypass_delay_reg[0]_52\(7),
      I2 => \Delay5_reg_reg[0]_51\(7),
      O => \Product_out1_i_16__2_n_0\
    );
Product_out1_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[0]_34\(6),
      I2 => \Delay_reg_reg[0]_33\(6),
      O => Product_out1_i_17_n_0
    );
\Product_out1_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay1_bypass_delay_reg[0]_40\(6),
      I2 => \Delay1_reg_reg[0]_39\(6),
      O => \Product_out1_i_17__0_n_0\
    );
\Product_out1_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay4_bypass_delay_reg[0]_46\(6),
      I2 => \Delay4_reg_reg[0]_45\(6),
      O => \Product_out1_i_17__1_n_0\
    );
\Product_out1_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay5_bypass_delay_reg[0]_52\(6),
      I2 => \Delay5_reg_reg[0]_51\(6),
      O => \Product_out1_i_17__2_n_0\
    );
Product_out1_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[0]_34\(5),
      I2 => \Delay_reg_reg[0]_33\(5),
      O => Product_out1_i_18_n_0
    );
\Product_out1_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay1_bypass_delay_reg[0]_40\(5),
      I2 => \Delay1_reg_reg[0]_39\(5),
      O => \Product_out1_i_18__0_n_0\
    );
\Product_out1_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay4_bypass_delay_reg[0]_46\(5),
      I2 => \Delay4_reg_reg[0]_45\(5),
      O => \Product_out1_i_18__1_n_0\
    );
\Product_out1_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay5_bypass_delay_reg[0]_52\(5),
      I2 => \Delay5_reg_reg[0]_51\(5),
      O => \Product_out1_i_18__2_n_0\
    );
Product_out1_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[0]_34\(4),
      I2 => \Delay_reg_reg[0]_33\(4),
      O => Product_out1_i_19_n_0
    );
\Product_out1_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay1_bypass_delay_reg[0]_40\(4),
      I2 => \Delay1_reg_reg[0]_39\(4),
      O => \Product_out1_i_19__0_n_0\
    );
\Product_out1_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay4_bypass_delay_reg[0]_46\(4),
      I2 => \Delay4_reg_reg[0]_45\(4),
      O => \Product_out1_i_19__1_n_0\
    );
\Product_out1_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay5_bypass_delay_reg[0]_52\(4),
      I2 => \Delay5_reg_reg[0]_51\(4),
      O => \Product_out1_i_19__2_n_0\
    );
\Product_out1_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Product_out1_0(0),
      CO(3 downto 1) => \NLW_Product_out1_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Product_out1_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Product_out1_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \Y_1_reg[7]\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \Product_out1_i_6__0_n_0\,
      S(0) => \Product_out1_i_7__0_n_0\
    );
\Product_out1_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => Product_out1_1(0),
      CO(3 downto 1) => \NLW_Product_out1_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Product_out1_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Product_out1_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \Y_1_reg[7]_0\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \Product_out1_i_6__1_n_0\,
      S(0) => \Product_out1_i_7__1_n_0\
    );
\Product_out1_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => Product_out1_2(0),
      CO(3 downto 1) => \NLW_Product_out1_i_1__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Product_out1_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Product_out1_i_1__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \Y_1_reg[7]_1\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \Product_out1_i_6__2_n_0\,
      S(0) => \Product_out1_i_7__2_n_0\
    );
Product_out1_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[0]_34\(3),
      I2 => \Delay_reg_reg[0]_33\(3),
      O => Product_out1_i_20_n_0
    );
\Product_out1_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay1_bypass_delay_reg[0]_40\(3),
      I2 => \Delay1_reg_reg[0]_39\(3),
      O => \Product_out1_i_20__0_n_0\
    );
\Product_out1_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay4_bypass_delay_reg[0]_46\(3),
      I2 => \Delay4_reg_reg[0]_45\(3),
      O => \Product_out1_i_20__1_n_0\
    );
\Product_out1_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay5_bypass_delay_reg[0]_52\(3),
      I2 => \Delay5_reg_reg[0]_51\(3),
      O => \Product_out1_i_20__2_n_0\
    );
Product_out1_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[0]_34\(2),
      I2 => \Delay_reg_reg[0]_33\(2),
      O => Product_out1_i_21_n_0
    );
\Product_out1_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay1_bypass_delay_reg[0]_40\(2),
      I2 => \Delay1_reg_reg[0]_39\(2),
      O => \Product_out1_i_21__0_n_0\
    );
\Product_out1_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay4_bypass_delay_reg[0]_46\(2),
      I2 => \Delay4_reg_reg[0]_45\(2),
      O => \Product_out1_i_21__1_n_0\
    );
\Product_out1_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay5_bypass_delay_reg[0]_52\(2),
      I2 => \Delay5_reg_reg[0]_51\(2),
      O => \Product_out1_i_21__2_n_0\
    );
Product_out1_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[0]_34\(1),
      I2 => \Delay_reg_reg[0]_33\(1),
      O => Product_out1_i_22_n_0
    );
\Product_out1_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[0]_40\(1),
      I2 => \Delay1_reg_reg[0]_39\(1),
      O => \Product_out1_i_22__0_n_0\
    );
\Product_out1_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay4_bypass_delay_reg[0]_46\(1),
      I2 => \Delay4_reg_reg[0]_45\(1),
      O => \Product_out1_i_22__1_n_0\
    );
\Product_out1_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay5_bypass_delay_reg[0]_52\(1),
      I2 => \Delay5_reg_reg[0]_51\(1),
      O => \Product_out1_i_22__2_n_0\
    );
Product_out1_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay_bypass_delay_reg[0]_34\(0),
      I2 => \Delay_reg_reg[0]_33\(0),
      O => Product_out1_i_23_n_0
    );
\Product_out1_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay1_bypass_delay_reg[0]_40\(0),
      I2 => \Delay1_reg_reg[0]_39\(0),
      O => \Product_out1_i_23__0_n_0\
    );
\Product_out1_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay4_bypass_delay_reg[0]_46\(0),
      I2 => \Delay4_reg_reg[0]_45\(0),
      O => \Product_out1_i_23__1_n_0\
    );
\Product_out1_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay5_bypass_delay_reg[0]_52\(0),
      I2 => \Delay5_reg_reg[0]_51\(0),
      O => \Product_out1_i_23__2_n_0\
    );
Product_out1_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => Product_out1_i_5_n_0,
      CO(3) => \validOut_1_reg_rep__2\(0),
      CO(2) => Product_out1_i_4_n_1,
      CO(1) => Product_out1_i_4_n_2,
      CO(0) => Product_out1_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(7 downto 4),
      S(3) => Product_out1_i_16_n_0,
      S(2) => Product_out1_i_17_n_0,
      S(1) => Product_out1_i_18_n_0,
      S(0) => Product_out1_i_19_n_0
    );
\Product_out1_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product_out1_i_5__0_n_0\,
      CO(3) => \validOut_1_reg_rep__2_2\(0),
      CO(2) => \Product_out1_i_4__0_n_1\,
      CO(1) => \Product_out1_i_4__0_n_2\,
      CO(0) => \Product_out1_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Y_1_reg[7]\(7 downto 4),
      S(3) => \Product_out1_i_16__0_n_0\,
      S(2) => \Product_out1_i_17__0_n_0\,
      S(1) => \Product_out1_i_18__0_n_0\,
      S(0) => \Product_out1_i_19__0_n_0\
    );
\Product_out1_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product_out1_i_5__1_n_0\,
      CO(3) => \validOut_1_reg_rep__1_1\(0),
      CO(2) => \Product_out1_i_4__1_n_1\,
      CO(1) => \Product_out1_i_4__1_n_2\,
      CO(0) => \Product_out1_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Y_1_reg[7]_0\(7 downto 4),
      S(3) => \Product_out1_i_16__1_n_0\,
      S(2) => \Product_out1_i_17__1_n_0\,
      S(1) => \Product_out1_i_18__1_n_0\,
      S(0) => \Product_out1_i_19__1_n_0\
    );
\Product_out1_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Product_out1_i_5__2_n_0\,
      CO(3) => \validOut_1_reg_rep__0_1\(0),
      CO(2) => \Product_out1_i_4__2_n_1\,
      CO(1) => \Product_out1_i_4__2_n_2\,
      CO(0) => \Product_out1_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Y_1_reg[7]_1\(7 downto 4),
      S(3) => \Product_out1_i_16__2_n_0\,
      S(2) => \Product_out1_i_17__2_n_0\,
      S(1) => \Product_out1_i_18__2_n_0\,
      S(0) => \Product_out1_i_19__2_n_0\
    );
Product_out1_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Product_out1_i_5_n_0,
      CO(2) => Product_out1_i_5_n_1,
      CO(1) => Product_out1_i_5_n_2,
      CO(0) => Product_out1_i_5_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(3 downto 0),
      S(3) => Product_out1_i_20_n_0,
      S(2) => Product_out1_i_21_n_0,
      S(1) => Product_out1_i_22_n_0,
      S(0) => Product_out1_i_23_n_0
    );
\Product_out1_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Product_out1_i_5__0_n_0\,
      CO(2) => \Product_out1_i_5__0_n_1\,
      CO(1) => \Product_out1_i_5__0_n_2\,
      CO(0) => \Product_out1_i_5__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Y_1_reg[7]\(3 downto 0),
      S(3) => \Product_out1_i_20__0_n_0\,
      S(2) => \Product_out1_i_21__0_n_0\,
      S(1) => \Product_out1_i_22__0_n_0\,
      S(0) => \Product_out1_i_23__0_n_0\
    );
\Product_out1_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Product_out1_i_5__1_n_0\,
      CO(2) => \Product_out1_i_5__1_n_1\,
      CO(1) => \Product_out1_i_5__1_n_2\,
      CO(0) => \Product_out1_i_5__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Y_1_reg[7]_0\(3 downto 0),
      S(3) => \Product_out1_i_20__1_n_0\,
      S(2) => \Product_out1_i_21__1_n_0\,
      S(1) => \Product_out1_i_22__1_n_0\,
      S(0) => \Product_out1_i_23__1_n_0\
    );
\Product_out1_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Product_out1_i_5__2_n_0\,
      CO(2) => \Product_out1_i_5__2_n_1\,
      CO(1) => \Product_out1_i_5__2_n_2\,
      CO(0) => \Product_out1_i_5__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Y_1_reg[7]_1\(3 downto 0),
      S(3) => \Product_out1_i_20__2_n_0\,
      S(2) => \Product_out1_i_21__2_n_0\,
      S(1) => \Product_out1_i_22__2_n_0\,
      S(0) => \Product_out1_i_23__2_n_0\
    );
Product_out1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => Color_Space_Converter_out2_valid,
      I1 => \Delay_bypass_delay_reg[0]_34\(17),
      I2 => \Delay_reg_reg[0]_33\(17),
      O => Product_out1_i_6_n_0
    );
\Product_out1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay1_bypass_delay_reg[0]_40\(17),
      I2 => \Delay1_reg_reg[0]_39\(17),
      O => \Product_out1_i_6__0_n_0\
    );
\Product_out1_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay4_bypass_delay_reg[0]_46\(17),
      I2 => \Delay4_reg_reg[0]_45\(17),
      O => \Product_out1_i_6__1_n_0\
    );
\Product_out1_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay5_bypass_delay_reg[0]_52\(17),
      I2 => \Delay5_reg_reg[0]_51\(17),
      O => \Product_out1_i_6__2_n_0\
    );
Product_out1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => Color_Space_Converter_out2_valid,
      I1 => \Delay_bypass_delay_reg[0]_34\(16),
      I2 => \Delay_reg_reg[0]_33\(16),
      O => Product_out1_i_7_n_0
    );
\Product_out1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \RGB0_35__1\,
      I1 => \Delay1_bypass_delay_reg[0]_40\(16),
      I2 => \Delay1_reg_reg[0]_39\(16),
      O => \Product_out1_i_7__0_n_0\
    );
\Product_out1_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB2_35,
      I1 => \Delay4_bypass_delay_reg[0]_46\(16),
      I2 => \Delay4_reg_reg[0]_45\(16),
      O => \Product_out1_i_7__1_n_0\
    );
\Product_out1_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => RGB3_35,
      I1 => \Delay5_bypass_delay_reg[0]_52\(16),
      I2 => \Delay5_reg_reg[0]_51\(16),
      O => \Product_out1_i_7__2_n_0\
    );
\RGB0_35__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[1]_35\(17),
      I1 => \Delay_bypass_delay_reg[1]_36\(17),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(17)
    );
\RGB0_35__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(0),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(0),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(8)
    );
\RGB0_35__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[1]_35\(7),
      I1 => \Delay_bypass_delay_reg[1]_36\(7),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(7)
    );
\RGB0_35__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[1]_35\(6),
      I1 => \Delay_bypass_delay_reg[1]_36\(6),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(6)
    );
\RGB0_35__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[1]_35\(5),
      I1 => \Delay_bypass_delay_reg[1]_36\(5),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(5)
    );
\RGB0_35__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[1]_35\(4),
      I1 => \Delay_bypass_delay_reg[1]_36\(4),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(4)
    );
\RGB0_35__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[1]_35\(3),
      I1 => \Delay_bypass_delay_reg[1]_36\(3),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(3)
    );
\RGB0_35__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[1]_35\(2),
      I1 => \Delay_bypass_delay_reg[1]_36\(2),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(2)
    );
\RGB0_35__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[1]_35\(1),
      I1 => \Delay_bypass_delay_reg[1]_36\(1),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(1)
    );
\RGB0_35__0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[1]_35\(0),
      I1 => \Delay_bypass_delay_reg[1]_36\(0),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(0)
    );
\RGB0_35__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[1]_35\(16),
      I1 => \Delay_bypass_delay_reg[1]_36\(16),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(16)
    );
\RGB0_35__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(7),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(7),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(15)
    );
\RGB0_35__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(6),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(6),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(14)
    );
\RGB0_35__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(5),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(5),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(13)
    );
\RGB0_35__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(4),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(4),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(12)
    );
\RGB0_35__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(3),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(3),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(11)
    );
\RGB0_35__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(2),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(2),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(10)
    );
\RGB0_35__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[1][15]_0\(1),
      I1 => \^delay_bypass_delay_reg[1][15]_0\(1),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_1(9)
    );
\RGB0_35__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[2]_37\(17),
      I1 => \Delay_bypass_delay_reg[2]_38\(17),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(17)
    );
\RGB0_35__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(0),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(0),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(8)
    );
\RGB0_35__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[2]_37\(7),
      I1 => \Delay_bypass_delay_reg[2]_38\(7),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(7)
    );
\RGB0_35__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[2]_37\(6),
      I1 => \Delay_bypass_delay_reg[2]_38\(6),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(6)
    );
\RGB0_35__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[2]_37\(5),
      I1 => \Delay_bypass_delay_reg[2]_38\(5),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(5)
    );
\RGB0_35__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[2]_37\(4),
      I1 => \Delay_bypass_delay_reg[2]_38\(4),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(4)
    );
\RGB0_35__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[2]_37\(3),
      I1 => \Delay_bypass_delay_reg[2]_38\(3),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(3)
    );
\RGB0_35__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[2]_37\(2),
      I1 => \Delay_bypass_delay_reg[2]_38\(2),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(2)
    );
\RGB0_35__1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[2]_37\(1),
      I1 => \Delay_bypass_delay_reg[2]_38\(1),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(1)
    );
\RGB0_35__1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[2]_37\(0),
      I1 => \Delay_bypass_delay_reg[2]_38\(0),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(0)
    );
\RGB0_35__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[2]_37\(16),
      I1 => \Delay_bypass_delay_reg[2]_38\(16),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(16)
    );
\RGB0_35__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(7),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(7),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(15)
    );
\RGB0_35__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(6),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(6),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(14)
    );
\RGB0_35__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(5),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(5),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(13)
    );
\RGB0_35__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(4),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(4),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(12)
    );
\RGB0_35__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(3),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(3),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(11)
    );
\RGB0_35__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(2),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(2),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(10)
    );
\RGB0_35__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[2][15]_0\(1),
      I1 => \^delay_bypass_delay_reg[2][15]_0\(1),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_2(9)
    );
RGB0_35_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[0]_33\(17),
      I1 => \Delay_bypass_delay_reg[0]_34\(17),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(17)
    );
RGB0_35_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(0),
      I1 => \^q\(0),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(8)
    );
RGB0_35_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[0]_33\(7),
      I1 => \Delay_bypass_delay_reg[0]_34\(7),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(7)
    );
RGB0_35_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[0]_33\(6),
      I1 => \Delay_bypass_delay_reg[0]_34\(6),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(6)
    );
RGB0_35_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[0]_33\(5),
      I1 => \Delay_bypass_delay_reg[0]_34\(5),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(5)
    );
RGB0_35_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[0]_33\(4),
      I1 => \Delay_bypass_delay_reg[0]_34\(4),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(4)
    );
RGB0_35_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[0]_33\(3),
      I1 => \Delay_bypass_delay_reg[0]_34\(3),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(3)
    );
RGB0_35_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[0]_33\(2),
      I1 => \Delay_bypass_delay_reg[0]_34\(2),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(2)
    );
RGB0_35_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[0]_33\(1),
      I1 => \Delay_bypass_delay_reg[0]_34\(1),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(1)
    );
RGB0_35_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[0]_33\(0),
      I1 => \Delay_bypass_delay_reg[0]_34\(0),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(0)
    );
RGB0_35_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay_reg_reg[0]_33\(16),
      I1 => \Delay_bypass_delay_reg[0]_34\(16),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(16)
    );
RGB0_35_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(7),
      I1 => \^q\(7),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(15)
    );
RGB0_35_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(6),
      I1 => \^q\(6),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(14)
    );
RGB0_35_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(5),
      I1 => \^q\(5),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(13)
    );
RGB0_35_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(4),
      I1 => \^q\(4),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(12)
    );
RGB0_35_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(3),
      I1 => \^q\(3),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(11)
    );
RGB0_35_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(2),
      I1 => \^q\(2),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(10)
    );
RGB0_35_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay_reg_reg[0][15]_0\(1),
      I1 => \^q\(1),
      I2 => \RGB0_35__1\,
      O => Clustering_out1_0(9)
    );
\RGB1_35__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[1]_41\(17),
      I1 => \Delay1_bypass_delay_reg[1]_42\(17),
      I2 => RGB2_35,
      O => Clustering_out1_4(17)
    );
\RGB1_35__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[1][15]_0\(0),
      I1 => \^delay1_bypass_delay_reg[1][15]_0\(0),
      I2 => RGB2_35,
      O => Clustering_out1_4(8)
    );
\RGB1_35__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[1]_41\(7),
      I1 => \Delay1_bypass_delay_reg[1]_42\(7),
      I2 => RGB2_35,
      O => Clustering_out1_4(7)
    );
\RGB1_35__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[1]_41\(6),
      I1 => \Delay1_bypass_delay_reg[1]_42\(6),
      I2 => RGB2_35,
      O => Clustering_out1_4(6)
    );
\RGB1_35__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[1]_41\(5),
      I1 => \Delay1_bypass_delay_reg[1]_42\(5),
      I2 => RGB2_35,
      O => Clustering_out1_4(5)
    );
\RGB1_35__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[1]_41\(4),
      I1 => \Delay1_bypass_delay_reg[1]_42\(4),
      I2 => RGB2_35,
      O => Clustering_out1_4(4)
    );
\RGB1_35__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[1]_41\(3),
      I1 => \Delay1_bypass_delay_reg[1]_42\(3),
      I2 => RGB2_35,
      O => Clustering_out1_4(3)
    );
\RGB1_35__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[1]_41\(2),
      I1 => \Delay1_bypass_delay_reg[1]_42\(2),
      I2 => RGB2_35,
      O => Clustering_out1_4(2)
    );
\RGB1_35__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[1]_41\(1),
      I1 => \Delay1_bypass_delay_reg[1]_42\(1),
      I2 => RGB2_35,
      O => Clustering_out1_4(1)
    );
\RGB1_35__0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[1]_41\(0),
      I1 => \Delay1_bypass_delay_reg[1]_42\(0),
      I2 => RGB2_35,
      O => Clustering_out1_4(0)
    );
\RGB1_35__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[1]_41\(16),
      I1 => \Delay1_bypass_delay_reg[1]_42\(16),
      I2 => RGB2_35,
      O => Clustering_out1_4(16)
    );
\RGB1_35__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[1][15]_0\(7),
      I1 => \^delay1_bypass_delay_reg[1][15]_0\(7),
      I2 => RGB2_35,
      O => Clustering_out1_4(15)
    );
\RGB1_35__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[1][15]_0\(6),
      I1 => \^delay1_bypass_delay_reg[1][15]_0\(6),
      I2 => RGB2_35,
      O => Clustering_out1_4(14)
    );
\RGB1_35__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[1][15]_0\(5),
      I1 => \^delay1_bypass_delay_reg[1][15]_0\(5),
      I2 => RGB2_35,
      O => Clustering_out1_4(13)
    );
\RGB1_35__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[1][15]_0\(4),
      I1 => \^delay1_bypass_delay_reg[1][15]_0\(4),
      I2 => RGB2_35,
      O => Clustering_out1_4(12)
    );
\RGB1_35__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[1][15]_0\(3),
      I1 => \^delay1_bypass_delay_reg[1][15]_0\(3),
      I2 => RGB2_35,
      O => Clustering_out1_4(11)
    );
\RGB1_35__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[1][15]_0\(2),
      I1 => \^delay1_bypass_delay_reg[1][15]_0\(2),
      I2 => RGB2_35,
      O => Clustering_out1_4(10)
    );
\RGB1_35__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[1][15]_0\(1),
      I1 => \^delay1_bypass_delay_reg[1][15]_0\(1),
      I2 => RGB2_35,
      O => Clustering_out1_4(9)
    );
\RGB1_35__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[2]_43\(17),
      I1 => \Delay1_bypass_delay_reg[2]_44\(17),
      I2 => RGB2_35,
      O => Clustering_out1_5(17)
    );
\RGB1_35__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[2][15]_0\(0),
      I1 => \^delay1_bypass_delay_reg[2][15]_0\(0),
      I2 => RGB2_35,
      O => Clustering_out1_5(8)
    );
\RGB1_35__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[2]_43\(7),
      I1 => \Delay1_bypass_delay_reg[2]_44\(7),
      I2 => RGB2_35,
      O => Clustering_out1_5(7)
    );
\RGB1_35__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[2]_43\(6),
      I1 => \Delay1_bypass_delay_reg[2]_44\(6),
      I2 => RGB2_35,
      O => Clustering_out1_5(6)
    );
\RGB1_35__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[2]_43\(5),
      I1 => \Delay1_bypass_delay_reg[2]_44\(5),
      I2 => RGB2_35,
      O => Clustering_out1_5(5)
    );
\RGB1_35__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[2]_43\(4),
      I1 => \Delay1_bypass_delay_reg[2]_44\(4),
      I2 => RGB2_35,
      O => Clustering_out1_5(4)
    );
\RGB1_35__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[2]_43\(3),
      I1 => \Delay1_bypass_delay_reg[2]_44\(3),
      I2 => RGB2_35,
      O => Clustering_out1_5(3)
    );
\RGB1_35__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[2]_43\(2),
      I1 => \Delay1_bypass_delay_reg[2]_44\(2),
      I2 => RGB2_35,
      O => Clustering_out1_5(2)
    );
\RGB1_35__1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[2]_43\(1),
      I1 => \Delay1_bypass_delay_reg[2]_44\(1),
      I2 => RGB2_35,
      O => Clustering_out1_5(1)
    );
\RGB1_35__1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[2]_43\(0),
      I1 => \Delay1_bypass_delay_reg[2]_44\(0),
      I2 => RGB2_35,
      O => Clustering_out1_5(0)
    );
\RGB1_35__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[2]_43\(16),
      I1 => \Delay1_bypass_delay_reg[2]_44\(16),
      I2 => RGB2_35,
      O => Clustering_out1_5(16)
    );
\RGB1_35__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[2][15]_0\(7),
      I1 => \^delay1_bypass_delay_reg[2][15]_0\(7),
      I2 => RGB2_35,
      O => Clustering_out1_5(15)
    );
\RGB1_35__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[2][15]_0\(6),
      I1 => \^delay1_bypass_delay_reg[2][15]_0\(6),
      I2 => RGB2_35,
      O => Clustering_out1_5(14)
    );
\RGB1_35__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[2][15]_0\(5),
      I1 => \^delay1_bypass_delay_reg[2][15]_0\(5),
      I2 => RGB2_35,
      O => Clustering_out1_5(13)
    );
\RGB1_35__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[2][15]_0\(4),
      I1 => \^delay1_bypass_delay_reg[2][15]_0\(4),
      I2 => RGB2_35,
      O => Clustering_out1_5(12)
    );
\RGB1_35__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[2][15]_0\(3),
      I1 => \^delay1_bypass_delay_reg[2][15]_0\(3),
      I2 => RGB2_35,
      O => Clustering_out1_5(11)
    );
\RGB1_35__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[2][15]_0\(2),
      I1 => \^delay1_bypass_delay_reg[2][15]_0\(2),
      I2 => RGB2_35,
      O => Clustering_out1_5(10)
    );
\RGB1_35__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[2][15]_0\(1),
      I1 => \^delay1_bypass_delay_reg[2][15]_0\(1),
      I2 => RGB2_35,
      O => Clustering_out1_5(9)
    );
RGB1_35_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[0]_39\(17),
      I1 => \Delay1_bypass_delay_reg[0]_40\(17),
      I2 => RGB2_35,
      O => Clustering_out1_3(17)
    );
RGB1_35_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[0][15]_0\(0),
      I1 => \^delay1_bypass_delay_reg[0][15]_0\(0),
      I2 => RGB2_35,
      O => Clustering_out1_3(8)
    );
RGB1_35_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[0]_39\(7),
      I1 => \Delay1_bypass_delay_reg[0]_40\(7),
      I2 => RGB2_35,
      O => Clustering_out1_3(7)
    );
RGB1_35_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[0]_39\(6),
      I1 => \Delay1_bypass_delay_reg[0]_40\(6),
      I2 => RGB2_35,
      O => Clustering_out1_3(6)
    );
RGB1_35_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[0]_39\(5),
      I1 => \Delay1_bypass_delay_reg[0]_40\(5),
      I2 => RGB2_35,
      O => Clustering_out1_3(5)
    );
RGB1_35_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[0]_39\(4),
      I1 => \Delay1_bypass_delay_reg[0]_40\(4),
      I2 => RGB2_35,
      O => Clustering_out1_3(4)
    );
RGB1_35_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[0]_39\(3),
      I1 => \Delay1_bypass_delay_reg[0]_40\(3),
      I2 => RGB2_35,
      O => Clustering_out1_3(3)
    );
RGB1_35_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[0]_39\(2),
      I1 => \Delay1_bypass_delay_reg[0]_40\(2),
      I2 => RGB2_35,
      O => Clustering_out1_3(2)
    );
RGB1_35_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[0]_39\(1),
      I1 => \Delay1_bypass_delay_reg[0]_40\(1),
      I2 => RGB2_35,
      O => Clustering_out1_3(1)
    );
RGB1_35_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[0]_39\(0),
      I1 => \Delay1_bypass_delay_reg[0]_40\(0),
      I2 => RGB2_35,
      O => Clustering_out1_3(0)
    );
RGB1_35_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay1_reg_reg[0]_39\(16),
      I1 => \Delay1_bypass_delay_reg[0]_40\(16),
      I2 => RGB2_35,
      O => Clustering_out1_3(16)
    );
RGB1_35_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[0][15]_0\(7),
      I1 => \^delay1_bypass_delay_reg[0][15]_0\(7),
      I2 => RGB2_35,
      O => Clustering_out1_3(15)
    );
RGB1_35_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[0][15]_0\(6),
      I1 => \^delay1_bypass_delay_reg[0][15]_0\(6),
      I2 => RGB2_35,
      O => Clustering_out1_3(14)
    );
RGB1_35_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[0][15]_0\(5),
      I1 => \^delay1_bypass_delay_reg[0][15]_0\(5),
      I2 => RGB2_35,
      O => Clustering_out1_3(13)
    );
RGB1_35_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[0][15]_0\(4),
      I1 => \^delay1_bypass_delay_reg[0][15]_0\(4),
      I2 => RGB2_35,
      O => Clustering_out1_3(12)
    );
RGB1_35_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[0][15]_0\(3),
      I1 => \^delay1_bypass_delay_reg[0][15]_0\(3),
      I2 => RGB2_35,
      O => Clustering_out1_3(11)
    );
RGB1_35_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[0][15]_0\(2),
      I1 => \^delay1_bypass_delay_reg[0][15]_0\(2),
      I2 => RGB2_35,
      O => Clustering_out1_3(10)
    );
RGB1_35_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay1_reg_reg[0][15]_0\(1),
      I1 => \^delay1_bypass_delay_reg[0][15]_0\(1),
      I2 => RGB2_35,
      O => Clustering_out1_3(9)
    );
\RGB2_35__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[1]_47\(17),
      I1 => \Delay4_bypass_delay_reg[1]_48\(17),
      I2 => RGB3_35,
      O => Clustering_out1_7(17)
    );
\RGB2_35__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(0),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(0),
      I2 => RGB3_35,
      O => Clustering_out1_7(8)
    );
\RGB2_35__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[1]_47\(7),
      I1 => \Delay4_bypass_delay_reg[1]_48\(7),
      I2 => RGB3_35,
      O => Clustering_out1_7(7)
    );
\RGB2_35__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[1]_47\(6),
      I1 => \Delay4_bypass_delay_reg[1]_48\(6),
      I2 => RGB3_35,
      O => Clustering_out1_7(6)
    );
\RGB2_35__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[1]_47\(5),
      I1 => \Delay4_bypass_delay_reg[1]_48\(5),
      I2 => RGB3_35,
      O => Clustering_out1_7(5)
    );
\RGB2_35__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[1]_47\(4),
      I1 => \Delay4_bypass_delay_reg[1]_48\(4),
      I2 => RGB3_35,
      O => Clustering_out1_7(4)
    );
\RGB2_35__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[1]_47\(3),
      I1 => \Delay4_bypass_delay_reg[1]_48\(3),
      I2 => RGB3_35,
      O => Clustering_out1_7(3)
    );
\RGB2_35__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[1]_47\(2),
      I1 => \Delay4_bypass_delay_reg[1]_48\(2),
      I2 => RGB3_35,
      O => Clustering_out1_7(2)
    );
\RGB2_35__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[1]_47\(1),
      I1 => \Delay4_bypass_delay_reg[1]_48\(1),
      I2 => RGB3_35,
      O => Clustering_out1_7(1)
    );
\RGB2_35__0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[1]_47\(0),
      I1 => \Delay4_bypass_delay_reg[1]_48\(0),
      I2 => RGB3_35,
      O => Clustering_out1_7(0)
    );
\RGB2_35__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[1]_47\(16),
      I1 => \Delay4_bypass_delay_reg[1]_48\(16),
      I2 => RGB3_35,
      O => Clustering_out1_7(16)
    );
\RGB2_35__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(7),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(7),
      I2 => RGB3_35,
      O => Clustering_out1_7(15)
    );
\RGB2_35__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(6),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(6),
      I2 => RGB3_35,
      O => Clustering_out1_7(14)
    );
\RGB2_35__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(5),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(5),
      I2 => RGB3_35,
      O => Clustering_out1_7(13)
    );
\RGB2_35__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(4),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(4),
      I2 => RGB3_35,
      O => Clustering_out1_7(12)
    );
\RGB2_35__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(3),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(3),
      I2 => RGB3_35,
      O => Clustering_out1_7(11)
    );
\RGB2_35__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(2),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(2),
      I2 => RGB3_35,
      O => Clustering_out1_7(10)
    );
\RGB2_35__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[1][15]_0\(1),
      I1 => \^delay4_bypass_delay_reg[1][15]_0\(1),
      I2 => RGB3_35,
      O => Clustering_out1_7(9)
    );
\RGB2_35__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[2]_49\(17),
      I1 => \Delay4_bypass_delay_reg[2]_50\(17),
      I2 => RGB3_35,
      O => Clustering_out1_8(17)
    );
\RGB2_35__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(0),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(0),
      I2 => RGB3_35,
      O => Clustering_out1_8(8)
    );
\RGB2_35__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[2]_49\(7),
      I1 => \Delay4_bypass_delay_reg[2]_50\(7),
      I2 => RGB3_35,
      O => Clustering_out1_8(7)
    );
\RGB2_35__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[2]_49\(6),
      I1 => \Delay4_bypass_delay_reg[2]_50\(6),
      I2 => RGB3_35,
      O => Clustering_out1_8(6)
    );
\RGB2_35__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[2]_49\(5),
      I1 => \Delay4_bypass_delay_reg[2]_50\(5),
      I2 => RGB3_35,
      O => Clustering_out1_8(5)
    );
\RGB2_35__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[2]_49\(4),
      I1 => \Delay4_bypass_delay_reg[2]_50\(4),
      I2 => RGB3_35,
      O => Clustering_out1_8(4)
    );
\RGB2_35__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[2]_49\(3),
      I1 => \Delay4_bypass_delay_reg[2]_50\(3),
      I2 => RGB3_35,
      O => Clustering_out1_8(3)
    );
\RGB2_35__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[2]_49\(2),
      I1 => \Delay4_bypass_delay_reg[2]_50\(2),
      I2 => RGB3_35,
      O => Clustering_out1_8(2)
    );
\RGB2_35__1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[2]_49\(1),
      I1 => \Delay4_bypass_delay_reg[2]_50\(1),
      I2 => RGB3_35,
      O => Clustering_out1_8(1)
    );
\RGB2_35__1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[2]_49\(0),
      I1 => \Delay4_bypass_delay_reg[2]_50\(0),
      I2 => RGB3_35,
      O => Clustering_out1_8(0)
    );
\RGB2_35__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[2]_49\(16),
      I1 => \Delay4_bypass_delay_reg[2]_50\(16),
      I2 => RGB3_35,
      O => Clustering_out1_8(16)
    );
\RGB2_35__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(7),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(7),
      I2 => RGB3_35,
      O => Clustering_out1_8(15)
    );
\RGB2_35__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(6),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(6),
      I2 => RGB3_35,
      O => Clustering_out1_8(14)
    );
\RGB2_35__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(5),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(5),
      I2 => RGB3_35,
      O => Clustering_out1_8(13)
    );
\RGB2_35__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(4),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(4),
      I2 => RGB3_35,
      O => Clustering_out1_8(12)
    );
\RGB2_35__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(3),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(3),
      I2 => RGB3_35,
      O => Clustering_out1_8(11)
    );
\RGB2_35__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(2),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(2),
      I2 => RGB3_35,
      O => Clustering_out1_8(10)
    );
\RGB2_35__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[2][15]_0\(1),
      I1 => \^delay4_bypass_delay_reg[2][15]_0\(1),
      I2 => RGB3_35,
      O => Clustering_out1_8(9)
    );
RGB2_35_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[0]_45\(17),
      I1 => \Delay4_bypass_delay_reg[0]_46\(17),
      I2 => RGB2_35,
      O => Clustering_out1_6(17)
    );
RGB2_35_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(0),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(0),
      I2 => RGB2_35,
      O => Clustering_out1_6(8)
    );
RGB2_35_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[0]_45\(7),
      I1 => \Delay4_bypass_delay_reg[0]_46\(7),
      I2 => RGB2_35,
      O => Clustering_out1_6(7)
    );
RGB2_35_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[0]_45\(6),
      I1 => \Delay4_bypass_delay_reg[0]_46\(6),
      I2 => RGB3_35,
      O => Clustering_out1_6(6)
    );
RGB2_35_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[0]_45\(5),
      I1 => \Delay4_bypass_delay_reg[0]_46\(5),
      I2 => RGB3_35,
      O => Clustering_out1_6(5)
    );
RGB2_35_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[0]_45\(4),
      I1 => \Delay4_bypass_delay_reg[0]_46\(4),
      I2 => RGB3_35,
      O => Clustering_out1_6(4)
    );
RGB2_35_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[0]_45\(3),
      I1 => \Delay4_bypass_delay_reg[0]_46\(3),
      I2 => RGB3_35,
      O => Clustering_out1_6(3)
    );
RGB2_35_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[0]_45\(2),
      I1 => \Delay4_bypass_delay_reg[0]_46\(2),
      I2 => RGB3_35,
      O => Clustering_out1_6(2)
    );
RGB2_35_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[0]_45\(1),
      I1 => \Delay4_bypass_delay_reg[0]_46\(1),
      I2 => RGB3_35,
      O => Clustering_out1_6(1)
    );
RGB2_35_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[0]_45\(0),
      I1 => \Delay4_bypass_delay_reg[0]_46\(0),
      I2 => RGB3_35,
      O => Clustering_out1_6(0)
    );
RGB2_35_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay4_reg_reg[0]_45\(16),
      I1 => \Delay4_bypass_delay_reg[0]_46\(16),
      I2 => RGB2_35,
      O => Clustering_out1_6(16)
    );
RGB2_35_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(7),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(7),
      I2 => RGB2_35,
      O => Clustering_out1_6(15)
    );
RGB2_35_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(6),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(6),
      I2 => RGB2_35,
      O => Clustering_out1_6(14)
    );
RGB2_35_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(5),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(5),
      I2 => RGB2_35,
      O => Clustering_out1_6(13)
    );
RGB2_35_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(4),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(4),
      I2 => RGB2_35,
      O => Clustering_out1_6(12)
    );
RGB2_35_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(3),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(3),
      I2 => RGB2_35,
      O => Clustering_out1_6(11)
    );
RGB2_35_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(2),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(2),
      I2 => RGB2_35,
      O => Clustering_out1_6(10)
    );
RGB2_35_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay4_reg_reg[0][15]_0\(1),
      I1 => \^delay4_bypass_delay_reg[0][15]_0\(1),
      I2 => RGB2_35,
      O => Clustering_out1_6(9)
    );
\RGB3_35__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[1]_53\(17),
      I1 => \Delay5_bypass_delay_reg[1]_54\(17),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(17)
    );
\RGB3_35__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[1][15]_0\(0),
      I1 => \^delay5_bypass_delay_reg[1][15]_0\(0),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(8)
    );
\RGB3_35__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[1]_53\(7),
      I1 => \Delay5_bypass_delay_reg[1]_54\(7),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(7)
    );
\RGB3_35__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[1]_53\(6),
      I1 => \Delay5_bypass_delay_reg[1]_54\(6),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(6)
    );
\RGB3_35__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[1]_53\(5),
      I1 => \Delay5_bypass_delay_reg[1]_54\(5),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(5)
    );
\RGB3_35__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[1]_53\(4),
      I1 => \Delay5_bypass_delay_reg[1]_54\(4),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(4)
    );
\RGB3_35__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[1]_53\(3),
      I1 => \Delay5_bypass_delay_reg[1]_54\(3),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(3)
    );
\RGB3_35__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[1]_53\(2),
      I1 => \Delay5_bypass_delay_reg[1]_54\(2),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(2)
    );
\RGB3_35__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[1]_53\(1),
      I1 => \Delay5_bypass_delay_reg[1]_54\(1),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(1)
    );
\RGB3_35__0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[1]_53\(0),
      I1 => \Delay5_bypass_delay_reg[1]_54\(0),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(0)
    );
\RGB3_35__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[1]_53\(16),
      I1 => \Delay5_bypass_delay_reg[1]_54\(16),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(16)
    );
\RGB3_35__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[1][15]_0\(7),
      I1 => \^delay5_bypass_delay_reg[1][15]_0\(7),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(15)
    );
\RGB3_35__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[1][15]_0\(6),
      I1 => \^delay5_bypass_delay_reg[1][15]_0\(6),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(14)
    );
\RGB3_35__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[1][15]_0\(5),
      I1 => \^delay5_bypass_delay_reg[1][15]_0\(5),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(13)
    );
\RGB3_35__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[1][15]_0\(4),
      I1 => \^delay5_bypass_delay_reg[1][15]_0\(4),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(12)
    );
\RGB3_35__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[1][15]_0\(3),
      I1 => \^delay5_bypass_delay_reg[1][15]_0\(3),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(11)
    );
\RGB3_35__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[1][15]_0\(2),
      I1 => \^delay5_bypass_delay_reg[1][15]_0\(2),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(10)
    );
\RGB3_35__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[1][15]_0\(1),
      I1 => \^delay5_bypass_delay_reg[1][15]_0\(1),
      I2 => RGB3_35_0,
      O => Clustering_out1_10(9)
    );
\RGB3_35__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[2]_55\(17),
      I1 => \Delay5_bypass_delay_reg[2]_56\(17),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(17)
    );
\RGB3_35__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[2][15]_0\(0),
      I1 => \^delay5_bypass_delay_reg[2][15]_0\(0),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(8)
    );
\RGB3_35__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[2]_55\(7),
      I1 => \Delay5_bypass_delay_reg[2]_56\(7),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(7)
    );
\RGB3_35__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[2]_55\(6),
      I1 => \Delay5_bypass_delay_reg[2]_56\(6),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(6)
    );
\RGB3_35__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[2]_55\(5),
      I1 => \Delay5_bypass_delay_reg[2]_56\(5),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(5)
    );
\RGB3_35__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[2]_55\(4),
      I1 => \Delay5_bypass_delay_reg[2]_56\(4),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(4)
    );
\RGB3_35__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[2]_55\(3),
      I1 => \Delay5_bypass_delay_reg[2]_56\(3),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(3)
    );
\RGB3_35__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[2]_55\(2),
      I1 => \Delay5_bypass_delay_reg[2]_56\(2),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(2)
    );
\RGB3_35__1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[2]_55\(1),
      I1 => \Delay5_bypass_delay_reg[2]_56\(1),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(1)
    );
\RGB3_35__1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[2]_55\(0),
      I1 => \Delay5_bypass_delay_reg[2]_56\(0),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(0)
    );
\RGB3_35__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[2]_55\(16),
      I1 => \Delay5_bypass_delay_reg[2]_56\(16),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(16)
    );
\RGB3_35__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[2][15]_0\(7),
      I1 => \^delay5_bypass_delay_reg[2][15]_0\(7),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(15)
    );
\RGB3_35__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[2][15]_0\(6),
      I1 => \^delay5_bypass_delay_reg[2][15]_0\(6),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(14)
    );
\RGB3_35__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[2][15]_0\(5),
      I1 => \^delay5_bypass_delay_reg[2][15]_0\(5),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(13)
    );
\RGB3_35__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[2][15]_0\(4),
      I1 => \^delay5_bypass_delay_reg[2][15]_0\(4),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(12)
    );
\RGB3_35__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[2][15]_0\(3),
      I1 => \^delay5_bypass_delay_reg[2][15]_0\(3),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(11)
    );
\RGB3_35__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[2][15]_0\(2),
      I1 => \^delay5_bypass_delay_reg[2][15]_0\(2),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(10)
    );
\RGB3_35__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[2][15]_0\(1),
      I1 => \^delay5_bypass_delay_reg[2][15]_0\(1),
      I2 => RGB3_35_0,
      O => Clustering_out1_11(9)
    );
RGB3_35_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[0]_51\(17),
      I1 => \Delay5_bypass_delay_reg[0]_52\(17),
      I2 => RGB3_35,
      O => Clustering_out1_9(17)
    );
RGB3_35_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[0][15]_0\(0),
      I1 => \^delay5_bypass_delay_reg[0][15]_0\(0),
      I2 => RGB3_35_0,
      O => Clustering_out1_9(8)
    );
RGB3_35_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[0]_51\(7),
      I1 => \Delay5_bypass_delay_reg[0]_52\(7),
      I2 => RGB3_35_0,
      O => Clustering_out1_9(7)
    );
RGB3_35_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[0]_51\(6),
      I1 => \Delay5_bypass_delay_reg[0]_52\(6),
      I2 => RGB3_35_0,
      O => Clustering_out1_9(6)
    );
RGB3_35_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[0]_51\(5),
      I1 => \Delay5_bypass_delay_reg[0]_52\(5),
      I2 => RGB3_35_0,
      O => Clustering_out1_9(5)
    );
RGB3_35_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[0]_51\(4),
      I1 => \Delay5_bypass_delay_reg[0]_52\(4),
      I2 => RGB3_35_0,
      O => Clustering_out1_9(4)
    );
RGB3_35_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[0]_51\(3),
      I1 => \Delay5_bypass_delay_reg[0]_52\(3),
      I2 => RGB3_35_0,
      O => Clustering_out1_9(3)
    );
RGB3_35_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[0]_51\(2),
      I1 => \Delay5_bypass_delay_reg[0]_52\(2),
      I2 => RGB3_35_0,
      O => Clustering_out1_9(2)
    );
RGB3_35_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[0]_51\(1),
      I1 => \Delay5_bypass_delay_reg[0]_52\(1),
      I2 => RGB3_35_0,
      O => Clustering_out1_9(1)
    );
RGB3_35_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[0]_51\(0),
      I1 => \Delay5_bypass_delay_reg[0]_52\(0),
      I2 => RGB3_35_0,
      O => Clustering_out1_9(0)
    );
RGB3_35_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \Delay5_reg_reg[0]_51\(16),
      I1 => \Delay5_bypass_delay_reg[0]_52\(16),
      I2 => RGB3_35,
      O => Clustering_out1_9(16)
    );
RGB3_35_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[0][15]_0\(7),
      I1 => \^delay5_bypass_delay_reg[0][15]_0\(7),
      I2 => RGB3_35,
      O => Clustering_out1_9(15)
    );
RGB3_35_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[0][15]_0\(6),
      I1 => \^delay5_bypass_delay_reg[0][15]_0\(6),
      I2 => RGB3_35,
      O => Clustering_out1_9(14)
    );
RGB3_35_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[0][15]_0\(5),
      I1 => \^delay5_bypass_delay_reg[0][15]_0\(5),
      I2 => RGB3_35,
      O => Clustering_out1_9(13)
    );
RGB3_35_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[0][15]_0\(4),
      I1 => \^delay5_bypass_delay_reg[0][15]_0\(4),
      I2 => RGB3_35,
      O => Clustering_out1_9(12)
    );
RGB3_35_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[0][15]_0\(3),
      I1 => \^delay5_bypass_delay_reg[0][15]_0\(3),
      I2 => RGB3_35_0,
      O => Clustering_out1_9(11)
    );
RGB3_35_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[0][15]_0\(2),
      I1 => \^delay5_bypass_delay_reg[0][15]_0\(2),
      I2 => RGB3_35_0,
      O => Clustering_out1_9(10)
    );
RGB3_35_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^delay5_reg_reg[0][15]_0\(1),
      I1 => \^delay5_bypass_delay_reg[0][15]_0\(1),
      I2 => RGB3_35_0,
      O => Clustering_out1_9(9)
    );
u_MATLAB_Function: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_MATLAB_Function
     port map (
      A(17 downto 0) => Clustering_out1_0(17 downto 0),
      D(17) => u_MATLAB_Function_n_0,
      D(16 downto 0) => RGB3_0(16 downto 0),
      \Delay1_reg_reg[2][0]\ => \Delay1_reg[0][17]_i_5_n_0\,
      \Delay4_reg_reg[2][17]\ => \Delay_reg[0][17]_i_7_n_0\,
      \Delay4_reg_reg[2][17]_0\ => \Delay4_reg[0][17]_i_2_n_0\,
      \Delay5_reg_reg[0][17]\ => \Delay5_reg[0][17]_i_2_n_0\,
      \Delay5_reg_reg[1][17]\ => \Delay_reg[1][16]_i_2_n_0\,
      \Delay5_reg_reg[2][17]\ => \Delay_reg[2][16]_i_2_n_0\,
      \Delay_reg_reg[0][16]\ => \Delay_reg[0][16]_i_2_n_0\,
      \Delay_reg_reg[0][17]\(17 downto 0) => RGB0_0(17 downto 0),
      \Delay_reg_reg[2][17]\ => \Delay_reg[0][17]_i_3_n_0\,
      \HDL_Counter_out1_reg[0]\(17) => u_MATLAB_Function_n_18,
      \HDL_Counter_out1_reg[0]\(16 downto 0) => RGB3_1(16 downto 0),
      \HDL_Counter_out1_reg[0]_0\(17) => u_MATLAB_Function_n_36,
      \HDL_Counter_out1_reg[0]_0\(16 downto 0) => RGB3_2(16 downto 0),
      \RGB0_35__0_0\(17 downto 0) => Clustering_out1_1(17 downto 0),
      \RGB0_35__1_0\(17 downto 0) => Clustering_out1_2(17 downto 0),
      RGB1_34_0(17 downto 0) => RGB1_0(17 downto 0),
      \RGB1_34__0_0\(17 downto 0) => RGB1_1(17 downto 0),
      \RGB1_34__1_0\(17 downto 0) => RGB1_2(17 downto 0),
      RGB1_35_0(17 downto 0) => Clustering_out1_3(17 downto 0),
      \RGB1_35__0_0\(17 downto 0) => Clustering_out1_4(17 downto 0),
      \RGB1_35__1_0\(17 downto 0) => Clustering_out1_5(17 downto 0),
      RGB2_35_0(17 downto 0) => Clustering_out1_6(17 downto 0),
      \RGB2_35__0_0\(17 downto 0) => Clustering_out1_7(17 downto 0),
      \RGB2_35__1_0\(17 downto 0) => Clustering_out1_8(17 downto 0),
      RGB3_34_0(7 downto 0) => RGB3_34(7 downto 0),
      \RGB3_34__0_0\(7 downto 0) => \RGB3_34__0\(7 downto 0),
      \RGB3_34__1_0\(7 downto 0) => \RGB3_34__1\(7 downto 0),
      RGB3_35_0(17 downto 0) => Clustering_out1_9(17 downto 0),
      \RGB3_35__0_0\(17 downto 0) => Clustering_out1_10(17 downto 0),
      \RGB3_35__1_0\(17 downto 0) => Clustering_out1_11(17 downto 0),
      \vStart_reg_reg[7]\(17 downto 0) => RGB2_2(17 downto 0),
      \vStart_reg_reg[7]_0\(17 downto 0) => RGB2_1(17 downto 0),
      \vStart_reg_reg[7]_1\(17 downto 0) => RGB2_0(17 downto 0),
      \vStart_reg_reg[7]_2\(17 downto 0) => RGB0_2(17 downto 0),
      \vStart_reg_reg[7]_3\(17 downto 0) => RGB0_1(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Color_Space_Converter is
  port (
    hEnd_reg_reg_c_5 : out STD_LOGIC;
    hEnd_reg_reg_c_6 : out STD_LOGIC;
    \vStart_reg_reg[7]\ : out STD_LOGIC;
    Color_Space_Converter_out2_valid : out STD_LOGIC;
    validOut_1_reg_rep : out STD_LOGIC;
    \validOut_1_reg_rep__0\ : out STD_LOGIC;
    \validOut_1_reg_rep__1\ : out STD_LOGIC;
    \validOut_1_reg_rep__2\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cb_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cr_1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Y_1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cr_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cr_1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cb_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cb_1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Y_1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cr_1_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cr_1_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cb_1_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cb_1_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_1_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Y_1_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cr_1_reg[7]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cr_1_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cb_1_reg[7]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cb_1_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_1_reg[7]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Y_1_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cr_1_reg[7]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cr_1_reg[7]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Cb_1_reg[7]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Cb_1_reg[7]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    top_user_ctrl_valid_1 : in STD_LOGIC;
    top_user_ctrl_vStart_1 : in STD_LOGIC;
    Product_out1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Product_out1_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add3_out1_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Add4_out1_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \multiOutDelay13_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay12_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay21_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay33_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay31_reg_reg[1][24]\ : in STD_LOGIC;
    Product_out1_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add3_out1_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Product_out1_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add3_out1_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Product_out1_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add3_out1_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Product_out1_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Add3_out1_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \In1Reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Color_Space_Converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Color_Space_Converter is
  signal In1Reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal In2Reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal In3Reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hEndInReg_reg_c_n_0 : STD_LOGIC;
begin
\In1Reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(16),
      Q => In1Reg(0)
    );
\In1Reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(17),
      Q => In1Reg(1)
    );
\In1Reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(18),
      Q => In1Reg(2)
    );
\In1Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(19),
      Q => In1Reg(3)
    );
\In1Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(20),
      Q => In1Reg(4)
    );
\In1Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(21),
      Q => In1Reg(5)
    );
\In1Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(22),
      Q => In1Reg(6)
    );
\In1Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(23),
      Q => In1Reg(7)
    );
\In2Reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(8),
      Q => In2Reg(0)
    );
\In2Reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(9),
      Q => In2Reg(1)
    );
\In2Reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(10),
      Q => In2Reg(2)
    );
\In2Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(11),
      Q => In2Reg(3)
    );
\In2Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(12),
      Q => In2Reg(4)
    );
\In2Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(13),
      Q => In2Reg(5)
    );
\In2Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(14),
      Q => In2Reg(6)
    );
\In2Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(15),
      Q => In2Reg(7)
    );
\In3Reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(0),
      Q => In3Reg(0)
    );
\In3Reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(1),
      Q => In3Reg(1)
    );
\In3Reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(2),
      Q => In3Reg(2)
    );
\In3Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(3),
      Q => In3Reg(3)
    );
\In3Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(4),
      Q => In3Reg(4)
    );
\In3Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(5),
      Q => In3Reg(5)
    );
\In3Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(6),
      Q => In3Reg(6)
    );
\In3Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(7),
      Q => In3Reg(7)
    );
hEndInReg_reg_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => '1',
      Q => hEndInReg_reg_c_n_0
    );
u_rgb2ycbcrNet_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_RGB2YCbCrCore
     port map (
      A(7 downto 0) => A(7 downto 0),
      Add3_out1(7 downto 0) => Add3_out1(7 downto 0),
      Add3_out1_0(7 downto 0) => Add3_out1_0(7 downto 0),
      Add3_out1_1(7 downto 0) => Add3_out1_1(7 downto 0),
      Add3_out1_10(0) => Add3_out1_10(0),
      Add3_out1_2(7 downto 0) => Add3_out1_2(7 downto 0),
      Add3_out1_3(7 downto 0) => Add3_out1_3(7 downto 0),
      Add3_out1_4(7 downto 0) => Add3_out1_4(7 downto 0),
      Add3_out1_5(7 downto 0) => Add3_out1_5(7 downto 0),
      Add3_out1_6(7 downto 0) => Add3_out1_6(7 downto 0),
      Add3_out1_7(0) => Add3_out1_7(0),
      Add3_out1_8(0) => Add3_out1_8(0),
      Add3_out1_9(0) => Add3_out1_9(0),
      Add4_out1(7 downto 0) => Add4_out1(7 downto 0),
      Add4_out1_0(7 downto 0) => Add4_out1_0(7 downto 0),
      Add4_out1_1(7 downto 0) => Add4_out1_1(7 downto 0),
      Add4_out1_10(0) => Add4_out1_10(0),
      Add4_out1_2(7 downto 0) => Add4_out1_2(7 downto 0),
      Add4_out1_3(7 downto 0) => Add4_out1_3(7 downto 0),
      Add4_out1_4(7 downto 0) => Add4_out1_4(7 downto 0),
      Add4_out1_5(7 downto 0) => Add4_out1_5(7 downto 0),
      Add4_out1_6(7 downto 0) => Add4_out1_6(7 downto 0),
      Add4_out1_7(0) => Add4_out1_7(0),
      Add4_out1_8(0) => Add4_out1_8(0),
      Add4_out1_9(0) => Add4_out1_9(0),
      \Cb_1_reg[7]_0\(7 downto 0) => \Cb_1_reg[7]\(7 downto 0),
      \Cb_1_reg[7]_1\(7 downto 0) => \Cb_1_reg[7]_0\(7 downto 0),
      \Cb_1_reg[7]_2\(0) => \Cb_1_reg[7]_1\(0),
      \Cb_1_reg[7]_3\(7 downto 0) => \Cb_1_reg[7]_2\(7 downto 0),
      \Cb_1_reg[7]_4\(0) => \Cb_1_reg[7]_3\(0),
      \Cb_1_reg[7]_5\(7 downto 0) => \Cb_1_reg[7]_4\(7 downto 0),
      \Cb_1_reg[7]_6\(0) => \Cb_1_reg[7]_5\(0),
      \Cb_1_reg[7]_7\(7 downto 0) => \Cb_1_reg[7]_6\(7 downto 0),
      \Cb_1_reg[7]_8\(0) => \Cb_1_reg[7]_7\(0),
      Color_Space_Converter_out2_valid => Color_Space_Converter_out2_valid,
      \Cr_1_reg[7]_0\(7 downto 0) => \Cr_1_reg[7]\(7 downto 0),
      \Cr_1_reg[7]_1\(7 downto 0) => \Cr_1_reg[7]_0\(7 downto 0),
      \Cr_1_reg[7]_2\(0) => \Cr_1_reg[7]_1\(0),
      \Cr_1_reg[7]_3\(7 downto 0) => \Cr_1_reg[7]_2\(7 downto 0),
      \Cr_1_reg[7]_4\(0) => \Cr_1_reg[7]_3\(0),
      \Cr_1_reg[7]_5\(7 downto 0) => \Cr_1_reg[7]_4\(7 downto 0),
      \Cr_1_reg[7]_6\(0) => \Cr_1_reg[7]_5\(0),
      \Cr_1_reg[7]_7\(7 downto 0) => \Cr_1_reg[7]_6\(7 downto 0),
      \Cr_1_reg[7]_8\(0) => \Cr_1_reg[7]_7\(0),
      E(0) => E(0),
      IPCORE_CLK => IPCORE_CLK,
      Product_out1(7 downto 0) => Product_out1(7 downto 0),
      Product_out1_0(7 downto 0) => Product_out1_0(7 downto 0),
      Product_out1_1(7 downto 0) => Product_out1_1(7 downto 0),
      Product_out1_10(0) => Product_out1_10(0),
      Product_out1_2(7 downto 0) => Product_out1_2(7 downto 0),
      Product_out1_3(7 downto 0) => Product_out1_3(7 downto 0),
      Product_out1_4(7 downto 0) => Product_out1_4(7 downto 0),
      Product_out1_5(7 downto 0) => Product_out1_5(7 downto 0),
      Product_out1_6(7 downto 0) => Product_out1_6(7 downto 0),
      Product_out1_7(0) => Product_out1_7(0),
      Product_out1_8(0) => Product_out1_8(0),
      Product_out1_9(0) => Product_out1_9(0),
      Q(7 downto 0) => Q(7 downto 0),
      \Y_1_reg[7]_0\(0) => \Y_1_reg[7]\(0),
      \Y_1_reg[7]_1\(7 downto 0) => \Y_1_reg[7]_0\(7 downto 0),
      \Y_1_reg[7]_2\(0) => \Y_1_reg[7]_1\(0),
      \Y_1_reg[7]_3\(7 downto 0) => \Y_1_reg[7]_2\(7 downto 0),
      \Y_1_reg[7]_4\(0) => \Y_1_reg[7]_3\(0),
      \Y_1_reg[7]_5\(7 downto 0) => \Y_1_reg[7]_4\(7 downto 0),
      \Y_1_reg[7]_6\(0) => \Y_1_reg[7]_5\(0),
      hEnd_reg_reg_c_5_0 => hEnd_reg_reg_c_5,
      hEnd_reg_reg_c_6_0 => hEnd_reg_reg_c_6,
      hEnd_reg_reg_c_7 => hEndInReg_reg_c_n_0,
      \multiInDelay11_reg_reg[0][7]_0\(7 downto 0) => In1Reg(7 downto 0),
      \multiInDelay12_reg_reg[0][7]_0\(7 downto 0) => In2Reg(7 downto 0),
      \multiInDelay13_reg_reg[0][7]_0\(7 downto 0) => In3Reg(7 downto 0),
      \multiOutDelay11_reg_reg[1][24]_0\ => \multiOutDelay11_reg_reg[1][24]\,
      \multiOutDelay12_reg_reg[1][24]_0\ => \multiOutDelay12_reg_reg[1][24]\,
      \multiOutDelay13_reg_reg[1][24]_0\ => \multiOutDelay13_reg_reg[1][24]\,
      \multiOutDelay21_reg_reg[1][24]_0\ => \multiOutDelay21_reg_reg[1][24]\,
      \multiOutDelay22_reg_reg[1][24]_0\ => \multiOutDelay22_reg_reg[1][24]\,
      \multiOutDelay23_reg_reg[1][24]_0\ => \multiOutDelay23_reg_reg[1][24]\,
      \multiOutDelay31_reg_reg[1][24]_0\ => \multiOutDelay31_reg_reg[1][24]\,
      \multiOutDelay32_reg_reg[1][24]_0\ => \multiOutDelay32_reg_reg[1][24]\,
      \multiOutDelay33_reg_reg[1][24]_0\ => \multiOutDelay33_reg_reg[1][24]\,
      reset_out => reset_out,
      top_user_ctrl_vStart_1 => top_user_ctrl_vStart_1,
      top_user_ctrl_valid_1 => top_user_ctrl_valid_1,
      \vStart_reg_reg[7]_0\ => \vStart_reg_reg[7]\,
      validOut_1_reg_rep_0 => validOut_1_reg_rep,
      \validOut_1_reg_rep__0_0\ => \validOut_1_reg_rep__0\,
      \validOut_1_reg_rep__1_0\ => \validOut_1_reg_rep__1\,
      \validOut_1_reg_rep__2_0\ => \validOut_1_reg_rep__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Comparisons is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Add4_out1_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add3_out1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add4_out1_1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Product_out1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add3_out1_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add4_out1_2 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Product_out1_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add3_out1_1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add4_out1_3 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Product_out1_1 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add3_out1_2 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Add4_out1_4 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Comparisons;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Comparisons is
  signal \^add4_out1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Switch1_out1 : STD_LOGIC_VECTOR ( 35 downto 1 );
  signal Switch2_out1 : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal u_SSE1_n_0 : STD_LOGIC;
  signal u_SSE1_n_1 : STD_LOGIC;
  signal u_SSE1_n_10 : STD_LOGIC;
  signal u_SSE1_n_11 : STD_LOGIC;
  signal u_SSE1_n_12 : STD_LOGIC;
  signal u_SSE1_n_13 : STD_LOGIC;
  signal u_SSE1_n_14 : STD_LOGIC;
  signal u_SSE1_n_15 : STD_LOGIC;
  signal u_SSE1_n_16 : STD_LOGIC;
  signal u_SSE1_n_17 : STD_LOGIC;
  signal u_SSE1_n_18 : STD_LOGIC;
  signal u_SSE1_n_19 : STD_LOGIC;
  signal u_SSE1_n_2 : STD_LOGIC;
  signal u_SSE1_n_20 : STD_LOGIC;
  signal u_SSE1_n_21 : STD_LOGIC;
  signal u_SSE1_n_22 : STD_LOGIC;
  signal u_SSE1_n_23 : STD_LOGIC;
  signal u_SSE1_n_24 : STD_LOGIC;
  signal u_SSE1_n_25 : STD_LOGIC;
  signal u_SSE1_n_26 : STD_LOGIC;
  signal u_SSE1_n_27 : STD_LOGIC;
  signal u_SSE1_n_28 : STD_LOGIC;
  signal u_SSE1_n_29 : STD_LOGIC;
  signal u_SSE1_n_3 : STD_LOGIC;
  signal u_SSE1_n_30 : STD_LOGIC;
  signal u_SSE1_n_31 : STD_LOGIC;
  signal u_SSE1_n_32 : STD_LOGIC;
  signal u_SSE1_n_33 : STD_LOGIC;
  signal u_SSE1_n_34 : STD_LOGIC;
  signal u_SSE1_n_35 : STD_LOGIC;
  signal u_SSE1_n_36 : STD_LOGIC;
  signal u_SSE1_n_37 : STD_LOGIC;
  signal u_SSE1_n_4 : STD_LOGIC;
  signal u_SSE1_n_5 : STD_LOGIC;
  signal u_SSE1_n_6 : STD_LOGIC;
  signal u_SSE1_n_7 : STD_LOGIC;
  signal u_SSE1_n_8 : STD_LOGIC;
  signal u_SSE1_n_9 : STD_LOGIC;
  signal u_SSE2_n_0 : STD_LOGIC;
  signal u_SSE2_n_1 : STD_LOGIC;
  signal u_SSE2_n_10 : STD_LOGIC;
  signal u_SSE2_n_11 : STD_LOGIC;
  signal u_SSE2_n_12 : STD_LOGIC;
  signal u_SSE2_n_13 : STD_LOGIC;
  signal u_SSE2_n_14 : STD_LOGIC;
  signal u_SSE2_n_15 : STD_LOGIC;
  signal u_SSE2_n_16 : STD_LOGIC;
  signal u_SSE2_n_17 : STD_LOGIC;
  signal u_SSE2_n_18 : STD_LOGIC;
  signal u_SSE2_n_19 : STD_LOGIC;
  signal u_SSE2_n_2 : STD_LOGIC;
  signal u_SSE2_n_20 : STD_LOGIC;
  signal u_SSE2_n_21 : STD_LOGIC;
  signal u_SSE2_n_22 : STD_LOGIC;
  signal u_SSE2_n_23 : STD_LOGIC;
  signal u_SSE2_n_24 : STD_LOGIC;
  signal u_SSE2_n_25 : STD_LOGIC;
  signal u_SSE2_n_26 : STD_LOGIC;
  signal u_SSE2_n_27 : STD_LOGIC;
  signal u_SSE2_n_28 : STD_LOGIC;
  signal u_SSE2_n_29 : STD_LOGIC;
  signal u_SSE2_n_3 : STD_LOGIC;
  signal u_SSE2_n_30 : STD_LOGIC;
  signal u_SSE2_n_31 : STD_LOGIC;
  signal u_SSE2_n_32 : STD_LOGIC;
  signal u_SSE2_n_33 : STD_LOGIC;
  signal u_SSE2_n_34 : STD_LOGIC;
  signal u_SSE2_n_35 : STD_LOGIC;
  signal u_SSE2_n_36 : STD_LOGIC;
  signal u_SSE2_n_37 : STD_LOGIC;
  signal u_SSE2_n_38 : STD_LOGIC;
  signal u_SSE2_n_39 : STD_LOGIC;
  signal u_SSE2_n_4 : STD_LOGIC;
  signal u_SSE2_n_40 : STD_LOGIC;
  signal u_SSE2_n_41 : STD_LOGIC;
  signal u_SSE2_n_43 : STD_LOGIC;
  signal u_SSE2_n_44 : STD_LOGIC;
  signal u_SSE2_n_45 : STD_LOGIC;
  signal u_SSE2_n_46 : STD_LOGIC;
  signal u_SSE2_n_47 : STD_LOGIC;
  signal u_SSE2_n_48 : STD_LOGIC;
  signal u_SSE2_n_49 : STD_LOGIC;
  signal u_SSE2_n_5 : STD_LOGIC;
  signal u_SSE2_n_50 : STD_LOGIC;
  signal u_SSE2_n_51 : STD_LOGIC;
  signal u_SSE2_n_52 : STD_LOGIC;
  signal u_SSE2_n_53 : STD_LOGIC;
  signal u_SSE2_n_54 : STD_LOGIC;
  signal u_SSE2_n_55 : STD_LOGIC;
  signal u_SSE2_n_56 : STD_LOGIC;
  signal u_SSE2_n_6 : STD_LOGIC;
  signal u_SSE2_n_7 : STD_LOGIC;
  signal u_SSE2_n_8 : STD_LOGIC;
  signal u_SSE2_n_9 : STD_LOGIC;
  signal u_SSE3_n_0 : STD_LOGIC;
  signal u_SSE3_n_1 : STD_LOGIC;
  signal u_SSE3_n_10 : STD_LOGIC;
  signal u_SSE3_n_11 : STD_LOGIC;
  signal u_SSE3_n_12 : STD_LOGIC;
  signal u_SSE3_n_13 : STD_LOGIC;
  signal u_SSE3_n_14 : STD_LOGIC;
  signal u_SSE3_n_15 : STD_LOGIC;
  signal u_SSE3_n_16 : STD_LOGIC;
  signal u_SSE3_n_17 : STD_LOGIC;
  signal u_SSE3_n_18 : STD_LOGIC;
  signal u_SSE3_n_19 : STD_LOGIC;
  signal u_SSE3_n_2 : STD_LOGIC;
  signal u_SSE3_n_20 : STD_LOGIC;
  signal u_SSE3_n_21 : STD_LOGIC;
  signal u_SSE3_n_22 : STD_LOGIC;
  signal u_SSE3_n_23 : STD_LOGIC;
  signal u_SSE3_n_24 : STD_LOGIC;
  signal u_SSE3_n_25 : STD_LOGIC;
  signal u_SSE3_n_26 : STD_LOGIC;
  signal u_SSE3_n_27 : STD_LOGIC;
  signal u_SSE3_n_28 : STD_LOGIC;
  signal u_SSE3_n_29 : STD_LOGIC;
  signal u_SSE3_n_3 : STD_LOGIC;
  signal u_SSE3_n_30 : STD_LOGIC;
  signal u_SSE3_n_31 : STD_LOGIC;
  signal u_SSE3_n_32 : STD_LOGIC;
  signal u_SSE3_n_33 : STD_LOGIC;
  signal u_SSE3_n_34 : STD_LOGIC;
  signal u_SSE3_n_35 : STD_LOGIC;
  signal u_SSE3_n_36 : STD_LOGIC;
  signal u_SSE3_n_37 : STD_LOGIC;
  signal u_SSE3_n_38 : STD_LOGIC;
  signal u_SSE3_n_4 : STD_LOGIC;
  signal u_SSE3_n_5 : STD_LOGIC;
  signal u_SSE3_n_6 : STD_LOGIC;
  signal u_SSE3_n_7 : STD_LOGIC;
  signal u_SSE3_n_8 : STD_LOGIC;
  signal u_SSE3_n_9 : STD_LOGIC;
  signal u_SSE4_n_0 : STD_LOGIC;
  signal u_SSE4_n_1 : STD_LOGIC;
  signal u_SSE4_n_10 : STD_LOGIC;
  signal u_SSE4_n_11 : STD_LOGIC;
  signal u_SSE4_n_12 : STD_LOGIC;
  signal u_SSE4_n_13 : STD_LOGIC;
  signal u_SSE4_n_14 : STD_LOGIC;
  signal u_SSE4_n_15 : STD_LOGIC;
  signal u_SSE4_n_16 : STD_LOGIC;
  signal u_SSE4_n_17 : STD_LOGIC;
  signal u_SSE4_n_18 : STD_LOGIC;
  signal u_SSE4_n_19 : STD_LOGIC;
  signal u_SSE4_n_2 : STD_LOGIC;
  signal u_SSE4_n_20 : STD_LOGIC;
  signal u_SSE4_n_21 : STD_LOGIC;
  signal u_SSE4_n_22 : STD_LOGIC;
  signal u_SSE4_n_23 : STD_LOGIC;
  signal u_SSE4_n_24 : STD_LOGIC;
  signal u_SSE4_n_25 : STD_LOGIC;
  signal u_SSE4_n_26 : STD_LOGIC;
  signal u_SSE4_n_27 : STD_LOGIC;
  signal u_SSE4_n_28 : STD_LOGIC;
  signal u_SSE4_n_29 : STD_LOGIC;
  signal u_SSE4_n_3 : STD_LOGIC;
  signal u_SSE4_n_30 : STD_LOGIC;
  signal u_SSE4_n_31 : STD_LOGIC;
  signal u_SSE4_n_32 : STD_LOGIC;
  signal u_SSE4_n_33 : STD_LOGIC;
  signal u_SSE4_n_34 : STD_LOGIC;
  signal u_SSE4_n_35 : STD_LOGIC;
  signal u_SSE4_n_36 : STD_LOGIC;
  signal u_SSE4_n_37 : STD_LOGIC;
  signal u_SSE4_n_39 : STD_LOGIC;
  signal u_SSE4_n_4 : STD_LOGIC;
  signal u_SSE4_n_5 : STD_LOGIC;
  signal u_SSE4_n_6 : STD_LOGIC;
  signal u_SSE4_n_7 : STD_LOGIC;
  signal u_SSE4_n_8 : STD_LOGIC;
  signal u_SSE4_n_9 : STD_LOGIC;
begin
  Add4_out1(0) <= \^add4_out1\(0);
  CO(0) <= \^co\(0);
u_SSE1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE1
     port map (
      A(17 downto 0) => A(17 downto 0),
      Add3_out1_0(17 downto 0) => Add3_out1(17 downto 0),
      Add4_out1_0(17 downto 0) => Add4_out1_1(17 downto 0),
      CO(0) => \^add4_out1\(0),
      \In3Reg[7]_i_14\(17) => u_SSE2_n_2,
      \In3Reg[7]_i_14\(16) => u_SSE2_n_4,
      \In3Reg[7]_i_14\(15) => u_SSE2_n_6,
      \In3Reg[7]_i_14\(14) => u_SSE2_n_8,
      \In3Reg[7]_i_14\(13) => u_SSE2_n_10,
      \In3Reg[7]_i_14\(12) => u_SSE2_n_12,
      \In3Reg[7]_i_14\(11) => u_SSE2_n_14,
      \In3Reg[7]_i_14\(10) => u_SSE2_n_16,
      \In3Reg[7]_i_14\(9) => u_SSE2_n_18,
      \In3Reg[7]_i_14\(8) => u_SSE2_n_20,
      \In3Reg[7]_i_14\(7) => u_SSE2_n_22,
      \In3Reg[7]_i_14\(6) => u_SSE2_n_24,
      \In3Reg[7]_i_14\(5) => u_SSE2_n_26,
      \In3Reg[7]_i_14\(4) => u_SSE2_n_28,
      \In3Reg[7]_i_14\(3) => u_SSE2_n_30,
      \In3Reg[7]_i_14\(2) => u_SSE2_n_32,
      \In3Reg[7]_i_14\(1) => u_SSE2_n_34,
      \In3Reg[7]_i_14\(0) => u_SSE2_n_36,
      P(37) => u_SSE1_n_0,
      P(36) => u_SSE1_n_1,
      P(35) => u_SSE1_n_2,
      P(34) => u_SSE1_n_3,
      P(33) => u_SSE1_n_4,
      P(32) => u_SSE1_n_5,
      P(31) => u_SSE1_n_6,
      P(30) => u_SSE1_n_7,
      P(29) => u_SSE1_n_8,
      P(28) => u_SSE1_n_9,
      P(27) => u_SSE1_n_10,
      P(26) => u_SSE1_n_11,
      P(25) => u_SSE1_n_12,
      P(24) => u_SSE1_n_13,
      P(23) => u_SSE1_n_14,
      P(22) => u_SSE1_n_15,
      P(21) => u_SSE1_n_16,
      P(20) => u_SSE1_n_17,
      P(19) => u_SSE1_n_18,
      P(18) => u_SSE1_n_19,
      P(17) => u_SSE1_n_20,
      P(16) => u_SSE1_n_21,
      P(15) => u_SSE1_n_22,
      P(14) => u_SSE1_n_23,
      P(13) => u_SSE1_n_24,
      P(12) => u_SSE1_n_25,
      P(11) => u_SSE1_n_26,
      P(10) => u_SSE1_n_27,
      P(9) => u_SSE1_n_28,
      P(8) => u_SSE1_n_29,
      P(7) => u_SSE1_n_30,
      P(6) => u_SSE1_n_31,
      P(5) => u_SSE1_n_32,
      P(4) => u_SSE1_n_33,
      P(3) => u_SSE1_n_34,
      P(2) => u_SSE1_n_35,
      P(1) => u_SSE1_n_36,
      P(0) => u_SSE1_n_37,
      Switch1_out1(17) => Switch1_out1(35),
      Switch1_out1(16) => Switch1_out1(33),
      Switch1_out1(15) => Switch1_out1(31),
      Switch1_out1(14) => Switch1_out1(29),
      Switch1_out1(13) => Switch1_out1(27),
      Switch1_out1(12) => Switch1_out1(25),
      Switch1_out1(11) => Switch1_out1(23),
      Switch1_out1(10) => Switch1_out1(21),
      Switch1_out1(9) => Switch1_out1(19),
      Switch1_out1(8) => Switch1_out1(17),
      Switch1_out1(7) => Switch1_out1(15),
      Switch1_out1(6) => Switch1_out1(13),
      Switch1_out1(5) => Switch1_out1(11),
      Switch1_out1(4) => Switch1_out1(9),
      Switch1_out1(3) => Switch1_out1(7),
      Switch1_out1(2) => Switch1_out1(5),
      Switch1_out1(1) => Switch1_out1(3),
      Switch1_out1(0) => Switch1_out1(1)
    );
u_SSE2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE2
     port map (
      Add3_out1_0(17 downto 0) => Add3_out1_0(17 downto 0),
      Add4_out1_0(3) => u_SSE2_n_43,
      Add4_out1_0(2) => u_SSE2_n_44,
      Add4_out1_0(1) => u_SSE2_n_45,
      Add4_out1_0(0) => u_SSE2_n_46,
      Add4_out1_1(3) => u_SSE2_n_47,
      Add4_out1_1(2) => u_SSE2_n_48,
      Add4_out1_1(1) => u_SSE2_n_49,
      Add4_out1_1(0) => u_SSE2_n_50,
      Add4_out1_2(3) => u_SSE2_n_51,
      Add4_out1_2(2) => u_SSE2_n_52,
      Add4_out1_2(1) => u_SSE2_n_53,
      Add4_out1_2(0) => u_SSE2_n_54,
      Add4_out1_3(1) => u_SSE2_n_55,
      Add4_out1_3(0) => u_SSE2_n_56,
      Add4_out1_4(17 downto 0) => Add4_out1_2(17 downto 0),
      CO(0) => \^add4_out1\(0),
      \Delay_reg_reg[0][17]_i_8_0\(37) => u_SSE1_n_0,
      \Delay_reg_reg[0][17]_i_8_0\(36) => u_SSE1_n_1,
      \Delay_reg_reg[0][17]_i_8_0\(35) => u_SSE1_n_2,
      \Delay_reg_reg[0][17]_i_8_0\(34) => u_SSE1_n_3,
      \Delay_reg_reg[0][17]_i_8_0\(33) => u_SSE1_n_4,
      \Delay_reg_reg[0][17]_i_8_0\(32) => u_SSE1_n_5,
      \Delay_reg_reg[0][17]_i_8_0\(31) => u_SSE1_n_6,
      \Delay_reg_reg[0][17]_i_8_0\(30) => u_SSE1_n_7,
      \Delay_reg_reg[0][17]_i_8_0\(29) => u_SSE1_n_8,
      \Delay_reg_reg[0][17]_i_8_0\(28) => u_SSE1_n_9,
      \Delay_reg_reg[0][17]_i_8_0\(27) => u_SSE1_n_10,
      \Delay_reg_reg[0][17]_i_8_0\(26) => u_SSE1_n_11,
      \Delay_reg_reg[0][17]_i_8_0\(25) => u_SSE1_n_12,
      \Delay_reg_reg[0][17]_i_8_0\(24) => u_SSE1_n_13,
      \Delay_reg_reg[0][17]_i_8_0\(23) => u_SSE1_n_14,
      \Delay_reg_reg[0][17]_i_8_0\(22) => u_SSE1_n_15,
      \Delay_reg_reg[0][17]_i_8_0\(21) => u_SSE1_n_16,
      \Delay_reg_reg[0][17]_i_8_0\(20) => u_SSE1_n_17,
      \Delay_reg_reg[0][17]_i_8_0\(19) => u_SSE1_n_18,
      \Delay_reg_reg[0][17]_i_8_0\(18) => u_SSE1_n_19,
      \Delay_reg_reg[0][17]_i_8_0\(17) => u_SSE1_n_20,
      \Delay_reg_reg[0][17]_i_8_0\(16) => u_SSE1_n_21,
      \Delay_reg_reg[0][17]_i_8_0\(15) => u_SSE1_n_22,
      \Delay_reg_reg[0][17]_i_8_0\(14) => u_SSE1_n_23,
      \Delay_reg_reg[0][17]_i_8_0\(13) => u_SSE1_n_24,
      \Delay_reg_reg[0][17]_i_8_0\(12) => u_SSE1_n_25,
      \Delay_reg_reg[0][17]_i_8_0\(11) => u_SSE1_n_26,
      \Delay_reg_reg[0][17]_i_8_0\(10) => u_SSE1_n_27,
      \Delay_reg_reg[0][17]_i_8_0\(9) => u_SSE1_n_28,
      \Delay_reg_reg[0][17]_i_8_0\(8) => u_SSE1_n_29,
      \Delay_reg_reg[0][17]_i_8_0\(7) => u_SSE1_n_30,
      \Delay_reg_reg[0][17]_i_8_0\(6) => u_SSE1_n_31,
      \Delay_reg_reg[0][17]_i_8_0\(5) => u_SSE1_n_32,
      \Delay_reg_reg[0][17]_i_8_0\(4) => u_SSE1_n_33,
      \Delay_reg_reg[0][17]_i_8_0\(3) => u_SSE1_n_34,
      \Delay_reg_reg[0][17]_i_8_0\(2) => u_SSE1_n_35,
      \Delay_reg_reg[0][17]_i_8_0\(1) => u_SSE1_n_36,
      \Delay_reg_reg[0][17]_i_8_0\(0) => u_SSE1_n_37,
      \In3Reg[7]_i_17_0\(17) => u_SSE4_n_2,
      \In3Reg[7]_i_17_0\(16) => u_SSE4_n_4,
      \In3Reg[7]_i_17_0\(15) => u_SSE4_n_6,
      \In3Reg[7]_i_17_0\(14) => u_SSE4_n_8,
      \In3Reg[7]_i_17_0\(13) => u_SSE4_n_10,
      \In3Reg[7]_i_17_0\(12) => u_SSE4_n_12,
      \In3Reg[7]_i_17_0\(11) => u_SSE4_n_14,
      \In3Reg[7]_i_17_0\(10) => u_SSE4_n_16,
      \In3Reg[7]_i_17_0\(9) => u_SSE4_n_18,
      \In3Reg[7]_i_17_0\(8) => u_SSE4_n_20,
      \In3Reg[7]_i_17_0\(7) => u_SSE4_n_22,
      \In3Reg[7]_i_17_0\(6) => u_SSE4_n_24,
      \In3Reg[7]_i_17_0\(5) => u_SSE4_n_26,
      \In3Reg[7]_i_17_0\(4) => u_SSE4_n_28,
      \In3Reg[7]_i_17_0\(3) => u_SSE4_n_30,
      \In3Reg[7]_i_17_0\(2) => u_SSE4_n_32,
      \In3Reg[7]_i_17_0\(1) => u_SSE4_n_34,
      \In3Reg[7]_i_17_0\(0) => u_SSE4_n_36,
      \In3Reg[7]_i_17_1\(17) => u_SSE3_n_2,
      \In3Reg[7]_i_17_1\(16) => u_SSE3_n_4,
      \In3Reg[7]_i_17_1\(15) => u_SSE3_n_6,
      \In3Reg[7]_i_17_1\(14) => u_SSE3_n_8,
      \In3Reg[7]_i_17_1\(13) => u_SSE3_n_10,
      \In3Reg[7]_i_17_1\(12) => u_SSE3_n_12,
      \In3Reg[7]_i_17_1\(11) => u_SSE3_n_14,
      \In3Reg[7]_i_17_1\(10) => u_SSE3_n_16,
      \In3Reg[7]_i_17_1\(9) => u_SSE3_n_18,
      \In3Reg[7]_i_17_1\(8) => u_SSE3_n_20,
      \In3Reg[7]_i_17_1\(7) => u_SSE3_n_22,
      \In3Reg[7]_i_17_1\(6) => u_SSE3_n_24,
      \In3Reg[7]_i_17_1\(5) => u_SSE3_n_26,
      \In3Reg[7]_i_17_1\(4) => u_SSE3_n_28,
      \In3Reg[7]_i_17_1\(3) => u_SSE3_n_30,
      \In3Reg[7]_i_17_1\(2) => u_SSE3_n_32,
      \In3Reg[7]_i_17_1\(1) => u_SSE3_n_34,
      \In3Reg[7]_i_17_1\(0) => u_SSE3_n_36,
      \In3Reg[7]_i_97_0\(0) => \^co\(0),
      P(37) => u_SSE2_n_0,
      P(36) => u_SSE2_n_1,
      P(35) => u_SSE2_n_2,
      P(34) => u_SSE2_n_3,
      P(33) => u_SSE2_n_4,
      P(32) => u_SSE2_n_5,
      P(31) => u_SSE2_n_6,
      P(30) => u_SSE2_n_7,
      P(29) => u_SSE2_n_8,
      P(28) => u_SSE2_n_9,
      P(27) => u_SSE2_n_10,
      P(26) => u_SSE2_n_11,
      P(25) => u_SSE2_n_12,
      P(24) => u_SSE2_n_13,
      P(23) => u_SSE2_n_14,
      P(22) => u_SSE2_n_15,
      P(21) => u_SSE2_n_16,
      P(20) => u_SSE2_n_17,
      P(19) => u_SSE2_n_18,
      P(18) => u_SSE2_n_19,
      P(17) => u_SSE2_n_20,
      P(16) => u_SSE2_n_21,
      P(15) => u_SSE2_n_22,
      P(14) => u_SSE2_n_23,
      P(13) => u_SSE2_n_24,
      P(12) => u_SSE2_n_25,
      P(11) => u_SSE2_n_26,
      P(10) => u_SSE2_n_27,
      P(9) => u_SSE2_n_28,
      P(8) => u_SSE2_n_29,
      P(7) => u_SSE2_n_30,
      P(6) => u_SSE2_n_31,
      P(5) => u_SSE2_n_32,
      P(4) => u_SSE2_n_33,
      P(3) => u_SSE2_n_34,
      P(2) => u_SSE2_n_35,
      P(1) => u_SSE2_n_36,
      P(0) => u_SSE2_n_37,
      Product_out1_0(17 downto 0) => Product_out1(17 downto 0),
      S(3) => u_SSE2_n_38,
      S(2) => u_SSE2_n_39,
      S(1) => u_SSE2_n_40,
      S(0) => u_SSE2_n_41,
      Switch2_out1(17) => Switch2_out1(34),
      Switch2_out1(16) => Switch2_out1(32),
      Switch2_out1(15) => Switch2_out1(30),
      Switch2_out1(14) => Switch2_out1(28),
      Switch2_out1(13) => Switch2_out1(26),
      Switch2_out1(12) => Switch2_out1(24),
      Switch2_out1(11) => Switch2_out1(22),
      Switch2_out1(10) => Switch2_out1(20),
      Switch2_out1(9) => Switch2_out1(18),
      Switch2_out1(8) => Switch2_out1(16),
      Switch2_out1(7) => Switch2_out1(14),
      Switch2_out1(6) => Switch2_out1(12),
      Switch2_out1(5) => Switch2_out1(10),
      Switch2_out1(4) => Switch2_out1(8),
      Switch2_out1(3) => Switch2_out1(6),
      Switch2_out1(2) => Switch2_out1(4),
      Switch2_out1(1) => Switch2_out1(2),
      Switch2_out1(0) => Switch2_out1(0)
    );
u_SSE3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE3
     port map (
      Add3_out1_0(17 downto 0) => Add3_out1_1(17 downto 0),
      Add4_out1_0(18) => Switch2_out1(37),
      Add4_out1_0(17) => Switch2_out1(34),
      Add4_out1_0(16) => Switch2_out1(32),
      Add4_out1_0(15) => Switch2_out1(30),
      Add4_out1_0(14) => Switch2_out1(28),
      Add4_out1_0(13) => Switch2_out1(26),
      Add4_out1_0(12) => Switch2_out1(24),
      Add4_out1_0(11) => Switch2_out1(22),
      Add4_out1_0(10) => Switch2_out1(20),
      Add4_out1_0(9) => Switch2_out1(18),
      Add4_out1_0(8) => Switch2_out1(16),
      Add4_out1_0(7) => Switch2_out1(14),
      Add4_out1_0(6) => Switch2_out1(12),
      Add4_out1_0(5) => Switch2_out1(10),
      Add4_out1_0(4) => Switch2_out1(8),
      Add4_out1_0(3) => Switch2_out1(6),
      Add4_out1_0(2) => Switch2_out1(4),
      Add4_out1_0(1) => Switch2_out1(2),
      Add4_out1_0(0) => Switch2_out1(0),
      Add4_out1_1(17 downto 0) => Add4_out1_3(17 downto 0),
      CO(0) => \^add4_out1\(0),
      \In3Reg[7]_i_13\(19) => u_SSE4_n_0,
      \In3Reg[7]_i_13\(18) => u_SSE4_n_1,
      \In3Reg[7]_i_13\(17) => u_SSE4_n_3,
      \In3Reg[7]_i_13\(16) => u_SSE4_n_5,
      \In3Reg[7]_i_13\(15) => u_SSE4_n_7,
      \In3Reg[7]_i_13\(14) => u_SSE4_n_9,
      \In3Reg[7]_i_13\(13) => u_SSE4_n_11,
      \In3Reg[7]_i_13\(12) => u_SSE4_n_13,
      \In3Reg[7]_i_13\(11) => u_SSE4_n_15,
      \In3Reg[7]_i_13\(10) => u_SSE4_n_17,
      \In3Reg[7]_i_13\(9) => u_SSE4_n_19,
      \In3Reg[7]_i_13\(8) => u_SSE4_n_21,
      \In3Reg[7]_i_13\(7) => u_SSE4_n_23,
      \In3Reg[7]_i_13\(6) => u_SSE4_n_25,
      \In3Reg[7]_i_13\(5) => u_SSE4_n_27,
      \In3Reg[7]_i_13\(4) => u_SSE4_n_29,
      \In3Reg[7]_i_13\(3) => u_SSE4_n_31,
      \In3Reg[7]_i_13\(2) => u_SSE4_n_33,
      \In3Reg[7]_i_13\(1) => u_SSE4_n_35,
      \In3Reg[7]_i_13\(0) => u_SSE4_n_37,
      \In3Reg[7]_i_97\(0) => \^co\(0),
      \In3Reg_reg[7]_i_6\(0) => u_SSE1_n_1,
      \In3Reg_reg[7]_i_6_0\(0) => u_SSE2_n_1,
      \In3Reg_reg[7]_i_6_1\ => u_SSE4_n_39,
      P(37) => u_SSE3_n_0,
      P(36) => u_SSE3_n_1,
      P(35) => u_SSE3_n_2,
      P(34) => u_SSE3_n_3,
      P(33) => u_SSE3_n_4,
      P(32) => u_SSE3_n_5,
      P(31) => u_SSE3_n_6,
      P(30) => u_SSE3_n_7,
      P(29) => u_SSE3_n_8,
      P(28) => u_SSE3_n_9,
      P(27) => u_SSE3_n_10,
      P(26) => u_SSE3_n_11,
      P(25) => u_SSE3_n_12,
      P(24) => u_SSE3_n_13,
      P(23) => u_SSE3_n_14,
      P(22) => u_SSE3_n_15,
      P(21) => u_SSE3_n_16,
      P(20) => u_SSE3_n_17,
      P(19) => u_SSE3_n_18,
      P(18) => u_SSE3_n_19,
      P(17) => u_SSE3_n_20,
      P(16) => u_SSE3_n_21,
      P(15) => u_SSE3_n_22,
      P(14) => u_SSE3_n_23,
      P(13) => u_SSE3_n_24,
      P(12) => u_SSE3_n_25,
      P(11) => u_SSE3_n_26,
      P(10) => u_SSE3_n_27,
      P(9) => u_SSE3_n_28,
      P(8) => u_SSE3_n_29,
      P(7) => u_SSE3_n_30,
      P(6) => u_SSE3_n_31,
      P(5) => u_SSE3_n_32,
      P(4) => u_SSE3_n_33,
      P(3) => u_SSE3_n_34,
      P(2) => u_SSE3_n_35,
      P(1) => u_SSE3_n_36,
      P(0) => u_SSE3_n_37,
      Product_out1_0(17 downto 0) => Product_out1_0(17 downto 0),
      S(0) => u_SSE3_n_38
    );
u_SSE4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_SSE4
     port map (
      Add3_out1_0(17 downto 0) => Add3_out1_2(17 downto 0),
      Add4_out1_0(0) => \^co\(0),
      Add4_out1_1 => u_SSE4_n_39,
      Add4_out1_2(0) => Add4_out1_0(0),
      Add4_out1_3(17 downto 0) => Add4_out1_4(17 downto 0),
      CO(0) => \^add4_out1\(0),
      \In3Reg[7]_i_16\(37) => u_SSE3_n_0,
      \In3Reg[7]_i_16\(36) => u_SSE3_n_1,
      \In3Reg[7]_i_16\(35) => u_SSE3_n_2,
      \In3Reg[7]_i_16\(34) => u_SSE3_n_3,
      \In3Reg[7]_i_16\(33) => u_SSE3_n_4,
      \In3Reg[7]_i_16\(32) => u_SSE3_n_5,
      \In3Reg[7]_i_16\(31) => u_SSE3_n_6,
      \In3Reg[7]_i_16\(30) => u_SSE3_n_7,
      \In3Reg[7]_i_16\(29) => u_SSE3_n_8,
      \In3Reg[7]_i_16\(28) => u_SSE3_n_9,
      \In3Reg[7]_i_16\(27) => u_SSE3_n_10,
      \In3Reg[7]_i_16\(26) => u_SSE3_n_11,
      \In3Reg[7]_i_16\(25) => u_SSE3_n_12,
      \In3Reg[7]_i_16\(24) => u_SSE3_n_13,
      \In3Reg[7]_i_16\(23) => u_SSE3_n_14,
      \In3Reg[7]_i_16\(22) => u_SSE3_n_15,
      \In3Reg[7]_i_16\(21) => u_SSE3_n_16,
      \In3Reg[7]_i_16\(20) => u_SSE3_n_17,
      \In3Reg[7]_i_16\(19) => u_SSE3_n_18,
      \In3Reg[7]_i_16\(18) => u_SSE3_n_19,
      \In3Reg[7]_i_16\(17) => u_SSE3_n_20,
      \In3Reg[7]_i_16\(16) => u_SSE3_n_21,
      \In3Reg[7]_i_16\(15) => u_SSE3_n_22,
      \In3Reg[7]_i_16\(14) => u_SSE3_n_23,
      \In3Reg[7]_i_16\(13) => u_SSE3_n_24,
      \In3Reg[7]_i_16\(12) => u_SSE3_n_25,
      \In3Reg[7]_i_16\(11) => u_SSE3_n_26,
      \In3Reg[7]_i_16\(10) => u_SSE3_n_27,
      \In3Reg[7]_i_16\(9) => u_SSE3_n_28,
      \In3Reg[7]_i_16\(8) => u_SSE3_n_29,
      \In3Reg[7]_i_16\(7) => u_SSE3_n_30,
      \In3Reg[7]_i_16\(6) => u_SSE3_n_31,
      \In3Reg[7]_i_16\(5) => u_SSE3_n_32,
      \In3Reg[7]_i_16\(4) => u_SSE3_n_33,
      \In3Reg[7]_i_16\(3) => u_SSE3_n_34,
      \In3Reg[7]_i_16\(2) => u_SSE3_n_35,
      \In3Reg[7]_i_16\(1) => u_SSE3_n_36,
      \In3Reg[7]_i_16\(0) => u_SSE3_n_37,
      \In3Reg[7]_i_16_0\(19) => u_SSE2_n_0,
      \In3Reg[7]_i_16_0\(18) => u_SSE2_n_1,
      \In3Reg[7]_i_16_0\(17) => u_SSE2_n_3,
      \In3Reg[7]_i_16_0\(16) => u_SSE2_n_5,
      \In3Reg[7]_i_16_0\(15) => u_SSE2_n_7,
      \In3Reg[7]_i_16_0\(14) => u_SSE2_n_9,
      \In3Reg[7]_i_16_0\(13) => u_SSE2_n_11,
      \In3Reg[7]_i_16_0\(12) => u_SSE2_n_13,
      \In3Reg[7]_i_16_0\(11) => u_SSE2_n_15,
      \In3Reg[7]_i_16_0\(10) => u_SSE2_n_17,
      \In3Reg[7]_i_16_0\(9) => u_SSE2_n_19,
      \In3Reg[7]_i_16_0\(8) => u_SSE2_n_21,
      \In3Reg[7]_i_16_0\(7) => u_SSE2_n_23,
      \In3Reg[7]_i_16_0\(6) => u_SSE2_n_25,
      \In3Reg[7]_i_16_0\(5) => u_SSE2_n_27,
      \In3Reg[7]_i_16_0\(4) => u_SSE2_n_29,
      \In3Reg[7]_i_16_0\(3) => u_SSE2_n_31,
      \In3Reg[7]_i_16_0\(2) => u_SSE2_n_33,
      \In3Reg[7]_i_16_0\(1) => u_SSE2_n_35,
      \In3Reg[7]_i_16_0\(0) => u_SSE2_n_37,
      \In3Reg[7]_i_16_1\(19) => u_SSE1_n_0,
      \In3Reg[7]_i_16_1\(18) => u_SSE1_n_1,
      \In3Reg[7]_i_16_1\(17) => u_SSE1_n_3,
      \In3Reg[7]_i_16_1\(16) => u_SSE1_n_5,
      \In3Reg[7]_i_16_1\(15) => u_SSE1_n_7,
      \In3Reg[7]_i_16_1\(14) => u_SSE1_n_9,
      \In3Reg[7]_i_16_1\(13) => u_SSE1_n_11,
      \In3Reg[7]_i_16_1\(12) => u_SSE1_n_13,
      \In3Reg[7]_i_16_1\(11) => u_SSE1_n_15,
      \In3Reg[7]_i_16_1\(10) => u_SSE1_n_17,
      \In3Reg[7]_i_16_1\(9) => u_SSE1_n_19,
      \In3Reg[7]_i_16_1\(8) => u_SSE1_n_21,
      \In3Reg[7]_i_16_1\(7) => u_SSE1_n_23,
      \In3Reg[7]_i_16_1\(6) => u_SSE1_n_25,
      \In3Reg[7]_i_16_1\(5) => u_SSE1_n_27,
      \In3Reg[7]_i_16_1\(4) => u_SSE1_n_29,
      \In3Reg[7]_i_16_1\(3) => u_SSE1_n_31,
      \In3Reg[7]_i_16_1\(2) => u_SSE1_n_33,
      \In3Reg[7]_i_16_1\(1) => u_SSE1_n_35,
      \In3Reg[7]_i_16_1\(0) => u_SSE1_n_37,
      \In3Reg_reg[7]\(2) => u_SSE3_n_38,
      \In3Reg_reg[7]\(1) => u_SSE2_n_55,
      \In3Reg_reg[7]\(0) => u_SSE2_n_56,
      \In3Reg_reg[7]_i_12_0\(3) => u_SSE2_n_47,
      \In3Reg_reg[7]_i_12_0\(2) => u_SSE2_n_48,
      \In3Reg_reg[7]_i_12_0\(1) => u_SSE2_n_49,
      \In3Reg_reg[7]_i_12_0\(0) => u_SSE2_n_50,
      \In3Reg_reg[7]_i_19_0\(3) => u_SSE2_n_43,
      \In3Reg_reg[7]_i_19_0\(2) => u_SSE2_n_44,
      \In3Reg_reg[7]_i_19_0\(1) => u_SSE2_n_45,
      \In3Reg_reg[7]_i_19_0\(0) => u_SSE2_n_46,
      \In3Reg_reg[7]_i_6_0\(0) => Switch2_out1(37),
      \In3Reg_reg[7]_i_6_1\(3) => u_SSE2_n_51,
      \In3Reg_reg[7]_i_6_1\(2) => u_SSE2_n_52,
      \In3Reg_reg[7]_i_6_1\(1) => u_SSE2_n_53,
      \In3Reg_reg[7]_i_6_1\(0) => u_SSE2_n_54,
      P(37) => u_SSE4_n_0,
      P(36) => u_SSE4_n_1,
      P(35) => u_SSE4_n_2,
      P(34) => u_SSE4_n_3,
      P(33) => u_SSE4_n_4,
      P(32) => u_SSE4_n_5,
      P(31) => u_SSE4_n_6,
      P(30) => u_SSE4_n_7,
      P(29) => u_SSE4_n_8,
      P(28) => u_SSE4_n_9,
      P(27) => u_SSE4_n_10,
      P(26) => u_SSE4_n_11,
      P(25) => u_SSE4_n_12,
      P(24) => u_SSE4_n_13,
      P(23) => u_SSE4_n_14,
      P(22) => u_SSE4_n_15,
      P(21) => u_SSE4_n_16,
      P(20) => u_SSE4_n_17,
      P(19) => u_SSE4_n_18,
      P(18) => u_SSE4_n_19,
      P(17) => u_SSE4_n_20,
      P(16) => u_SSE4_n_21,
      P(15) => u_SSE4_n_22,
      P(14) => u_SSE4_n_23,
      P(13) => u_SSE4_n_24,
      P(12) => u_SSE4_n_25,
      P(11) => u_SSE4_n_26,
      P(10) => u_SSE4_n_27,
      P(9) => u_SSE4_n_28,
      P(8) => u_SSE4_n_29,
      P(7) => u_SSE4_n_30,
      P(6) => u_SSE4_n_31,
      P(5) => u_SSE4_n_32,
      P(4) => u_SSE4_n_33,
      P(3) => u_SSE4_n_34,
      P(2) => u_SSE4_n_35,
      P(1) => u_SSE4_n_36,
      P(0) => u_SSE4_n_37,
      Product_out1_0(17 downto 0) => Product_out1_1(17 downto 0),
      S(3) => u_SSE2_n_38,
      S(2) => u_SSE2_n_39,
      S(1) => u_SSE2_n_40,
      S(0) => u_SSE2_n_41,
      Switch1_out1(17) => Switch1_out1(35),
      Switch1_out1(16) => Switch1_out1(33),
      Switch1_out1(15) => Switch1_out1(31),
      Switch1_out1(14) => Switch1_out1(29),
      Switch1_out1(13) => Switch1_out1(27),
      Switch1_out1(12) => Switch1_out1(25),
      Switch1_out1(11) => Switch1_out1(23),
      Switch1_out1(10) => Switch1_out1(21),
      Switch1_out1(9) => Switch1_out1(19),
      Switch1_out1(8) => Switch1_out1(17),
      Switch1_out1(7) => Switch1_out1(15),
      Switch1_out1(6) => Switch1_out1(13),
      Switch1_out1(5) => Switch1_out1(11),
      Switch1_out1(4) => Switch1_out1(9),
      Switch1_out1(3) => Switch1_out1(7),
      Switch1_out1(2) => Switch1_out1(5),
      Switch1_out1(1) => Switch1_out1(3),
      Switch1_out1(0) => Switch1_out1(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_YCBCR2RGB is
  port (
    user_ctrl_hEnd : out STD_LOGIC;
    user_ctrl_vStart : out STD_LOGIC;
    ctrlOut_valid : out STD_LOGIC;
    user_pixel : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    hEndInReg_reg_c_0 : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    Color_Space_Converter_out2_valid : in STD_LOGIC;
    \intdelay_reg_reg[6]\ : in STD_LOGIC;
    top_user_ctrl_hEnd_1 : in STD_LOGIC;
    \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6\ : in STD_LOGIC;
    \vStart_reg_reg[7]\ : in STD_LOGIC;
    \multiOutDelay13_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \In1Reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \In2Reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_YCBCR2RGB;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_YCBCR2RGB is
  signal \In1Reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \In1Reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \In1Reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \In1Reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \In1Reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \In1Reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \In1Reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \In1Reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[7]\ : STD_LOGIC;
  signal Mux1Sel2 : STD_LOGIC;
  signal SwitchOut21 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal SwitchOut22 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal SwitchOut23 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal hEndInReg_reg_c_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \In1Reg[3]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \In1Reg[4]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \In2Reg[0]_i_1__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \In2Reg[4]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \In3Reg[0]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \In3Reg[4]_i_1\ : label is "soft_lutpair331";
begin
\In1Reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => Mux1Sel2,
      I1 => \In1Reg_reg[7]_0\(6),
      I2 => \In1Reg_reg[7]_0\(7),
      I3 => \In1Reg_reg[7]_0\(5),
      I4 => \In1Reg_reg[7]_0\(4),
      I5 => \In1Reg_reg[7]_0\(0),
      O => SwitchOut21(0)
    );
\In1Reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => Mux1Sel2,
      I1 => \In1Reg_reg[7]_0\(6),
      I2 => \In1Reg_reg[7]_0\(7),
      I3 => \In1Reg_reg[7]_0\(5),
      I4 => \In1Reg_reg[7]_0\(4),
      I5 => \In1Reg_reg[7]_0\(1),
      O => SwitchOut21(1)
    );
\In1Reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808000000000"
    )
        port map (
      I0 => \In1Reg_reg[7]_0\(6),
      I1 => \In1Reg_reg[7]_0\(5),
      I2 => \In1Reg_reg[7]_0\(4),
      I3 => \In1Reg_reg[7]_0\(2),
      I4 => \In1Reg_reg[7]_0\(3),
      I5 => \In1Reg_reg[7]_0\(7),
      O => Mux1Sel2
    );
\In1Reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5070F0F0F0F0F0A0"
    )
        port map (
      I0 => \In1Reg_reg[7]_0\(7),
      I1 => \In1Reg_reg[7]_0\(3),
      I2 => \In1Reg_reg[7]_0\(2),
      I3 => \In1Reg_reg[7]_0\(4),
      I4 => \In1Reg_reg[7]_0\(5),
      I5 => \In1Reg_reg[7]_0\(6),
      O => SwitchOut21(2)
    );
\In1Reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE8000"
    )
        port map (
      I0 => \In1Reg_reg[7]_0\(6),
      I1 => \In1Reg_reg[7]_0\(7),
      I2 => \In1Reg_reg[7]_0\(5),
      I3 => \In1Reg_reg[7]_0\(4),
      I4 => \In1Reg_reg[7]_0\(3),
      O => SwitchOut21(3)
    );
\In1Reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4CCD"
    )
        port map (
      I0 => \In1Reg_reg[7]_0\(7),
      I1 => \In1Reg_reg[7]_0\(4),
      I2 => \In1Reg_reg[7]_0\(5),
      I3 => \In1Reg_reg[7]_0\(6),
      O => SwitchOut21(4)
    );
\In1Reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut21(0),
      Q => \In1Reg_reg_n_0_[0]\
    );
\In1Reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut21(1),
      Q => \In1Reg_reg_n_0_[1]\
    );
\In1Reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut21(2),
      Q => \In1Reg_reg_n_0_[2]\
    );
\In1Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut21(3),
      Q => \In1Reg_reg_n_0_[3]\
    );
\In1Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut21(4),
      Q => \In1Reg_reg_n_0_[4]\
    );
\In1Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(5),
      Q => \In1Reg_reg_n_0_[5]\
    );
\In1Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(6),
      Q => \In1Reg_reg_n_0_[6]\
    );
\In1Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(7),
      Q => \In1Reg_reg_n_0_[7]\
    );
\In2Reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE0000"
    )
        port map (
      I0 => \In2Reg_reg[7]_0\(4),
      I1 => \In2Reg_reg[7]_0\(5),
      I2 => \In2Reg_reg[7]_0\(6),
      I3 => \In2Reg_reg[7]_0\(7),
      I4 => \In2Reg_reg[7]_0\(0),
      O => SwitchOut22(0)
    );
\In2Reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE0000"
    )
        port map (
      I0 => \In2Reg_reg[7]_0\(4),
      I1 => \In2Reg_reg[7]_0\(5),
      I2 => \In2Reg_reg[7]_0\(6),
      I3 => \In2Reg_reg[7]_0\(7),
      I4 => \In2Reg_reg[7]_0\(1),
      O => SwitchOut22(1)
    );
\In2Reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE0000"
    )
        port map (
      I0 => \In2Reg_reg[7]_0\(4),
      I1 => \In2Reg_reg[7]_0\(5),
      I2 => \In2Reg_reg[7]_0\(6),
      I3 => \In2Reg_reg[7]_0\(7),
      I4 => \In2Reg_reg[7]_0\(2),
      O => SwitchOut22(2)
    );
\In2Reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE0000"
    )
        port map (
      I0 => \In2Reg_reg[7]_0\(4),
      I1 => \In2Reg_reg[7]_0\(5),
      I2 => \In2Reg_reg[7]_0\(6),
      I3 => \In2Reg_reg[7]_0\(7),
      I4 => \In2Reg_reg[7]_0\(3),
      O => SwitchOut22(3)
    );
\In2Reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \In2Reg_reg[7]_0\(5),
      I1 => \In2Reg_reg[7]_0\(7),
      I2 => \In2Reg_reg[7]_0\(6),
      I3 => \In2Reg_reg[7]_0\(4),
      O => SwitchOut22(4)
    );
\In2Reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut22(0),
      Q => \In2Reg_reg_n_0_[0]\
    );
\In2Reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut22(1),
      Q => \In2Reg_reg_n_0_[1]\
    );
\In2Reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut22(2),
      Q => \In2Reg_reg_n_0_[2]\
    );
\In2Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut22(3),
      Q => \In2Reg_reg_n_0_[3]\
    );
\In2Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut22(4),
      Q => \In2Reg_reg_n_0_[4]\
    );
\In2Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In2Reg_reg[7]_0\(5),
      Q => \In2Reg_reg_n_0_[5]\
    );
\In2Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In2Reg_reg[7]_0\(6),
      Q => \In2Reg_reg_n_0_[6]\
    );
\In2Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In2Reg_reg[7]_0\(7),
      Q => \In2Reg_reg_n_0_[7]\
    );
\In3Reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(0),
      O => SwitchOut23(0)
    );
\In3Reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(1),
      O => SwitchOut23(1)
    );
\In3Reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(2),
      O => SwitchOut23(2)
    );
\In3Reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(3),
      O => SwitchOut23(3)
    );
\In3Reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(6),
      I3 => Q(4),
      O => SwitchOut23(4)
    );
\In3Reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut23(0),
      Q => \In3Reg_reg_n_0_[0]\
    );
\In3Reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut23(1),
      Q => \In3Reg_reg_n_0_[1]\
    );
\In3Reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut23(2),
      Q => \In3Reg_reg_n_0_[2]\
    );
\In3Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut23(3),
      Q => \In3Reg_reg_n_0_[3]\
    );
\In3Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => SwitchOut23(4),
      Q => \In3Reg_reg_n_0_[4]\
    );
\In3Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(5),
      Q => \In3Reg_reg_n_0_[5]\
    );
\In3Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(6),
      Q => \In3Reg_reg_n_0_[6]\
    );
\In3Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => Q(7),
      Q => \In3Reg_reg_n_0_[7]\
    );
hEndInReg_reg_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEndInReg_reg_c_0,
      Q => hEndInReg_reg_c_n_0
    );
u_ycbcr2rgbCore_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_YCbCr2RGBCore
     port map (
      Color_Space_Converter_out2_valid => Color_Space_Converter_out2_valid,
      E(0) => E(0),
      IPCORE_CLK => IPCORE_CLK,
      Q(7) => \In3Reg_reg_n_0_[7]\,
      Q(6) => \In3Reg_reg_n_0_[6]\,
      Q(5) => \In3Reg_reg_n_0_[5]\,
      Q(4) => \In3Reg_reg_n_0_[4]\,
      Q(3) => \In3Reg_reg_n_0_[3]\,
      Q(2) => \In3Reg_reg_n_0_[2]\,
      Q(1) => \In3Reg_reg_n_0_[1]\,
      Q(0) => \In3Reg_reg_n_0_[0]\,
      ctrlOut_valid => ctrlOut_valid,
      hEnd_reg_reg_c_0 => hEndInReg_reg_c_n_0,
      \intdelay_reg_reg[6]_0\ => \intdelay_reg_reg[6]\,
      \multiInDelay11_reg_reg[0][7]_0\(7) => \In1Reg_reg_n_0_[7]\,
      \multiInDelay11_reg_reg[0][7]_0\(6) => \In1Reg_reg_n_0_[6]\,
      \multiInDelay11_reg_reg[0][7]_0\(5) => \In1Reg_reg_n_0_[5]\,
      \multiInDelay11_reg_reg[0][7]_0\(4) => \In1Reg_reg_n_0_[4]\,
      \multiInDelay11_reg_reg[0][7]_0\(3) => \In1Reg_reg_n_0_[3]\,
      \multiInDelay11_reg_reg[0][7]_0\(2) => \In1Reg_reg_n_0_[2]\,
      \multiInDelay11_reg_reg[0][7]_0\(1) => \In1Reg_reg_n_0_[1]\,
      \multiInDelay11_reg_reg[0][7]_0\(0) => \In1Reg_reg_n_0_[0]\,
      \multiInDelay22_reg_reg[0][7]_0\(7) => \In2Reg_reg_n_0_[7]\,
      \multiInDelay22_reg_reg[0][7]_0\(6) => \In2Reg_reg_n_0_[6]\,
      \multiInDelay22_reg_reg[0][7]_0\(5) => \In2Reg_reg_n_0_[5]\,
      \multiInDelay22_reg_reg[0][7]_0\(4) => \In2Reg_reg_n_0_[4]\,
      \multiInDelay22_reg_reg[0][7]_0\(3) => \In2Reg_reg_n_0_[3]\,
      \multiInDelay22_reg_reg[0][7]_0\(2) => \In2Reg_reg_n_0_[2]\,
      \multiInDelay22_reg_reg[0][7]_0\(1) => \In2Reg_reg_n_0_[1]\,
      \multiInDelay22_reg_reg[0][7]_0\(0) => \In2Reg_reg_n_0_[0]\,
      \multiOutDelay11_reg_reg[1][0]_0\ => \multiOutDelay11_reg_reg[1][0]\,
      \multiOutDelay13_reg_reg[1][0]_0\ => \multiOutDelay13_reg_reg[1][0]\,
      \multiOutDelay22_reg_reg[1][0]_0\ => \multiOutDelay22_reg_reg[1][0]\,
      \multiOutDelay23_reg_reg[1][0]_0\ => \multiOutDelay23_reg_reg[1][0]\,
      \multiOutDelay32_reg_reg[1][0]_0\ => \multiOutDelay32_reg_reg[1][0]\,
      reset_out => reset_out,
      top_user_ctrl_hEnd_1 => top_user_ctrl_hEnd_1,
      user_ctrl_hEnd => user_ctrl_hEnd,
      user_ctrl_vStart => user_ctrl_vStart,
      user_pixel(23 downto 0) => user_pixel(23 downto 0),
      \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_0\ => \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6\,
      \vStart_reg_reg[7]_0\ => \vStart_reg_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi4_stream_video_master is
  port (
    out_valid_reg : out STD_LOGIC;
    AXI4_Stream_Video_Master_TLAST : out STD_LOGIC;
    AXI4_Stream_Video_Master_TUSER : out STD_LOGIC;
    internal_ready_delayed : out STD_LOGIC;
    auto_ready_axi4_stream_video_master : out STD_LOGIC;
    \fifo_sample_count_reg[2]\ : out STD_LOGIC;
    top_user_ctrl_valid_1 : out STD_LOGIC;
    \fifo_sample_count_reg[1]\ : out STD_LOGIC;
    AXI4_Stream_Video_Master_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    adapter_in_valid_out : in STD_LOGIC;
    ctrlOut_valid : in STD_LOGIC;
    user_pixel : in STD_LOGIC_VECTOR ( 23 downto 0 );
    user_ctrl_hEnd : in STD_LOGIC;
    user_ctrl_vStart : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi4_stream_video_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi4_stream_video_master is
  signal \^auto_ready_axi4_stream_video_master\ : STD_LOGIC;
  signal \^internal_ready_delayed\ : STD_LOGIC;
begin
  auto_ready_axi4_stream_video_master <= \^auto_ready_axi4_stream_video_master\;
  internal_ready_delayed <= \^internal_ready_delayed\;
\intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^internal_ready_delayed\,
      I1 => adapter_in_valid_out,
      O => top_user_ctrl_valid_1
    );
internal_ready_delayed_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => \^auto_ready_axi4_stream_video_master\,
      Q => \^internal_ready_delayed\
    );
u_Segmentat_ip_fifo_data_OUT_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_data_OUT
     port map (
      AXI4_Stream_Video_Master_TDATA(31 downto 0) => AXI4_Stream_Video_Master_TDATA(31 downto 0),
      AXI4_Stream_Video_Master_TREADY => AXI4_Stream_Video_Master_TREADY,
      IPCORE_CLK => IPCORE_CLK,
      auto_ready_axi4_stream_video_master => \^auto_ready_axi4_stream_video_master\,
      ctrlOut_valid => ctrlOut_valid,
      \fifo_back_indx_reg[0]_0\ => \^internal_ready_delayed\,
      \fifo_sample_count_reg[1]_0\ => \fifo_sample_count_reg[1]\,
      \fifo_sample_count_reg[2]_0\ => \fifo_sample_count_reg[2]\,
      out_valid_reg_0 => out_valid_reg,
      reset_out => reset_out,
      user_pixel(23 downto 0) => user_pixel(23 downto 0)
    );
u_Segmentat_ip_fifo_eol_out_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_eol_out
     port map (
      AXI4_Stream_Video_Master_TLAST => AXI4_Stream_Video_Master_TLAST,
      AXI4_Stream_Video_Master_TREADY => AXI4_Stream_Video_Master_TREADY,
      IPCORE_CLK => IPCORE_CLK,
      ctrlOut_valid => ctrlOut_valid,
      \fifo_back_indx_reg[0]_0\ => \^internal_ready_delayed\,
      reset_out => reset_out,
      user_ctrl_hEnd => user_ctrl_hEnd
    );
u_Segmentat_ip_fifo_sof_out_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_sof_out
     port map (
      AXI4_Stream_Video_Master_TREADY => AXI4_Stream_Video_Master_TREADY,
      AXI4_Stream_Video_Master_TUSER => AXI4_Stream_Video_Master_TUSER,
      IPCORE_CLK => IPCORE_CLK,
      ctrlOut_valid => ctrlOut_valid,
      \fifo_back_indx_reg[0]_0\ => \^internal_ready_delayed\,
      reset_out => reset_out,
      user_ctrl_vStart => user_ctrl_vStart
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi4_stream_video_slave is
  port (
    top_user_ctrl_hEnd_1 : out STD_LOGIC;
    top_user_ctrl_vStart_1 : out STD_LOGIC;
    adapter_in_valid_out : out STD_LOGIC;
    AXI4_Stream_Video_Slave_TREADY : out STD_LOGIC;
    \data_out_2_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hlength_1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \numoflines_1_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \vlength_1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vlength_1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    fifo_rd_ack_reg_0 : in STD_LOGIC;
    fifo_rd_ack_reg_1 : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TLAST : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TUSER : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi4_stream_video_slave;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi4_stream_video_slave is
  signal Out_1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_buf : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_buf_delay1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal fifo_rd_ack : STD_LOGIC;
  signal out_valid : STD_LOGIC;
  signal stream_in_user_eol : STD_LOGIC;
  signal stream_in_user_ready : STD_LOGIC;
  signal stream_in_user_sof : STD_LOGIC;
  signal stream_in_user_valid : STD_LOGIC;
  signal \u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/cond54\ : STD_LOGIC;
  signal \u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/p_7_in\ : STD_LOGIC;
begin
fifo_rd_ack_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => reset_out,
      D => stream_in_user_ready,
      Q => fifo_rd_ack
    );
u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_adapter_in
     port map (
      D(23 downto 0) => data_buf(23 downto 0),
      E(0) => E(0),
      IPCORE_CLK => IPCORE_CLK,
      Q(12 downto 0) => Q(12 downto 0),
      S(3 downto 0) => S(3 downto 0),
      adapter_in_valid_out => adapter_in_valid_out,
      cond54 => \u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/cond54\,
      \data_buf_delay_1_reg[23]\(23 downto 0) => data_buf_delay1(23 downto 0),
      \data_out_2_reg[23]\(23 downto 0) => \data_out_2_reg[23]\(23 downto 0),
      \data_reg_reg[23]\(23 downto 0) => Out_1(23 downto 0),
      fifo_rd_ack => fifo_rd_ack,
      fifo_rd_ack_reg => fifo_rd_ack_reg_0,
      fifo_rd_ack_reg_0 => fifo_rd_ack_reg_1,
      \hlength_1_reg[11]\(3 downto 0) => \hlength_1_reg[11]\(3 downto 0),
      \hlength_1_reg[12]\(0) => \hlength_1_reg[12]\(0),
      \hlength_1_reg[7]\(3 downto 0) => \hlength_1_reg[7]\(3 downto 0),
      \numoflines_1_reg[12]\(12 downto 0) => \numoflines_1_reg[12]\(12 downto 0),
      out_valid => out_valid,
      p_7_in => \u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/p_7_in\,
      reset_out => reset_out,
      stream_in_user_eol => stream_in_user_eol,
      stream_in_user_ready => stream_in_user_ready,
      stream_in_user_sof => stream_in_user_sof,
      stream_in_user_valid => stream_in_user_valid,
      top_user_ctrl_hEnd_1 => top_user_ctrl_hEnd_1,
      top_user_ctrl_vStart_1 => top_user_ctrl_vStart_1,
      \vlength_1_reg[11]\(3 downto 0) => \vlength_1_reg[11]\(3 downto 0),
      \vlength_1_reg[12]\(0) => \vlength_1_reg[12]\(0),
      \vlength_1_reg[3]\(3 downto 0) => \vlength_1_reg[3]\(3 downto 0),
      \vlength_1_reg[7]\(3 downto 0) => \vlength_1_reg[7]\(3 downto 0)
    );
u_Segmentat_ip_fifo_data_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_data
     port map (
      AXI4_Stream_Video_Slave_TDATA(23 downto 0) => AXI4_Stream_Video_Slave_TDATA(23 downto 0),
      AXI4_Stream_Video_Slave_TREADY => AXI4_Stream_Video_Slave_TREADY,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      D(23 downto 0) => data_buf(23 downto 0),
      IPCORE_CLK => IPCORE_CLK,
      Q(23 downto 0) => Out_1(23 downto 0),
      cond54 => \u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/cond54\,
      \data_buf_delay_1_reg[23]\(23 downto 0) => data_buf_delay1(23 downto 0),
      fifo_rd_ack => fifo_rd_ack,
      out_valid => out_valid,
      p_7_in => \u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/p_7_in\,
      reset_out => reset_out,
      stream_in_user_eol => stream_in_user_eol,
      stream_in_user_sof => stream_in_user_sof,
      stream_in_user_valid => stream_in_user_valid
    );
u_Segmentat_ip_fifo_eol_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_eol
     port map (
      AXI4_Stream_Video_Slave_TLAST => AXI4_Stream_Video_Slave_TLAST,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      IPCORE_CLK => IPCORE_CLK,
      fifo_rd_ack => fifo_rd_ack,
      reset_out => reset_out,
      stream_in_user_eol => stream_in_user_eol
    );
u_Segmentat_ip_fifo_sof_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_fifo_sof
     port map (
      AXI4_Stream_Video_Slave_TUSER => AXI4_Stream_Video_Slave_TUSER,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      IPCORE_CLK => IPCORE_CLK,
      fifo_rd_ack => fifo_rd_ack,
      reset_out => reset_out,
      stream_in_user_sof => stream_in_user_sof
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Color_Space_Converter1 is
  port (
    user_ctrl_hEnd : out STD_LOGIC;
    user_ctrl_vStart : out STD_LOGIC;
    ctrlOut_valid : out STD_LOGIC;
    user_pixel : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    hEndInReg_reg_c_0 : in STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    Color_Space_Converter_out2_valid : in STD_LOGIC;
    \intdelay_reg_reg[6]\ : in STD_LOGIC;
    top_user_ctrl_hEnd_1 : in STD_LOGIC;
    \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6\ : in STD_LOGIC;
    \multiOutDelay13_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \In1Reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \In2Reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Color_Space_Converter1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Color_Space_Converter1 is
  signal \In1Reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \In1Reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \In1Reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \In1Reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \In1Reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \In2Reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \In3Reg_reg_n_0_[4]\ : STD_LOGIC;
  signal SwitchOut21 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal SwitchOut22 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal SwitchOut23 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal hEndInReg_reg_c_n_0 : STD_LOGIC;
begin
\In1Reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(0),
      Q => \In1Reg_reg_n_0_[0]\
    );
\In1Reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(1),
      Q => \In1Reg_reg_n_0_[1]\
    );
\In1Reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(2),
      Q => \In1Reg_reg_n_0_[2]\
    );
\In1Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(3),
      Q => \In1Reg_reg_n_0_[3]\
    );
\In1Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(4),
      Q => \In1Reg_reg_n_0_[4]\
    );
\In1Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(5),
      Q => SwitchOut21(5)
    );
\In1Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(6),
      Q => SwitchOut21(6)
    );
\In1Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In1Reg_reg[7]_0\(7),
      Q => SwitchOut21(7)
    );
\In2Reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In2Reg_reg[7]_0\(0),
      Q => \In2Reg_reg_n_0_[0]\
    );
\In2Reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In2Reg_reg[7]_0\(1),
      Q => \In2Reg_reg_n_0_[1]\
    );
\In2Reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In2Reg_reg[7]_0\(2),
      Q => \In2Reg_reg_n_0_[2]\
    );
\In2Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In2Reg_reg[7]_0\(3),
      Q => \In2Reg_reg_n_0_[3]\
    );
\In2Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In2Reg_reg[7]_0\(4),
      Q => \In2Reg_reg_n_0_[4]\
    );
\In2Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In2Reg_reg[7]_0\(5),
      Q => SwitchOut22(5)
    );
\In2Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In2Reg_reg[7]_0\(6),
      Q => SwitchOut22(6)
    );
\In2Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => \In2Reg_reg[7]_0\(7),
      Q => SwitchOut22(7)
    );
\In3Reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(0),
      Q => \In3Reg_reg_n_0_[0]\
    );
\In3Reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(1),
      Q => \In3Reg_reg_n_0_[1]\
    );
\In3Reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(2),
      Q => \In3Reg_reg_n_0_[2]\
    );
\In3Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(3),
      Q => \In3Reg_reg_n_0_[3]\
    );
\In3Reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(4),
      Q => \In3Reg_reg_n_0_[4]\
    );
\In3Reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(5),
      Q => SwitchOut23(5)
    );
\In3Reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(6),
      Q => SwitchOut23(6)
    );
\In3Reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => D(7),
      Q => SwitchOut23(7)
    );
hEndInReg_reg_c: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => E(0),
      CLR => reset_out,
      D => hEndInReg_reg_c_0,
      Q => hEndInReg_reg_c_n_0
    );
u_ycbcr2rgbNet_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_YCBCR2RGB
     port map (
      Color_Space_Converter_out2_valid => Color_Space_Converter_out2_valid,
      E(0) => E(0),
      IPCORE_CLK => IPCORE_CLK,
      \In1Reg_reg[7]_0\(7 downto 5) => SwitchOut21(7 downto 5),
      \In1Reg_reg[7]_0\(4) => \In1Reg_reg_n_0_[4]\,
      \In1Reg_reg[7]_0\(3) => \In1Reg_reg_n_0_[3]\,
      \In1Reg_reg[7]_0\(2) => \In1Reg_reg_n_0_[2]\,
      \In1Reg_reg[7]_0\(1) => \In1Reg_reg_n_0_[1]\,
      \In1Reg_reg[7]_0\(0) => \In1Reg_reg_n_0_[0]\,
      \In2Reg_reg[7]_0\(7 downto 5) => SwitchOut22(7 downto 5),
      \In2Reg_reg[7]_0\(4) => \In2Reg_reg_n_0_[4]\,
      \In2Reg_reg[7]_0\(3) => \In2Reg_reg_n_0_[3]\,
      \In2Reg_reg[7]_0\(2) => \In2Reg_reg_n_0_[2]\,
      \In2Reg_reg[7]_0\(1) => \In2Reg_reg_n_0_[1]\,
      \In2Reg_reg[7]_0\(0) => \In2Reg_reg_n_0_[0]\,
      Q(7 downto 5) => SwitchOut23(7 downto 5),
      Q(4) => \In3Reg_reg_n_0_[4]\,
      Q(3) => \In3Reg_reg_n_0_[3]\,
      Q(2) => \In3Reg_reg_n_0_[2]\,
      Q(1) => \In3Reg_reg_n_0_[1]\,
      Q(0) => \In3Reg_reg_n_0_[0]\,
      ctrlOut_valid => ctrlOut_valid,
      hEndInReg_reg_c_0 => hEndInReg_reg_c_n_0,
      \intdelay_reg_reg[6]\ => \intdelay_reg_reg[6]\,
      \multiOutDelay11_reg_reg[1][0]\ => \multiOutDelay11_reg_reg[1][0]\,
      \multiOutDelay13_reg_reg[1][0]\ => \multiOutDelay13_reg_reg[1][0]\,
      \multiOutDelay22_reg_reg[1][0]\ => \multiOutDelay22_reg_reg[1][0]\,
      \multiOutDelay23_reg_reg[1][0]\ => \multiOutDelay23_reg_reg[1][0]\,
      \multiOutDelay32_reg_reg[1][0]\ => \multiOutDelay32_reg_reg[1][0]\,
      reset_out => reset_out,
      top_user_ctrl_hEnd_1 => top_user_ctrl_hEnd_1,
      user_ctrl_hEnd => user_ctrl_hEnd,
      user_ctrl_vStart => user_ctrl_vStart,
      user_pixel(23 downto 0) => user_pixel(23 downto 0),
      \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6\ => \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6\,
      \vStart_reg_reg[7]\ => hEndInReg_reg_c_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_K_Means is
  port (
    \vStart_reg_reg[7]\ : out STD_LOGIC;
    user_ctrl_hEnd : out STD_LOGIC;
    user_ctrl_vStart : out STD_LOGIC;
    validOut_1_reg_rep : out STD_LOGIC;
    user_pixel : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ctrlOut_valid : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    top_user_ctrl_valid_1 : in STD_LOGIC;
    top_user_ctrl_vStart_1 : in STD_LOGIC;
    top_user_ctrl_hEnd_1 : in STD_LOGIC;
    \multiOutDelay13_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay12_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay21_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay33_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay31_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay13_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][0]\ : in STD_LOGIC;
    \In1Reg_reg[7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Delay5_bypass_delay_reg[2][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    HDL_Counter_out10 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_K_Means;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_K_Means is
  signal Color_Space_Converter_out1_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Color_Space_Converter_out1_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Color_Space_Converter_out1_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Color_Space_Converter_out2_valid : STD_LOGIC;
  signal Comparisons_out1_0 : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal Comparisons_out1_1 : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal Comparisons_out1_2 : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \Delay1_bypass_delay_reg[0]_40\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay1_bypass_delay_reg[1]_42\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay1_bypass_delay_reg[2]_44\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay1_reg_reg[0]_39\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay1_reg_reg[1]_41\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay1_reg_reg[2]_43\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay4_bypass_delay_reg[0]_46\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay4_bypass_delay_reg[1]_48\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay4_bypass_delay_reg[2]_50\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay4_reg_reg[0]_45\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay4_reg_reg[1]_47\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay4_reg_reg[2]_49\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay5_bypass_delay_reg[0]_52\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay5_bypass_delay_reg[1]_54\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay5_bypass_delay_reg[2]_56\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay5_reg_reg[0]_51\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay5_reg_reg[1]_53\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay5_reg_reg[2]_55\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay_bypass_delay_reg[0]_34\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay_bypass_delay_reg[1]_36\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay_bypass_delay_reg[2]_38\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay_reg_reg[0]_33\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay_reg_reg[1]_35\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Delay_reg_reg[2]_37\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \In1Reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \In2Reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \In3Reg[7]_i_3_n_0\ : STD_LOGIC;
  signal Relational_Operator1_relop1 : STD_LOGIC;
  signal Relational_Operator2_relop1 : STD_LOGIC;
  signal Relational_Operator_relop1 : STD_LOGIC;
  signal \Switch1_out1[0]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Switch1_out1[1]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Switch1_out1[2]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Switch3_out1[0]_12\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \Switch3_out1[1]_14\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \Switch3_out1[2]_16\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \Switch4_out1[0]_13\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \Switch4_out1[1]_15\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \Switch4_out1[2]_17\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal u_Clustering_n_244 : STD_LOGIC;
  signal u_Clustering_n_245 : STD_LOGIC;
  signal u_Clustering_n_246 : STD_LOGIC;
  signal u_Clustering_n_247 : STD_LOGIC;
  signal u_Clustering_n_248 : STD_LOGIC;
  signal u_Clustering_n_249 : STD_LOGIC;
  signal u_Clustering_n_250 : STD_LOGIC;
  signal u_Clustering_n_251 : STD_LOGIC;
  signal u_Clustering_n_252 : STD_LOGIC;
  signal u_Clustering_n_253 : STD_LOGIC;
  signal u_Clustering_n_254 : STD_LOGIC;
  signal u_Clustering_n_255 : STD_LOGIC;
  signal u_Clustering_n_266 : STD_LOGIC;
  signal u_Clustering_n_277 : STD_LOGIC;
  signal u_Clustering_n_278 : STD_LOGIC;
  signal u_Clustering_n_279 : STD_LOGIC;
  signal u_Clustering_n_280 : STD_LOGIC;
  signal u_Clustering_n_281 : STD_LOGIC;
  signal u_Clustering_n_282 : STD_LOGIC;
  signal u_Clustering_n_283 : STD_LOGIC;
  signal u_Clustering_n_284 : STD_LOGIC;
  signal u_Clustering_n_285 : STD_LOGIC;
  signal u_Clustering_n_286 : STD_LOGIC;
  signal u_Clustering_n_287 : STD_LOGIC;
  signal u_Clustering_n_288 : STD_LOGIC;
  signal u_Clustering_n_299 : STD_LOGIC;
  signal u_Clustering_n_310 : STD_LOGIC;
  signal u_Clustering_n_311 : STD_LOGIC;
  signal u_Clustering_n_312 : STD_LOGIC;
  signal u_Clustering_n_313 : STD_LOGIC;
  signal u_Clustering_n_314 : STD_LOGIC;
  signal u_Clustering_n_315 : STD_LOGIC;
  signal u_Clustering_n_316 : STD_LOGIC;
  signal u_Clustering_n_317 : STD_LOGIC;
  signal u_Clustering_n_318 : STD_LOGIC;
  signal u_Clustering_n_319 : STD_LOGIC;
  signal u_Clustering_n_320 : STD_LOGIC;
  signal u_Clustering_n_321 : STD_LOGIC;
  signal u_Clustering_n_332 : STD_LOGIC;
  signal u_Clustering_n_343 : STD_LOGIC;
  signal u_Clustering_n_344 : STD_LOGIC;
  signal u_Clustering_n_345 : STD_LOGIC;
  signal u_Clustering_n_346 : STD_LOGIC;
  signal u_Clustering_n_347 : STD_LOGIC;
  signal u_Clustering_n_348 : STD_LOGIC;
  signal u_Clustering_n_349 : STD_LOGIC;
  signal u_Clustering_n_350 : STD_LOGIC;
  signal u_Clustering_n_351 : STD_LOGIC;
  signal u_Clustering_n_352 : STD_LOGIC;
  signal u_Clustering_n_353 : STD_LOGIC;
  signal u_Clustering_n_354 : STD_LOGIC;
  signal u_Clustering_n_365 : STD_LOGIC;
  signal u_Color_Space_Converter_n_0 : STD_LOGIC;
  signal u_Color_Space_Converter_n_1 : STD_LOGIC;
  signal u_Color_Space_Converter_n_100 : STD_LOGIC;
  signal u_Color_Space_Converter_n_101 : STD_LOGIC;
  signal u_Color_Space_Converter_n_102 : STD_LOGIC;
  signal u_Color_Space_Converter_n_103 : STD_LOGIC;
  signal u_Color_Space_Converter_n_112 : STD_LOGIC;
  signal u_Color_Space_Converter_n_121 : STD_LOGIC;
  signal u_Color_Space_Converter_n_122 : STD_LOGIC;
  signal u_Color_Space_Converter_n_123 : STD_LOGIC;
  signal u_Color_Space_Converter_n_124 : STD_LOGIC;
  signal u_Color_Space_Converter_n_125 : STD_LOGIC;
  signal u_Color_Space_Converter_n_126 : STD_LOGIC;
  signal u_Color_Space_Converter_n_127 : STD_LOGIC;
  signal u_Color_Space_Converter_n_128 : STD_LOGIC;
  signal u_Color_Space_Converter_n_129 : STD_LOGIC;
  signal u_Color_Space_Converter_n_130 : STD_LOGIC;
  signal u_Color_Space_Converter_n_139 : STD_LOGIC;
  signal u_Color_Space_Converter_n_40 : STD_LOGIC;
  signal u_Color_Space_Converter_n_41 : STD_LOGIC;
  signal u_Color_Space_Converter_n_42 : STD_LOGIC;
  signal u_Color_Space_Converter_n_43 : STD_LOGIC;
  signal u_Color_Space_Converter_n_44 : STD_LOGIC;
  signal u_Color_Space_Converter_n_45 : STD_LOGIC;
  signal u_Color_Space_Converter_n_46 : STD_LOGIC;
  signal u_Color_Space_Converter_n_47 : STD_LOGIC;
  signal u_Color_Space_Converter_n_48 : STD_LOGIC;
  signal u_Color_Space_Converter_n_49 : STD_LOGIC;
  signal u_Color_Space_Converter_n_5 : STD_LOGIC;
  signal u_Color_Space_Converter_n_58 : STD_LOGIC;
  signal u_Color_Space_Converter_n_6 : STD_LOGIC;
  signal u_Color_Space_Converter_n_67 : STD_LOGIC;
  signal u_Color_Space_Converter_n_68 : STD_LOGIC;
  signal u_Color_Space_Converter_n_69 : STD_LOGIC;
  signal u_Color_Space_Converter_n_7 : STD_LOGIC;
  signal u_Color_Space_Converter_n_70 : STD_LOGIC;
  signal u_Color_Space_Converter_n_71 : STD_LOGIC;
  signal u_Color_Space_Converter_n_72 : STD_LOGIC;
  signal u_Color_Space_Converter_n_73 : STD_LOGIC;
  signal u_Color_Space_Converter_n_74 : STD_LOGIC;
  signal u_Color_Space_Converter_n_75 : STD_LOGIC;
  signal u_Color_Space_Converter_n_76 : STD_LOGIC;
  signal u_Color_Space_Converter_n_85 : STD_LOGIC;
  signal u_Color_Space_Converter_n_94 : STD_LOGIC;
  signal u_Color_Space_Converter_n_95 : STD_LOGIC;
  signal u_Color_Space_Converter_n_96 : STD_LOGIC;
  signal u_Color_Space_Converter_n_97 : STD_LOGIC;
  signal u_Color_Space_Converter_n_98 : STD_LOGIC;
  signal u_Color_Space_Converter_n_99 : STD_LOGIC;
  signal \u_SSE1/A\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_SSE1/Add_out1\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_SSE2/A\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_SSE2/Add_out1\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_SSE3/A\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_SSE3/Add_out1\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_SSE4/A\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_SSE4/Add_out1\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^vstart_reg_reg[7]\ : STD_LOGIC;
  signal \^validout_1_reg_rep\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \In1Reg[5]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \In1Reg[6]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \In2Reg[5]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \In2Reg[6]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \In3Reg[5]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \In3Reg[6]_i_1\ : label is "soft_lutpair353";
begin
  \vStart_reg_reg[7]\ <= \^vstart_reg_reg[7]\;
  validOut_1_reg_rep <= \^validout_1_reg_rep\;
\In1Reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Comparisons_out1_0(8),
      I1 => Comparisons_out1_0(7),
      O => \Switch1_out1[0]_10\(0)
    );
\In1Reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \In1Reg[7]_i_3_n_0\,
      I1 => Comparisons_out1_0(13),
      O => \Switch1_out1[0]_10\(5)
    );
\In1Reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \In1Reg[7]_i_3_n_0\,
      I1 => Comparisons_out1_0(13),
      I2 => Comparisons_out1_0(14),
      O => \Switch1_out1[0]_10\(6)
    );
\In1Reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F8080807F80"
    )
        port map (
      I0 => Comparisons_out1_0(13),
      I1 => \In1Reg[7]_i_3_n_0\,
      I2 => Comparisons_out1_0(14),
      I3 => \Switch4_out1[0]_13\(15),
      I4 => Relational_Operator2_relop1,
      I5 => \Switch3_out1[0]_12\(15),
      O => \Switch1_out1[0]_10\(7)
    );
\In1Reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Comparisons_out1_0(12),
      I1 => Comparisons_out1_0(10),
      I2 => Comparisons_out1_0(7),
      I3 => Comparisons_out1_0(8),
      I4 => Comparisons_out1_0(9),
      I5 => Comparisons_out1_0(11),
      O => \In1Reg[7]_i_3_n_0\
    );
\In2Reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Comparisons_out1_1(8),
      I1 => Comparisons_out1_1(7),
      O => \Switch1_out1[1]_11\(0)
    );
\In2Reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \In2Reg[7]_i_3_n_0\,
      I1 => Comparisons_out1_1(13),
      O => \Switch1_out1[1]_11\(5)
    );
\In2Reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \In2Reg[7]_i_3_n_0\,
      I1 => Comparisons_out1_1(13),
      I2 => Comparisons_out1_1(14),
      O => \Switch1_out1[1]_11\(6)
    );
\In2Reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F8080807F80"
    )
        port map (
      I0 => Comparisons_out1_1(13),
      I1 => \In2Reg[7]_i_3_n_0\,
      I2 => Comparisons_out1_1(14),
      I3 => \Switch4_out1[1]_15\(15),
      I4 => Relational_Operator2_relop1,
      I5 => \Switch3_out1[1]_14\(15),
      O => \Switch1_out1[1]_11\(7)
    );
\In2Reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Comparisons_out1_1(12),
      I1 => Comparisons_out1_1(10),
      I2 => Comparisons_out1_1(7),
      I3 => Comparisons_out1_1(8),
      I4 => Comparisons_out1_1(9),
      I5 => Comparisons_out1_1(11),
      O => \In2Reg[7]_i_3_n_0\
    );
\In3Reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Comparisons_out1_2(8),
      I1 => Comparisons_out1_2(7),
      O => \Switch1_out1[2]_9\(0)
    );
\In3Reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \In3Reg[7]_i_3_n_0\,
      I1 => Comparisons_out1_2(13),
      O => \Switch1_out1[2]_9\(5)
    );
\In3Reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \In3Reg[7]_i_3_n_0\,
      I1 => Comparisons_out1_2(13),
      I2 => Comparisons_out1_2(14),
      O => \Switch1_out1[2]_9\(6)
    );
\In3Reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F8080807F80"
    )
        port map (
      I0 => Comparisons_out1_2(13),
      I1 => \In3Reg[7]_i_3_n_0\,
      I2 => Comparisons_out1_2(14),
      I3 => \Switch4_out1[2]_17\(15),
      I4 => Relational_Operator2_relop1,
      I5 => \Switch3_out1[2]_16\(15),
      O => \Switch1_out1[2]_9\(7)
    );
\In3Reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Comparisons_out1_2(12),
      I1 => Comparisons_out1_2(10),
      I2 => Comparisons_out1_2(7),
      I3 => Comparisons_out1_2(8),
      I4 => Comparisons_out1_2(9),
      I5 => Comparisons_out1_2(11),
      O => \In3Reg[7]_i_3_n_0\
    );
u_Clustering: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Clustering
     port map (
      A(9 downto 8) => \u_SSE1/Add_out1\(17 downto 16),
      A(7 downto 0) => \u_SSE1/Add_out1\(7 downto 0),
      Add3_out1(0) => u_Color_Space_Converter_n_58,
      Add3_out1_0(0) => u_Color_Space_Converter_n_85,
      Add3_out1_1(0) => u_Color_Space_Converter_n_112,
      Add3_out1_2(0) => u_Color_Space_Converter_n_139,
      Add4_out1(0) => u_Color_Space_Converter_n_49,
      Add4_out1_0(0) => u_Color_Space_Converter_n_76,
      Add4_out1_1(0) => u_Color_Space_Converter_n_103,
      Add4_out1_2(0) => u_Color_Space_Converter_n_130,
      CO(0) => Relational_Operator1_relop1,
      \Cb_1_reg[7]\(9 downto 8) => \u_SSE1/A\(17 downto 16),
      \Cb_1_reg[7]\(7 downto 0) => \u_SSE1/A\(7 downto 0),
      \Cb_1_reg[7]_0\(9 downto 8) => \u_SSE2/A\(17 downto 16),
      \Cb_1_reg[7]_0\(7 downto 0) => \u_SSE2/A\(7 downto 0),
      \Cb_1_reg[7]_1\(9 downto 8) => \u_SSE3/A\(17 downto 16),
      \Cb_1_reg[7]_1\(7 downto 0) => \u_SSE3/A\(7 downto 0),
      \Cb_1_reg[7]_2\(9 downto 8) => \u_SSE4/A\(17 downto 16),
      \Cb_1_reg[7]_2\(7 downto 0) => \u_SSE4/A\(7 downto 0),
      Color_Space_Converter_out2_valid => Color_Space_Converter_out2_valid,
      Comparisons_out1_0(7 downto 0) => Comparisons_out1_0(14 downto 7),
      Comparisons_out1_1(7 downto 0) => Comparisons_out1_1(14 downto 7),
      Comparisons_out1_2(7 downto 0) => Comparisons_out1_2(14 downto 7),
      \Cr_1_reg[7]\(9) => u_Clustering_n_245,
      \Cr_1_reg[7]\(8) => u_Clustering_n_246,
      \Cr_1_reg[7]\(7) => u_Clustering_n_247,
      \Cr_1_reg[7]\(6) => u_Clustering_n_248,
      \Cr_1_reg[7]\(5) => u_Clustering_n_249,
      \Cr_1_reg[7]\(4) => u_Clustering_n_250,
      \Cr_1_reg[7]\(3) => u_Clustering_n_251,
      \Cr_1_reg[7]\(2) => u_Clustering_n_252,
      \Cr_1_reg[7]\(1) => u_Clustering_n_253,
      \Cr_1_reg[7]\(0) => u_Clustering_n_254,
      \Cr_1_reg[7]_0\(9) => u_Clustering_n_278,
      \Cr_1_reg[7]_0\(8) => u_Clustering_n_279,
      \Cr_1_reg[7]_0\(7) => u_Clustering_n_280,
      \Cr_1_reg[7]_0\(6) => u_Clustering_n_281,
      \Cr_1_reg[7]_0\(5) => u_Clustering_n_282,
      \Cr_1_reg[7]_0\(4) => u_Clustering_n_283,
      \Cr_1_reg[7]_0\(3) => u_Clustering_n_284,
      \Cr_1_reg[7]_0\(2) => u_Clustering_n_285,
      \Cr_1_reg[7]_0\(1) => u_Clustering_n_286,
      \Cr_1_reg[7]_0\(0) => u_Clustering_n_287,
      \Cr_1_reg[7]_1\(9) => u_Clustering_n_311,
      \Cr_1_reg[7]_1\(8) => u_Clustering_n_312,
      \Cr_1_reg[7]_1\(7) => u_Clustering_n_313,
      \Cr_1_reg[7]_1\(6) => u_Clustering_n_314,
      \Cr_1_reg[7]_1\(5) => u_Clustering_n_315,
      \Cr_1_reg[7]_1\(4) => u_Clustering_n_316,
      \Cr_1_reg[7]_1\(3) => u_Clustering_n_317,
      \Cr_1_reg[7]_1\(2) => u_Clustering_n_318,
      \Cr_1_reg[7]_1\(1) => u_Clustering_n_319,
      \Cr_1_reg[7]_1\(0) => u_Clustering_n_320,
      \Cr_1_reg[7]_2\(9) => u_Clustering_n_344,
      \Cr_1_reg[7]_2\(8) => u_Clustering_n_345,
      \Cr_1_reg[7]_2\(7) => u_Clustering_n_346,
      \Cr_1_reg[7]_2\(6) => u_Clustering_n_347,
      \Cr_1_reg[7]_2\(5) => u_Clustering_n_348,
      \Cr_1_reg[7]_2\(4) => u_Clustering_n_349,
      \Cr_1_reg[7]_2\(3) => u_Clustering_n_350,
      \Cr_1_reg[7]_2\(2) => u_Clustering_n_351,
      \Cr_1_reg[7]_2\(1) => u_Clustering_n_352,
      \Cr_1_reg[7]_2\(0) => u_Clustering_n_353,
      D(3 downto 0) => \Switch1_out1[2]_9\(4 downto 1),
      \Delay1_bypass_delay_reg[0][15]_0\(7 downto 0) => \Delay1_bypass_delay_reg[0]_40\(15 downto 8),
      \Delay1_bypass_delay_reg[1][15]_0\(7 downto 0) => \Delay1_bypass_delay_reg[1]_42\(15 downto 8),
      \Delay1_bypass_delay_reg[2][15]_0\(7 downto 0) => \Delay1_bypass_delay_reg[2]_44\(15 downto 8),
      \Delay1_reg_reg[0][15]_0\(7 downto 0) => \Delay1_reg_reg[0]_39\(15 downto 8),
      \Delay1_reg_reg[1][15]_0\(7 downto 0) => \Delay1_reg_reg[1]_41\(15 downto 8),
      \Delay1_reg_reg[2][15]_0\(7 downto 0) => \Delay1_reg_reg[2]_43\(15 downto 8),
      \Delay4_bypass_delay_reg[0][15]_0\(7 downto 0) => \Delay4_bypass_delay_reg[0]_46\(15 downto 8),
      \Delay4_bypass_delay_reg[1][15]_0\(7 downto 0) => \Delay4_bypass_delay_reg[1]_48\(15 downto 8),
      \Delay4_bypass_delay_reg[2][15]_0\(7 downto 0) => \Delay4_bypass_delay_reg[2]_50\(15 downto 8),
      \Delay4_reg_reg[0][15]_0\(7 downto 0) => \Delay4_reg_reg[0]_45\(15 downto 8),
      \Delay4_reg_reg[0][15]_1\(0) => \Switch4_out1[0]_13\(15),
      \Delay4_reg_reg[1][15]_0\(7 downto 0) => \Delay4_reg_reg[1]_47\(15 downto 8),
      \Delay4_reg_reg[1][15]_1\(0) => \Switch4_out1[1]_15\(15),
      \Delay4_reg_reg[2][15]_0\(7 downto 0) => \Delay4_reg_reg[2]_49\(15 downto 8),
      \Delay4_reg_reg[2][15]_1\(0) => \Switch4_out1[2]_17\(15),
      \Delay5_bypass_delay_reg[0][15]_0\(7 downto 0) => \Delay5_bypass_delay_reg[0]_52\(15 downto 8),
      \Delay5_bypass_delay_reg[1][15]_0\(7 downto 0) => \Delay5_bypass_delay_reg[1]_54\(15 downto 8),
      \Delay5_bypass_delay_reg[2][0]_0\(0) => \Delay5_bypass_delay_reg[2][0]\(0),
      \Delay5_bypass_delay_reg[2][15]_0\(7 downto 0) => \Delay5_bypass_delay_reg[2]_56\(15 downto 8),
      \Delay5_reg_reg[0][15]_0\(7 downto 0) => \Delay5_reg_reg[0]_51\(15 downto 8),
      \Delay5_reg_reg[1][15]_0\(7 downto 0) => \Delay5_reg_reg[1]_53\(15 downto 8),
      \Delay5_reg_reg[2][15]_0\(7 downto 0) => \Delay5_reg_reg[2]_55\(15 downto 8),
      \Delay_bypass_delay_reg[1][15]_0\(7 downto 0) => \Delay_bypass_delay_reg[1]_36\(15 downto 8),
      \Delay_bypass_delay_reg[2][15]_0\(7 downto 0) => \Delay_bypass_delay_reg[2]_38\(15 downto 8),
      \Delay_reg_reg[0][15]_0\(7 downto 0) => \Delay_reg_reg[0]_33\(15 downto 8),
      \Delay_reg_reg[0][15]_1\(0) => \Switch3_out1[0]_12\(15),
      \Delay_reg_reg[0][16]_0\ => \^vstart_reg_reg[7]\,
      \Delay_reg_reg[1][15]_0\(7 downto 0) => \Delay_reg_reg[1]_35\(15 downto 8),
      \Delay_reg_reg[1][15]_1\(0) => \Switch3_out1[1]_14\(15),
      \Delay_reg_reg[2][15]_0\(7 downto 0) => \Delay_reg_reg[2]_37\(15 downto 8),
      \Delay_reg_reg[2][15]_1\(0) => \Switch3_out1[2]_16\(15),
      HDL_Counter_out10 => HDL_Counter_out10,
      IPCORE_CLK => IPCORE_CLK,
      \In1Reg_reg[4]\(0) => Relational_Operator2_relop1,
      \In1Reg_reg[4]_i_7_0\(3 downto 0) => \Switch1_out1[0]_10\(4 downto 1),
      \In1Reg_reg[7]\(0) => Relational_Operator_relop1,
      \In2Reg_reg[4]_i_7_0\(3 downto 0) => \Switch1_out1[1]_11\(4 downto 1),
      Product_out1(0) => u_Color_Space_Converter_n_40,
      Product_out1_0(0) => u_Color_Space_Converter_n_67,
      Product_out1_1(0) => u_Color_Space_Converter_n_94,
      Product_out1_2(0) => u_Color_Space_Converter_n_121,
      Q(7 downto 0) => \Delay_bypass_delay_reg[0]_34\(15 downto 8),
      \RGB0_35__1\ => u_Color_Space_Converter_n_7,
      RGB2_35 => u_Color_Space_Converter_n_6,
      RGB3_34(7 downto 0) => Color_Space_Converter_out1_0(7 downto 0),
      \RGB3_34__0\(7 downto 0) => Color_Space_Converter_out1_1(7 downto 0),
      \RGB3_34__1\(7 downto 0) => Color_Space_Converter_out1_2(7 downto 0),
      RGB3_35 => u_Color_Space_Converter_n_5,
      RGB3_35_0 => \^validout_1_reg_rep\,
      \Y_1_reg[7]\(9 downto 8) => \u_SSE2/Add_out1\(17 downto 16),
      \Y_1_reg[7]\(7 downto 0) => \u_SSE2/Add_out1\(7 downto 0),
      \Y_1_reg[7]_0\(9 downto 8) => \u_SSE3/Add_out1\(17 downto 16),
      \Y_1_reg[7]_0\(7 downto 0) => \u_SSE3/Add_out1\(7 downto 0),
      \Y_1_reg[7]_1\(9 downto 8) => \u_SSE4/Add_out1\(17 downto 16),
      \Y_1_reg[7]_1\(7 downto 0) => \u_SSE4/Add_out1\(7 downto 0),
      reset_out => reset_out,
      validOut_1_reg_rep(0) => u_Clustering_n_354,
      validOut_1_reg_rep_0(0) => u_Clustering_n_365,
      \validOut_1_reg_rep__0\(0) => u_Clustering_n_321,
      \validOut_1_reg_rep__0_0\(0) => u_Clustering_n_332,
      \validOut_1_reg_rep__0_1\(0) => u_Clustering_n_343,
      \validOut_1_reg_rep__1\(0) => u_Clustering_n_288,
      \validOut_1_reg_rep__1_0\(0) => u_Clustering_n_299,
      \validOut_1_reg_rep__1_1\(0) => u_Clustering_n_310,
      \validOut_1_reg_rep__2\(0) => u_Clustering_n_244,
      \validOut_1_reg_rep__2_0\(0) => u_Clustering_n_255,
      \validOut_1_reg_rep__2_1\(0) => u_Clustering_n_266,
      \validOut_1_reg_rep__2_2\(0) => u_Clustering_n_277
    );
u_Color_Space_Converter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Color_Space_Converter
     port map (
      A(7 downto 0) => \u_SSE1/Add_out1\(15 downto 8),
      Add3_out1(7 downto 0) => \Delay_bypass_delay_reg[1]_36\(15 downto 8),
      Add3_out1_0(7 downto 0) => \Delay_reg_reg[1]_35\(15 downto 8),
      Add3_out1_1(7 downto 0) => \Delay1_bypass_delay_reg[1]_42\(15 downto 8),
      Add3_out1_10(0) => u_Clustering_n_365,
      Add3_out1_2(7 downto 0) => \Delay1_reg_reg[1]_41\(15 downto 8),
      Add3_out1_3(7 downto 0) => \Delay4_bypass_delay_reg[1]_48\(15 downto 8),
      Add3_out1_4(7 downto 0) => \Delay4_reg_reg[1]_47\(15 downto 8),
      Add3_out1_5(7 downto 0) => \Delay5_bypass_delay_reg[1]_54\(15 downto 8),
      Add3_out1_6(7 downto 0) => \Delay5_reg_reg[1]_53\(15 downto 8),
      Add3_out1_7(0) => u_Clustering_n_266,
      Add3_out1_8(0) => u_Clustering_n_299,
      Add3_out1_9(0) => u_Clustering_n_332,
      Add4_out1(7 downto 0) => \Delay_bypass_delay_reg[2]_38\(15 downto 8),
      Add4_out1_0(7 downto 0) => \Delay_reg_reg[2]_37\(15 downto 8),
      Add4_out1_1(7 downto 0) => \Delay1_bypass_delay_reg[2]_44\(15 downto 8),
      Add4_out1_10(0) => u_Clustering_n_354,
      Add4_out1_2(7 downto 0) => \Delay1_reg_reg[2]_43\(15 downto 8),
      Add4_out1_3(7 downto 0) => \Delay4_bypass_delay_reg[2]_50\(15 downto 8),
      Add4_out1_4(7 downto 0) => \Delay4_reg_reg[2]_49\(15 downto 8),
      Add4_out1_5(7 downto 0) => \Delay5_bypass_delay_reg[2]_56\(15 downto 8),
      Add4_out1_6(7 downto 0) => \Delay5_reg_reg[2]_55\(15 downto 8),
      Add4_out1_7(0) => u_Clustering_n_255,
      Add4_out1_8(0) => u_Clustering_n_288,
      Add4_out1_9(0) => u_Clustering_n_321,
      \Cb_1_reg[7]\(7 downto 0) => Color_Space_Converter_out1_1(7 downto 0),
      \Cb_1_reg[7]_0\(7 downto 0) => \u_SSE1/A\(15 downto 8),
      \Cb_1_reg[7]_1\(0) => u_Color_Space_Converter_n_58,
      \Cb_1_reg[7]_2\(7 downto 0) => \u_SSE2/A\(15 downto 8),
      \Cb_1_reg[7]_3\(0) => u_Color_Space_Converter_n_85,
      \Cb_1_reg[7]_4\(7 downto 0) => \u_SSE3/A\(15 downto 8),
      \Cb_1_reg[7]_5\(0) => u_Color_Space_Converter_n_112,
      \Cb_1_reg[7]_6\(7 downto 0) => \u_SSE4/A\(15 downto 8),
      \Cb_1_reg[7]_7\(0) => u_Color_Space_Converter_n_139,
      Color_Space_Converter_out2_valid => Color_Space_Converter_out2_valid,
      \Cr_1_reg[7]\(7 downto 0) => Color_Space_Converter_out1_2(7 downto 0),
      \Cr_1_reg[7]_0\(7) => u_Color_Space_Converter_n_41,
      \Cr_1_reg[7]_0\(6) => u_Color_Space_Converter_n_42,
      \Cr_1_reg[7]_0\(5) => u_Color_Space_Converter_n_43,
      \Cr_1_reg[7]_0\(4) => u_Color_Space_Converter_n_44,
      \Cr_1_reg[7]_0\(3) => u_Color_Space_Converter_n_45,
      \Cr_1_reg[7]_0\(2) => u_Color_Space_Converter_n_46,
      \Cr_1_reg[7]_0\(1) => u_Color_Space_Converter_n_47,
      \Cr_1_reg[7]_0\(0) => u_Color_Space_Converter_n_48,
      \Cr_1_reg[7]_1\(0) => u_Color_Space_Converter_n_49,
      \Cr_1_reg[7]_2\(7) => u_Color_Space_Converter_n_68,
      \Cr_1_reg[7]_2\(6) => u_Color_Space_Converter_n_69,
      \Cr_1_reg[7]_2\(5) => u_Color_Space_Converter_n_70,
      \Cr_1_reg[7]_2\(4) => u_Color_Space_Converter_n_71,
      \Cr_1_reg[7]_2\(3) => u_Color_Space_Converter_n_72,
      \Cr_1_reg[7]_2\(2) => u_Color_Space_Converter_n_73,
      \Cr_1_reg[7]_2\(1) => u_Color_Space_Converter_n_74,
      \Cr_1_reg[7]_2\(0) => u_Color_Space_Converter_n_75,
      \Cr_1_reg[7]_3\(0) => u_Color_Space_Converter_n_76,
      \Cr_1_reg[7]_4\(7) => u_Color_Space_Converter_n_95,
      \Cr_1_reg[7]_4\(6) => u_Color_Space_Converter_n_96,
      \Cr_1_reg[7]_4\(5) => u_Color_Space_Converter_n_97,
      \Cr_1_reg[7]_4\(4) => u_Color_Space_Converter_n_98,
      \Cr_1_reg[7]_4\(3) => u_Color_Space_Converter_n_99,
      \Cr_1_reg[7]_4\(2) => u_Color_Space_Converter_n_100,
      \Cr_1_reg[7]_4\(1) => u_Color_Space_Converter_n_101,
      \Cr_1_reg[7]_4\(0) => u_Color_Space_Converter_n_102,
      \Cr_1_reg[7]_5\(0) => u_Color_Space_Converter_n_103,
      \Cr_1_reg[7]_6\(7) => u_Color_Space_Converter_n_122,
      \Cr_1_reg[7]_6\(6) => u_Color_Space_Converter_n_123,
      \Cr_1_reg[7]_6\(5) => u_Color_Space_Converter_n_124,
      \Cr_1_reg[7]_6\(4) => u_Color_Space_Converter_n_125,
      \Cr_1_reg[7]_6\(3) => u_Color_Space_Converter_n_126,
      \Cr_1_reg[7]_6\(2) => u_Color_Space_Converter_n_127,
      \Cr_1_reg[7]_6\(1) => u_Color_Space_Converter_n_128,
      \Cr_1_reg[7]_6\(0) => u_Color_Space_Converter_n_129,
      \Cr_1_reg[7]_7\(0) => u_Color_Space_Converter_n_130,
      E(0) => E(0),
      IPCORE_CLK => IPCORE_CLK,
      \In1Reg_reg[7]_0\(23 downto 0) => \In1Reg_reg[7]\(23 downto 0),
      Product_out1(7 downto 0) => \Delay_bypass_delay_reg[0]_34\(15 downto 8),
      Product_out1_0(7 downto 0) => \Delay_reg_reg[0]_33\(15 downto 8),
      Product_out1_1(7 downto 0) => \Delay1_bypass_delay_reg[0]_40\(15 downto 8),
      Product_out1_10(0) => u_Clustering_n_343,
      Product_out1_2(7 downto 0) => \Delay1_reg_reg[0]_39\(15 downto 8),
      Product_out1_3(7 downto 0) => \Delay4_bypass_delay_reg[0]_46\(15 downto 8),
      Product_out1_4(7 downto 0) => \Delay4_reg_reg[0]_45\(15 downto 8),
      Product_out1_5(7 downto 0) => \Delay5_bypass_delay_reg[0]_52\(15 downto 8),
      Product_out1_6(7 downto 0) => \Delay5_reg_reg[0]_51\(15 downto 8),
      Product_out1_7(0) => u_Clustering_n_244,
      Product_out1_8(0) => u_Clustering_n_277,
      Product_out1_9(0) => u_Clustering_n_310,
      Q(7 downto 0) => Color_Space_Converter_out1_0(7 downto 0),
      \Y_1_reg[7]\(0) => u_Color_Space_Converter_n_40,
      \Y_1_reg[7]_0\(7 downto 0) => \u_SSE2/Add_out1\(15 downto 8),
      \Y_1_reg[7]_1\(0) => u_Color_Space_Converter_n_67,
      \Y_1_reg[7]_2\(7 downto 0) => \u_SSE3/Add_out1\(15 downto 8),
      \Y_1_reg[7]_3\(0) => u_Color_Space_Converter_n_94,
      \Y_1_reg[7]_4\(7 downto 0) => \u_SSE4/Add_out1\(15 downto 8),
      \Y_1_reg[7]_5\(0) => u_Color_Space_Converter_n_121,
      hEnd_reg_reg_c_5 => u_Color_Space_Converter_n_0,
      hEnd_reg_reg_c_6 => u_Color_Space_Converter_n_1,
      \multiOutDelay11_reg_reg[1][24]\ => \multiOutDelay11_reg_reg[1][24]\,
      \multiOutDelay12_reg_reg[1][24]\ => \multiOutDelay12_reg_reg[1][24]\,
      \multiOutDelay13_reg_reg[1][24]\ => \multiOutDelay13_reg_reg[1][24]\,
      \multiOutDelay21_reg_reg[1][24]\ => \multiOutDelay21_reg_reg[1][24]\,
      \multiOutDelay22_reg_reg[1][24]\ => \multiOutDelay22_reg_reg[1][24]\,
      \multiOutDelay23_reg_reg[1][24]\ => \multiOutDelay23_reg_reg[1][24]\,
      \multiOutDelay31_reg_reg[1][24]\ => \multiOutDelay31_reg_reg[1][24]\,
      \multiOutDelay32_reg_reg[1][24]\ => \multiOutDelay32_reg_reg[1][24]\,
      \multiOutDelay33_reg_reg[1][24]\ => \multiOutDelay33_reg_reg[1][24]\,
      reset_out => reset_out,
      top_user_ctrl_vStart_1 => top_user_ctrl_vStart_1,
      top_user_ctrl_valid_1 => top_user_ctrl_valid_1,
      \vStart_reg_reg[7]\ => \^vstart_reg_reg[7]\,
      validOut_1_reg_rep => \^validout_1_reg_rep\,
      \validOut_1_reg_rep__0\ => u_Color_Space_Converter_n_5,
      \validOut_1_reg_rep__1\ => u_Color_Space_Converter_n_6,
      \validOut_1_reg_rep__2\ => u_Color_Space_Converter_n_7
    );
u_Color_Space_Converter1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Color_Space_Converter1
     port map (
      Color_Space_Converter_out2_valid => Color_Space_Converter_out2_valid,
      D(7 downto 0) => \Switch1_out1[2]_9\(7 downto 0),
      E(0) => E(0),
      IPCORE_CLK => IPCORE_CLK,
      \In1Reg_reg[7]_0\(7 downto 0) => \Switch1_out1[0]_10\(7 downto 0),
      \In2Reg_reg[7]_0\(7 downto 0) => \Switch1_out1[1]_11\(7 downto 0),
      ctrlOut_valid => ctrlOut_valid,
      hEndInReg_reg_c_0 => u_Color_Space_Converter_n_1,
      \intdelay_reg_reg[6]\ => u_Color_Space_Converter_n_0,
      \multiOutDelay11_reg_reg[1][0]\ => \multiOutDelay11_reg_reg[1][0]\,
      \multiOutDelay13_reg_reg[1][0]\ => \multiOutDelay13_reg_reg[1][0]\,
      \multiOutDelay22_reg_reg[1][0]\ => \multiOutDelay22_reg_reg[1][0]\,
      \multiOutDelay23_reg_reg[1][0]\ => \multiOutDelay23_reg_reg[1][0]\,
      \multiOutDelay32_reg_reg[1][0]\ => \multiOutDelay32_reg_reg[1][0]\,
      reset_out => reset_out,
      top_user_ctrl_hEnd_1 => top_user_ctrl_hEnd_1,
      user_ctrl_hEnd => user_ctrl_hEnd,
      user_ctrl_vStart => user_ctrl_vStart,
      user_pixel(23 downto 0) => user_pixel(23 downto 0),
      \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6\ => \^vstart_reg_reg[7]\
    );
u_Comparisons: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Comparisons
     port map (
      A(17 downto 0) => \u_SSE1/Add_out1\(17 downto 0),
      Add3_out1(17 downto 0) => \u_SSE1/A\(17 downto 0),
      Add3_out1_0(17 downto 0) => \u_SSE2/A\(17 downto 0),
      Add3_out1_1(17 downto 0) => \u_SSE3/A\(17 downto 0),
      Add3_out1_2(17 downto 0) => \u_SSE4/A\(17 downto 0),
      Add4_out1(0) => Relational_Operator_relop1,
      Add4_out1_0(0) => Relational_Operator2_relop1,
      Add4_out1_1(17) => u_Clustering_n_245,
      Add4_out1_1(16) => u_Clustering_n_246,
      Add4_out1_1(15) => u_Color_Space_Converter_n_41,
      Add4_out1_1(14) => u_Color_Space_Converter_n_42,
      Add4_out1_1(13) => u_Color_Space_Converter_n_43,
      Add4_out1_1(12) => u_Color_Space_Converter_n_44,
      Add4_out1_1(11) => u_Color_Space_Converter_n_45,
      Add4_out1_1(10) => u_Color_Space_Converter_n_46,
      Add4_out1_1(9) => u_Color_Space_Converter_n_47,
      Add4_out1_1(8) => u_Color_Space_Converter_n_48,
      Add4_out1_1(7) => u_Clustering_n_247,
      Add4_out1_1(6) => u_Clustering_n_248,
      Add4_out1_1(5) => u_Clustering_n_249,
      Add4_out1_1(4) => u_Clustering_n_250,
      Add4_out1_1(3) => u_Clustering_n_251,
      Add4_out1_1(2) => u_Clustering_n_252,
      Add4_out1_1(1) => u_Clustering_n_253,
      Add4_out1_1(0) => u_Clustering_n_254,
      Add4_out1_2(17) => u_Clustering_n_278,
      Add4_out1_2(16) => u_Clustering_n_279,
      Add4_out1_2(15) => u_Color_Space_Converter_n_68,
      Add4_out1_2(14) => u_Color_Space_Converter_n_69,
      Add4_out1_2(13) => u_Color_Space_Converter_n_70,
      Add4_out1_2(12) => u_Color_Space_Converter_n_71,
      Add4_out1_2(11) => u_Color_Space_Converter_n_72,
      Add4_out1_2(10) => u_Color_Space_Converter_n_73,
      Add4_out1_2(9) => u_Color_Space_Converter_n_74,
      Add4_out1_2(8) => u_Color_Space_Converter_n_75,
      Add4_out1_2(7) => u_Clustering_n_280,
      Add4_out1_2(6) => u_Clustering_n_281,
      Add4_out1_2(5) => u_Clustering_n_282,
      Add4_out1_2(4) => u_Clustering_n_283,
      Add4_out1_2(3) => u_Clustering_n_284,
      Add4_out1_2(2) => u_Clustering_n_285,
      Add4_out1_2(1) => u_Clustering_n_286,
      Add4_out1_2(0) => u_Clustering_n_287,
      Add4_out1_3(17) => u_Clustering_n_311,
      Add4_out1_3(16) => u_Clustering_n_312,
      Add4_out1_3(15) => u_Color_Space_Converter_n_95,
      Add4_out1_3(14) => u_Color_Space_Converter_n_96,
      Add4_out1_3(13) => u_Color_Space_Converter_n_97,
      Add4_out1_3(12) => u_Color_Space_Converter_n_98,
      Add4_out1_3(11) => u_Color_Space_Converter_n_99,
      Add4_out1_3(10) => u_Color_Space_Converter_n_100,
      Add4_out1_3(9) => u_Color_Space_Converter_n_101,
      Add4_out1_3(8) => u_Color_Space_Converter_n_102,
      Add4_out1_3(7) => u_Clustering_n_313,
      Add4_out1_3(6) => u_Clustering_n_314,
      Add4_out1_3(5) => u_Clustering_n_315,
      Add4_out1_3(4) => u_Clustering_n_316,
      Add4_out1_3(3) => u_Clustering_n_317,
      Add4_out1_3(2) => u_Clustering_n_318,
      Add4_out1_3(1) => u_Clustering_n_319,
      Add4_out1_3(0) => u_Clustering_n_320,
      Add4_out1_4(17) => u_Clustering_n_344,
      Add4_out1_4(16) => u_Clustering_n_345,
      Add4_out1_4(15) => u_Color_Space_Converter_n_122,
      Add4_out1_4(14) => u_Color_Space_Converter_n_123,
      Add4_out1_4(13) => u_Color_Space_Converter_n_124,
      Add4_out1_4(12) => u_Color_Space_Converter_n_125,
      Add4_out1_4(11) => u_Color_Space_Converter_n_126,
      Add4_out1_4(10) => u_Color_Space_Converter_n_127,
      Add4_out1_4(9) => u_Color_Space_Converter_n_128,
      Add4_out1_4(8) => u_Color_Space_Converter_n_129,
      Add4_out1_4(7) => u_Clustering_n_346,
      Add4_out1_4(6) => u_Clustering_n_347,
      Add4_out1_4(5) => u_Clustering_n_348,
      Add4_out1_4(4) => u_Clustering_n_349,
      Add4_out1_4(3) => u_Clustering_n_350,
      Add4_out1_4(2) => u_Clustering_n_351,
      Add4_out1_4(1) => u_Clustering_n_352,
      Add4_out1_4(0) => u_Clustering_n_353,
      CO(0) => Relational_Operator1_relop1,
      Product_out1(17 downto 0) => \u_SSE2/Add_out1\(17 downto 0),
      Product_out1_0(17 downto 0) => \u_SSE3/Add_out1\(17 downto 0),
      Product_out1_1(17 downto 0) => \u_SSE4/Add_out1\(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Segmentation_HW is
  port (
    \vStart_reg_reg[7]\ : out STD_LOGIC;
    user_ctrl_hEnd : out STD_LOGIC;
    user_ctrl_vStart : out STD_LOGIC;
    validOut_1_reg_rep : out STD_LOGIC;
    user_pixel : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ctrlOut_valid : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    top_user_ctrl_valid_1 : in STD_LOGIC;
    top_user_ctrl_vStart_1 : in STD_LOGIC;
    top_user_ctrl_hEnd_1 : in STD_LOGIC;
    \multiOutDelay13_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay12_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay21_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay33_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay31_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay13_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][0]\ : in STD_LOGIC;
    \In1Reg_reg[7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Delay5_bypass_delay_reg[2][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    HDL_Counter_out10 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Segmentation_HW;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Segmentation_HW is
begin
u_K_Means: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_K_Means
     port map (
      \Delay5_bypass_delay_reg[2][0]\(0) => \Delay5_bypass_delay_reg[2][0]\(0),
      E(0) => E(0),
      HDL_Counter_out10 => HDL_Counter_out10,
      IPCORE_CLK => IPCORE_CLK,
      \In1Reg_reg[7]\(23 downto 0) => \In1Reg_reg[7]\(23 downto 0),
      ctrlOut_valid => ctrlOut_valid,
      \multiOutDelay11_reg_reg[1][0]\ => \multiOutDelay11_reg_reg[1][0]\,
      \multiOutDelay11_reg_reg[1][24]\ => \multiOutDelay11_reg_reg[1][24]\,
      \multiOutDelay12_reg_reg[1][24]\ => \multiOutDelay12_reg_reg[1][24]\,
      \multiOutDelay13_reg_reg[1][0]\ => \multiOutDelay13_reg_reg[1][0]\,
      \multiOutDelay13_reg_reg[1][24]\ => \multiOutDelay13_reg_reg[1][24]\,
      \multiOutDelay21_reg_reg[1][24]\ => \multiOutDelay21_reg_reg[1][24]\,
      \multiOutDelay22_reg_reg[1][0]\ => \multiOutDelay22_reg_reg[1][0]\,
      \multiOutDelay22_reg_reg[1][24]\ => \multiOutDelay22_reg_reg[1][24]\,
      \multiOutDelay23_reg_reg[1][0]\ => \multiOutDelay23_reg_reg[1][0]\,
      \multiOutDelay23_reg_reg[1][24]\ => \multiOutDelay23_reg_reg[1][24]\,
      \multiOutDelay31_reg_reg[1][24]\ => \multiOutDelay31_reg_reg[1][24]\,
      \multiOutDelay32_reg_reg[1][0]\ => \multiOutDelay32_reg_reg[1][0]\,
      \multiOutDelay32_reg_reg[1][24]\ => \multiOutDelay32_reg_reg[1][24]\,
      \multiOutDelay33_reg_reg[1][24]\ => \multiOutDelay33_reg_reg[1][24]\,
      reset_out => reset_out,
      top_user_ctrl_hEnd_1 => top_user_ctrl_hEnd_1,
      top_user_ctrl_vStart_1 => top_user_ctrl_vStart_1,
      top_user_ctrl_valid_1 => top_user_ctrl_valid_1,
      user_ctrl_hEnd => user_ctrl_hEnd,
      user_ctrl_vStart => user_ctrl_vStart,
      user_pixel(23 downto 0) => user_pixel(23 downto 0),
      \vStart_reg_reg[7]\ => \vStart_reg_reg[7]\,
      validOut_1_reg_rep => validOut_1_reg_rep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_dut is
  port (
    Color_Space_Converter_out2_vStart : out STD_LOGIC;
    user_ctrl_hEnd : out STD_LOGIC;
    user_ctrl_vStart : out STD_LOGIC;
    validOut_1_reg_rep : out STD_LOGIC;
    user_pixel : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ctrlOut_valid : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPCORE_CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    top_user_ctrl_valid_1 : in STD_LOGIC;
    top_user_ctrl_vStart_1 : in STD_LOGIC;
    top_user_ctrl_hEnd_1 : in STD_LOGIC;
    \multiOutDelay13_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay12_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay21_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay33_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay31_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay13_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][0]\ : in STD_LOGIC;
    \In1Reg_reg[7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Delay5_bypass_delay_reg[2][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    HDL_Counter_out10 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_dut;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_dut is
begin
u_Segmentat_ip_src_Segmentation_HW: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_src_Segmentation_HW
     port map (
      \Delay5_bypass_delay_reg[2][0]\(0) => \Delay5_bypass_delay_reg[2][0]\(0),
      E(0) => E(0),
      HDL_Counter_out10 => HDL_Counter_out10,
      IPCORE_CLK => IPCORE_CLK,
      \In1Reg_reg[7]\(23 downto 0) => \In1Reg_reg[7]\(23 downto 0),
      ctrlOut_valid => ctrlOut_valid,
      \multiOutDelay11_reg_reg[1][0]\ => \multiOutDelay11_reg_reg[1][0]\,
      \multiOutDelay11_reg_reg[1][24]\ => \multiOutDelay11_reg_reg[1][24]\,
      \multiOutDelay12_reg_reg[1][24]\ => \multiOutDelay12_reg_reg[1][24]\,
      \multiOutDelay13_reg_reg[1][0]\ => \multiOutDelay13_reg_reg[1][0]\,
      \multiOutDelay13_reg_reg[1][24]\ => \multiOutDelay13_reg_reg[1][24]\,
      \multiOutDelay21_reg_reg[1][24]\ => \multiOutDelay21_reg_reg[1][24]\,
      \multiOutDelay22_reg_reg[1][0]\ => \multiOutDelay22_reg_reg[1][0]\,
      \multiOutDelay22_reg_reg[1][24]\ => \multiOutDelay22_reg_reg[1][24]\,
      \multiOutDelay23_reg_reg[1][0]\ => \multiOutDelay23_reg_reg[1][0]\,
      \multiOutDelay23_reg_reg[1][24]\ => \multiOutDelay23_reg_reg[1][24]\,
      \multiOutDelay31_reg_reg[1][24]\ => \multiOutDelay31_reg_reg[1][24]\,
      \multiOutDelay32_reg_reg[1][0]\ => \multiOutDelay32_reg_reg[1][0]\,
      \multiOutDelay32_reg_reg[1][24]\ => \multiOutDelay32_reg_reg[1][24]\,
      \multiOutDelay33_reg_reg[1][24]\ => \multiOutDelay33_reg_reg[1][24]\,
      reset_out => reset_out,
      top_user_ctrl_hEnd_1 => top_user_ctrl_hEnd_1,
      top_user_ctrl_vStart_1 => top_user_ctrl_vStart_1,
      top_user_ctrl_valid_1 => top_user_ctrl_valid_1,
      user_ctrl_hEnd => user_ctrl_hEnd,
      user_ctrl_vStart => user_ctrl_vStart,
      user_pixel(23 downto 0) => user_pixel(23 downto 0),
      \vStart_reg_reg[7]\ => Color_Space_Converter_out2_vStart,
      validOut_1_reg_rep => validOut_1_reg_rep
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip is
  port (
    dut_enable : out STD_LOGIC;
    reset_out : out STD_LOGIC;
    out_valid_reg : out STD_LOGIC;
    AXI4_Lite_RVALID : out STD_LOGIC;
    AXI4_Lite_BVALID : out STD_LOGIC;
    AXI4_Lite_WREADY : out STD_LOGIC;
    AXI4_Lite_RDATA : out STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Stream_Video_Master_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI4_Lite_ARREADY : out STD_LOGIC;
    AXI4_Lite_AWREADY : out STD_LOGIC;
    AXI4_Stream_Video_Slave_TREADY : out STD_LOGIC;
    AXI4_Stream_Video_Master_TLAST : out STD_LOGIC;
    AXI4_Stream_Video_Master_TUSER : out STD_LOGIC;
    IPCORE_CLK : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    \multiOutDelay13_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay12_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay21_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay33_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay31_reg_reg[1][24]\ : in STD_LOGIC;
    \multiOutDelay13_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay11_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay32_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay23_reg_reg[1][0]\ : in STD_LOGIC;
    \multiOutDelay22_reg_reg[1][0]\ : in STD_LOGIC;
    AXI4_Lite_ACLK : in STD_LOGIC;
    AXI4_Lite_WDATA : in STD_LOGIC_VECTOR ( 12 downto 0 );
    AXI4_Lite_AWADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Stream_Video_Slave_TLAST : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TUSER : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    AXI4_Lite_ARVALID : in STD_LOGIC;
    AXI4_Lite_ARADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    AXI4_Lite_RREADY : in STD_LOGIC;
    AXI4_Lite_AWVALID : in STD_LOGIC;
    AXI4_Lite_WVALID : in STD_LOGIC;
    AXI4_Lite_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI4_Lite_BREADY : in STD_LOGIC;
    AXI4_Lite_ARESETN : in STD_LOGIC;
    IPCORE_RESETN : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip is
  signal adapter_in_valid_out : STD_LOGIC;
  signal auto_ready_axi4_stream_video_master : STD_LOGIC;
  signal auto_ready_dut_enb : STD_LOGIC;
  signal ctrlOut_hEnd_sig : STD_LOGIC;
  signal ctrlOut_vStart_sig : STD_LOGIC;
  signal ctrlOut_valid_sig : STD_LOGIC;
  signal \^dut_enable\ : STD_LOGIC;
  signal internal_ready_delayed : STD_LOGIC;
  signal pixelOut_sig : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal reset_before_sync : STD_LOGIC;
  signal \^reset_out\ : STD_LOGIC;
  signal top_user_ctrl_hEnd_1 : STD_LOGIC;
  signal top_user_ctrl_vStart_1 : STD_LOGIC;
  signal top_user_ctrl_valid_1 : STD_LOGIC;
  signal top_user_pixel : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal u_Segmentat_ip_axi4_stream_video_master_inst_n_5 : STD_LOGIC;
  signal u_Segmentat_ip_axi4_stream_video_master_inst_n_7 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_20 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_21 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_22 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_23 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_24 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_25 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_26 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_27 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_28 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_29 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_3 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_30 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_31 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_4 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_45 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_46 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_47 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_48 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_49 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_5 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_50 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_51 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_52 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_6 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_71 : STD_LOGIC;
  signal u_Segmentat_ip_axi_lite_inst_n_72 : STD_LOGIC;
  signal u_Segmentat_ip_dut_inst_n_3 : STD_LOGIC;
  signal \u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Color_Space_Converter_out2_vStart\ : STD_LOGIC;
  signal \u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/HDL_Counter_out10\ : STD_LOGIC;
  signal \u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/p_0_out\ : STD_LOGIC;
  signal write_axi4_stream_video_slave_image_height : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal write_axi4_stream_video_slave_image_width : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  dut_enable <= \^dut_enable\;
  reset_out <= \^reset_out\;
auto_ready_dut_enb_reg: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => '1',
      CLR => \^reset_out\,
      D => auto_ready_axi4_stream_video_master,
      Q => auto_ready_dut_enb
    );
u_Segmentat_ip_axi4_stream_video_master_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi4_stream_video_master
     port map (
      AXI4_Stream_Video_Master_TDATA(31 downto 0) => AXI4_Stream_Video_Master_TDATA(31 downto 0),
      AXI4_Stream_Video_Master_TLAST => AXI4_Stream_Video_Master_TLAST,
      AXI4_Stream_Video_Master_TREADY => AXI4_Stream_Video_Master_TREADY,
      AXI4_Stream_Video_Master_TUSER => AXI4_Stream_Video_Master_TUSER,
      IPCORE_CLK => IPCORE_CLK,
      adapter_in_valid_out => adapter_in_valid_out,
      auto_ready_axi4_stream_video_master => auto_ready_axi4_stream_video_master,
      ctrlOut_valid => ctrlOut_valid_sig,
      \fifo_sample_count_reg[1]\ => u_Segmentat_ip_axi4_stream_video_master_inst_n_7,
      \fifo_sample_count_reg[2]\ => u_Segmentat_ip_axi4_stream_video_master_inst_n_5,
      internal_ready_delayed => internal_ready_delayed,
      out_valid_reg => out_valid_reg,
      reset_out => \^reset_out\,
      top_user_ctrl_valid_1 => top_user_ctrl_valid_1,
      user_ctrl_hEnd => ctrlOut_hEnd_sig,
      user_ctrl_vStart => ctrlOut_vStart_sig,
      user_pixel(23 downto 0) => pixelOut_sig(23 downto 0)
    );
u_Segmentat_ip_axi4_stream_video_slave_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi4_stream_video_slave
     port map (
      AXI4_Stream_Video_Slave_TDATA(23 downto 0) => AXI4_Stream_Video_Slave_TDATA(23 downto 0),
      AXI4_Stream_Video_Slave_TLAST => AXI4_Stream_Video_Slave_TLAST,
      AXI4_Stream_Video_Slave_TREADY => AXI4_Stream_Video_Slave_TREADY,
      AXI4_Stream_Video_Slave_TUSER => AXI4_Stream_Video_Slave_TUSER,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      E(0) => internal_ready_delayed,
      IPCORE_CLK => IPCORE_CLK,
      Q(12 downto 0) => write_axi4_stream_video_slave_image_width(12 downto 0),
      S(3) => u_Segmentat_ip_axi_lite_inst_n_3,
      S(2) => u_Segmentat_ip_axi_lite_inst_n_4,
      S(1) => u_Segmentat_ip_axi_lite_inst_n_5,
      S(0) => u_Segmentat_ip_axi_lite_inst_n_6,
      adapter_in_valid_out => adapter_in_valid_out,
      \data_out_2_reg[23]\(23 downto 0) => top_user_pixel(23 downto 0),
      fifo_rd_ack_reg_0 => u_Segmentat_ip_axi4_stream_video_master_inst_n_5,
      fifo_rd_ack_reg_1 => u_Segmentat_ip_axi4_stream_video_master_inst_n_7,
      \hlength_1_reg[11]\(3) => u_Segmentat_ip_axi_lite_inst_n_24,
      \hlength_1_reg[11]\(2) => u_Segmentat_ip_axi_lite_inst_n_25,
      \hlength_1_reg[11]\(1) => u_Segmentat_ip_axi_lite_inst_n_26,
      \hlength_1_reg[11]\(0) => u_Segmentat_ip_axi_lite_inst_n_27,
      \hlength_1_reg[12]\(0) => u_Segmentat_ip_axi_lite_inst_n_71,
      \hlength_1_reg[7]\(3) => u_Segmentat_ip_axi_lite_inst_n_20,
      \hlength_1_reg[7]\(2) => u_Segmentat_ip_axi_lite_inst_n_21,
      \hlength_1_reg[7]\(1) => u_Segmentat_ip_axi_lite_inst_n_22,
      \hlength_1_reg[7]\(0) => u_Segmentat_ip_axi_lite_inst_n_23,
      \numoflines_1_reg[12]\(12 downto 0) => write_axi4_stream_video_slave_image_height(12 downto 0),
      reset_out => \^reset_out\,
      top_user_ctrl_hEnd_1 => top_user_ctrl_hEnd_1,
      top_user_ctrl_vStart_1 => top_user_ctrl_vStart_1,
      \vlength_1_reg[11]\(3) => u_Segmentat_ip_axi_lite_inst_n_49,
      \vlength_1_reg[11]\(2) => u_Segmentat_ip_axi_lite_inst_n_50,
      \vlength_1_reg[11]\(1) => u_Segmentat_ip_axi_lite_inst_n_51,
      \vlength_1_reg[11]\(0) => u_Segmentat_ip_axi_lite_inst_n_52,
      \vlength_1_reg[12]\(0) => u_Segmentat_ip_axi_lite_inst_n_72,
      \vlength_1_reg[3]\(3) => u_Segmentat_ip_axi_lite_inst_n_28,
      \vlength_1_reg[3]\(2) => u_Segmentat_ip_axi_lite_inst_n_29,
      \vlength_1_reg[3]\(1) => u_Segmentat_ip_axi_lite_inst_n_30,
      \vlength_1_reg[3]\(0) => u_Segmentat_ip_axi_lite_inst_n_31,
      \vlength_1_reg[7]\(3) => u_Segmentat_ip_axi_lite_inst_n_45,
      \vlength_1_reg[7]\(2) => u_Segmentat_ip_axi_lite_inst_n_46,
      \vlength_1_reg[7]\(1) => u_Segmentat_ip_axi_lite_inst_n_47,
      \vlength_1_reg[7]\(0) => u_Segmentat_ip_axi_lite_inst_n_48
    );
u_Segmentat_ip_axi_lite_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_axi_lite
     port map (
      AXI4_Lite_ACLK => AXI4_Lite_ACLK,
      AXI4_Lite_ARADDR(13 downto 0) => AXI4_Lite_ARADDR(13 downto 0),
      AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,
      AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,
      AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,
      AXI4_Lite_AWADDR(13 downto 0) => AXI4_Lite_AWADDR(13 downto 0),
      AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,
      AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,
      AXI4_Lite_BREADY => AXI4_Lite_BREADY,
      AXI4_Lite_RDATA(13 downto 0) => AXI4_Lite_RDATA(13 downto 0),
      AXI4_Lite_RREADY => AXI4_Lite_RREADY,
      AXI4_Lite_WDATA(12 downto 0) => AXI4_Lite_WDATA(12 downto 0),
      AXI4_Lite_WSTRB(3 downto 0) => AXI4_Lite_WSTRB(3 downto 0),
      AXI4_Lite_WVALID => AXI4_Lite_WVALID,
      Color_Space_Converter_out2_vStart => \u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Color_Space_Converter_out2_vStart\,
      \Delay5_bypass_delay_reg[2][0]\ => u_Segmentat_ip_dut_inst_n_3,
      E(0) => \u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/p_0_out\,
      \FSM_onehot_axi_lite_wstate_reg[2]\(1) => AXI4_Lite_BVALID,
      \FSM_onehot_axi_lite_wstate_reg[2]\(0) => AXI4_Lite_WREADY,
      FSM_sequential_axi_lite_rstate_reg => AXI4_Lite_RVALID,
      HDL_Counter_out10 => \u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/HDL_Counter_out10\,
      IPCORE_RESETN => IPCORE_RESETN,
      Q(12 downto 0) => write_axi4_stream_video_slave_image_width(12 downto 0),
      S(3) => u_Segmentat_ip_axi_lite_inst_n_3,
      S(2) => u_Segmentat_ip_axi_lite_inst_n_4,
      S(1) => u_Segmentat_ip_axi_lite_inst_n_5,
      S(0) => u_Segmentat_ip_axi_lite_inst_n_6,
      auto_ready_dut_enb => auto_ready_dut_enb,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\(3) => u_Segmentat_ip_axi_lite_inst_n_49,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\(2) => u_Segmentat_ip_axi_lite_inst_n_50,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\(1) => u_Segmentat_ip_axi_lite_inst_n_51,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]\(0) => u_Segmentat_ip_axi_lite_inst_n_52,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]\(12 downto 0) => write_axi4_stream_video_slave_image_height(12 downto 0),
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0\(0) => u_Segmentat_ip_axi_lite_inst_n_72,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\(3) => u_Segmentat_ip_axi_lite_inst_n_28,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\(2) => u_Segmentat_ip_axi_lite_inst_n_29,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\(1) => u_Segmentat_ip_axi_lite_inst_n_30,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]\(0) => u_Segmentat_ip_axi_lite_inst_n_31,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\(3) => u_Segmentat_ip_axi_lite_inst_n_45,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\(2) => u_Segmentat_ip_axi_lite_inst_n_46,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\(1) => u_Segmentat_ip_axi_lite_inst_n_47,
      \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]\(0) => u_Segmentat_ip_axi_lite_inst_n_48,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\(3) => u_Segmentat_ip_axi_lite_inst_n_24,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\(2) => u_Segmentat_ip_axi_lite_inst_n_25,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\(1) => u_Segmentat_ip_axi_lite_inst_n_26,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]\(0) => u_Segmentat_ip_axi_lite_inst_n_27,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]\(0) => u_Segmentat_ip_axi_lite_inst_n_71,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\(3) => u_Segmentat_ip_axi_lite_inst_n_20,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\(2) => u_Segmentat_ip_axi_lite_inst_n_21,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\(1) => u_Segmentat_ip_axi_lite_inst_n_22,
      \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]\(0) => u_Segmentat_ip_axi_lite_inst_n_23,
      data_reg_axi_enable_1_1_reg(0) => \^dut_enable\,
      reset_in => reset_before_sync,
      reset_out => \^reset_out\
    );
u_Segmentat_ip_dut_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_dut
     port map (
      Color_Space_Converter_out2_vStart => \u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Color_Space_Converter_out2_vStart\,
      \Delay5_bypass_delay_reg[2][0]\(0) => \u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/p_0_out\,
      E(0) => \^dut_enable\,
      HDL_Counter_out10 => \u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/HDL_Counter_out10\,
      IPCORE_CLK => IPCORE_CLK,
      \In1Reg_reg[7]\(23 downto 0) => top_user_pixel(23 downto 0),
      ctrlOut_valid => ctrlOut_valid_sig,
      \multiOutDelay11_reg_reg[1][0]\ => \multiOutDelay11_reg_reg[1][0]\,
      \multiOutDelay11_reg_reg[1][24]\ => \multiOutDelay11_reg_reg[1][24]\,
      \multiOutDelay12_reg_reg[1][24]\ => \multiOutDelay12_reg_reg[1][24]\,
      \multiOutDelay13_reg_reg[1][0]\ => \multiOutDelay13_reg_reg[1][0]\,
      \multiOutDelay13_reg_reg[1][24]\ => \multiOutDelay13_reg_reg[1][24]\,
      \multiOutDelay21_reg_reg[1][24]\ => \multiOutDelay21_reg_reg[1][24]\,
      \multiOutDelay22_reg_reg[1][0]\ => \multiOutDelay22_reg_reg[1][0]\,
      \multiOutDelay22_reg_reg[1][24]\ => \multiOutDelay22_reg_reg[1][24]\,
      \multiOutDelay23_reg_reg[1][0]\ => \multiOutDelay23_reg_reg[1][0]\,
      \multiOutDelay23_reg_reg[1][24]\ => \multiOutDelay23_reg_reg[1][24]\,
      \multiOutDelay31_reg_reg[1][24]\ => \multiOutDelay31_reg_reg[1][24]\,
      \multiOutDelay32_reg_reg[1][0]\ => \multiOutDelay32_reg_reg[1][0]\,
      \multiOutDelay32_reg_reg[1][24]\ => \multiOutDelay32_reg_reg[1][24]\,
      \multiOutDelay33_reg_reg[1][24]\ => \multiOutDelay33_reg_reg[1][24]\,
      reset_out => \^reset_out\,
      top_user_ctrl_hEnd_1 => top_user_ctrl_hEnd_1,
      top_user_ctrl_vStart_1 => top_user_ctrl_vStart_1,
      top_user_ctrl_valid_1 => top_user_ctrl_valid_1,
      user_ctrl_hEnd => ctrlOut_hEnd_sig,
      user_ctrl_vStart => ctrlOut_vStart_sig,
      user_pixel(23 downto 0) => pixelOut_sig(23 downto 0),
      validOut_1_reg_rep => u_Segmentat_ip_dut_inst_n_3
    );
u_Segmentat_ip_reset_sync_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip_reset_sync
     port map (
      IPCORE_CLK => IPCORE_CLK,
      reset_in => reset_before_sync,
      reset_out => \^reset_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    IPCORE_CLK : in STD_LOGIC;
    IPCORE_RESETN : in STD_LOGIC;
    AXI4_Stream_Video_Master_TREADY : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI4_Stream_Video_Slave_TVALID : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TLAST : in STD_LOGIC;
    AXI4_Stream_Video_Slave_TUSER : in STD_LOGIC;
    AXI4_Lite_ACLK : in STD_LOGIC;
    AXI4_Lite_ARESETN : in STD_LOGIC;
    AXI4_Lite_AWADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AXI4_Lite_AWVALID : in STD_LOGIC;
    AXI4_Lite_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI4_Lite_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI4_Lite_WVALID : in STD_LOGIC;
    AXI4_Lite_BREADY : in STD_LOGIC;
    AXI4_Lite_ARADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AXI4_Lite_ARVALID : in STD_LOGIC;
    AXI4_Lite_RREADY : in STD_LOGIC;
    AXI4_Stream_Video_Master_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI4_Stream_Video_Master_TVALID : out STD_LOGIC;
    AXI4_Stream_Video_Master_TLAST : out STD_LOGIC;
    AXI4_Stream_Video_Master_TUSER : out STD_LOGIC;
    AXI4_Stream_Video_Slave_TREADY : out STD_LOGIC;
    AXI4_Lite_AWREADY : out STD_LOGIC;
    AXI4_Lite_WREADY : out STD_LOGIC;
    AXI4_Lite_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI4_Lite_BVALID : out STD_LOGIC;
    AXI4_Lite_ARREADY : out STD_LOGIC;
    AXI4_Lite_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI4_Lite_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI4_Lite_RVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_Segmentat_ip_0_0,Segmentat_ip,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Segmentat_ip,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^axi4_lite_rdata\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal dut_enable : STD_LOGIC;
  signal \multiOutDelay11_reg_reg[1][24]_i_2__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay11_reg_reg[1][24]_i_2_n_0\ : STD_LOGIC;
  signal \multiOutDelay12_reg_reg[1][24]_i_2_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg[1][23]_i_2_n_0\ : STD_LOGIC;
  signal \multiOutDelay13_reg_reg[1][24]_i_2_n_0\ : STD_LOGIC;
  signal \multiOutDelay21_reg_reg[1][24]_i_2_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg[1][24]_i_2__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay22_reg_reg[1][24]_i_2_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg[1][24]_i_2__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay23_reg_reg[1][24]_i_2_n_0\ : STD_LOGIC;
  signal \multiOutDelay31_reg_reg[1][24]_i_2_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg[1][24]_i_2__0_n_0\ : STD_LOGIC;
  signal \multiOutDelay32_reg_reg[1][24]_i_2_n_0\ : STD_LOGIC;
  signal \multiOutDelay33_reg_reg[1][24]_i_2_n_0\ : STD_LOGIC;
  signal reset : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of AXI4_Lite_ACLK : signal is "xilinx.com:signal:clock:1.0 AXI4_Lite_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of AXI4_Lite_ACLK : signal is "XIL_INTERFACENAME AXI4_Lite_signal_clock, ASSOCIATED_BUSIF AXI4_Lite, ASSOCIATED_RESET AXI4_Lite_ARESETN, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI4_Lite_ARESETN : signal is "xilinx.com:signal:reset:1.0 AXI4_Lite_signal_reset RST";
  attribute X_INTERFACE_PARAMETER of AXI4_Lite_ARESETN : signal is "XIL_INTERFACENAME AXI4_Lite_signal_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI4_Lite_ARREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite ARREADY";
  attribute X_INTERFACE_INFO of AXI4_Lite_ARVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite ARVALID";
  attribute X_INTERFACE_INFO of AXI4_Lite_AWREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite AWREADY";
  attribute X_INTERFACE_INFO of AXI4_Lite_AWVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite AWVALID";
  attribute X_INTERFACE_INFO of AXI4_Lite_BREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite BREADY";
  attribute X_INTERFACE_INFO of AXI4_Lite_BVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite BVALID";
  attribute X_INTERFACE_INFO of AXI4_Lite_RREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite RREADY";
  attribute X_INTERFACE_INFO of AXI4_Lite_RVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite RVALID";
  attribute X_INTERFACE_PARAMETER of AXI4_Lite_RVALID : signal is "XIL_INTERFACENAME AXI4_Lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI4_Lite_WREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite WREADY";
  attribute X_INTERFACE_INFO of AXI4_Lite_WVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite WVALID";
  attribute X_INTERFACE_INFO of AXI4_Stream_Video_Master_TLAST : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TLAST";
  attribute X_INTERFACE_INFO of AXI4_Stream_Video_Master_TREADY : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TREADY";
  attribute X_INTERFACE_INFO of AXI4_Stream_Video_Master_TUSER : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TUSER";
  attribute X_INTERFACE_PARAMETER of AXI4_Stream_Video_Master_TUSER : signal is "XIL_INTERFACENAME AXI4_Stream_Video_Master, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI4_Stream_Video_Master_TVALID : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TVALID";
  attribute X_INTERFACE_INFO of AXI4_Stream_Video_Slave_TLAST : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TLAST";
  attribute X_INTERFACE_INFO of AXI4_Stream_Video_Slave_TREADY : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TREADY";
  attribute X_INTERFACE_PARAMETER of AXI4_Stream_Video_Slave_TREADY : signal is "XIL_INTERFACENAME AXI4_Stream_Video_Slave, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI4_Stream_Video_Slave_TUSER : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TUSER";
  attribute X_INTERFACE_INFO of AXI4_Stream_Video_Slave_TVALID : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TVALID";
  attribute X_INTERFACE_INFO of IPCORE_CLK : signal is "xilinx.com:signal:clock:1.0 IPCORE_CLK CLK";
  attribute X_INTERFACE_PARAMETER of IPCORE_CLK : signal is "XIL_INTERFACENAME IPCORE_CLK, ASSOCIATED_RESET IPCORE_RESETN, ASSOCIATED_BUSIF AXI4_Stream_Video_Master:AXI4_Stream_Video_Slave, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of IPCORE_RESETN : signal is "xilinx.com:signal:reset:1.0 IPCORE_RESETN RST";
  attribute X_INTERFACE_PARAMETER of IPCORE_RESETN : signal is "XIL_INTERFACENAME IPCORE_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXI4_Lite_ARADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite ARADDR";
  attribute X_INTERFACE_INFO of AXI4_Lite_AWADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite AWADDR";
  attribute X_INTERFACE_INFO of AXI4_Lite_BRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite BRESP";
  attribute X_INTERFACE_INFO of AXI4_Lite_RDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite RDATA";
  attribute X_INTERFACE_INFO of AXI4_Lite_RRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite RRESP";
  attribute X_INTERFACE_INFO of AXI4_Lite_WDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite WDATA";
  attribute X_INTERFACE_INFO of AXI4_Lite_WSTRB : signal is "xilinx.com:interface:aximm:1.0 AXI4_Lite WSTRB";
  attribute X_INTERFACE_INFO of AXI4_Stream_Video_Master_TDATA : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TDATA";
  attribute X_INTERFACE_INFO of AXI4_Stream_Video_Slave_TDATA : signal is "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TDATA";
begin
  AXI4_Lite_BRESP(1) <= \<const0>\;
  AXI4_Lite_BRESP(0) <= \<const0>\;
  AXI4_Lite_RDATA(31) <= \<const0>\;
  AXI4_Lite_RDATA(30) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(29) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(28) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(27) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(26) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(25) <= \<const0>\;
  AXI4_Lite_RDATA(24) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(23) <= \<const0>\;
  AXI4_Lite_RDATA(22) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(21) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(20) <= \<const0>\;
  AXI4_Lite_RDATA(19) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(18) <= \<const0>\;
  AXI4_Lite_RDATA(17) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(16) <= \^axi4_lite_rdata\(29);
  AXI4_Lite_RDATA(15) <= \<const0>\;
  AXI4_Lite_RDATA(14) <= \<const0>\;
  AXI4_Lite_RDATA(13) <= \<const0>\;
  AXI4_Lite_RDATA(12 downto 0) <= \^axi4_lite_rdata\(12 downto 0);
  AXI4_Lite_RRESP(1) <= \<const0>\;
  AXI4_Lite_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Segmentat_ip
     port map (
      AXI4_Lite_ACLK => AXI4_Lite_ACLK,
      AXI4_Lite_ARADDR(13 downto 0) => AXI4_Lite_ARADDR(15 downto 2),
      AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,
      AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,
      AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,
      AXI4_Lite_AWADDR(13 downto 0) => AXI4_Lite_AWADDR(15 downto 2),
      AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,
      AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,
      AXI4_Lite_BREADY => AXI4_Lite_BREADY,
      AXI4_Lite_BVALID => AXI4_Lite_BVALID,
      AXI4_Lite_RDATA(13) => \^axi4_lite_rdata\(29),
      AXI4_Lite_RDATA(12 downto 0) => \^axi4_lite_rdata\(12 downto 0),
      AXI4_Lite_RREADY => AXI4_Lite_RREADY,
      AXI4_Lite_RVALID => AXI4_Lite_RVALID,
      AXI4_Lite_WDATA(12 downto 0) => AXI4_Lite_WDATA(12 downto 0),
      AXI4_Lite_WREADY => AXI4_Lite_WREADY,
      AXI4_Lite_WSTRB(3 downto 0) => AXI4_Lite_WSTRB(3 downto 0),
      AXI4_Lite_WVALID => AXI4_Lite_WVALID,
      AXI4_Stream_Video_Master_TDATA(31 downto 0) => AXI4_Stream_Video_Master_TDATA(31 downto 0),
      AXI4_Stream_Video_Master_TLAST => AXI4_Stream_Video_Master_TLAST,
      AXI4_Stream_Video_Master_TREADY => AXI4_Stream_Video_Master_TREADY,
      AXI4_Stream_Video_Master_TUSER => AXI4_Stream_Video_Master_TUSER,
      AXI4_Stream_Video_Slave_TDATA(23 downto 0) => AXI4_Stream_Video_Slave_TDATA(23 downto 0),
      AXI4_Stream_Video_Slave_TLAST => AXI4_Stream_Video_Slave_TLAST,
      AXI4_Stream_Video_Slave_TREADY => AXI4_Stream_Video_Slave_TREADY,
      AXI4_Stream_Video_Slave_TUSER => AXI4_Stream_Video_Slave_TUSER,
      AXI4_Stream_Video_Slave_TVALID => AXI4_Stream_Video_Slave_TVALID,
      IPCORE_CLK => IPCORE_CLK,
      IPCORE_RESETN => IPCORE_RESETN,
      dut_enable => dut_enable,
      \multiOutDelay11_reg_reg[1][0]\ => \multiOutDelay11_reg_reg[1][24]_i_2__0_n_0\,
      \multiOutDelay11_reg_reg[1][24]\ => \multiOutDelay11_reg_reg[1][24]_i_2_n_0\,
      \multiOutDelay12_reg_reg[1][24]\ => \multiOutDelay12_reg_reg[1][24]_i_2_n_0\,
      \multiOutDelay13_reg_reg[1][0]\ => \multiOutDelay13_reg_reg[1][23]_i_2_n_0\,
      \multiOutDelay13_reg_reg[1][24]\ => \multiOutDelay13_reg_reg[1][24]_i_2_n_0\,
      \multiOutDelay21_reg_reg[1][24]\ => \multiOutDelay21_reg_reg[1][24]_i_2_n_0\,
      \multiOutDelay22_reg_reg[1][0]\ => \multiOutDelay22_reg_reg[1][24]_i_2__0_n_0\,
      \multiOutDelay22_reg_reg[1][24]\ => \multiOutDelay22_reg_reg[1][24]_i_2_n_0\,
      \multiOutDelay23_reg_reg[1][0]\ => \multiOutDelay23_reg_reg[1][24]_i_2__0_n_0\,
      \multiOutDelay23_reg_reg[1][24]\ => \multiOutDelay23_reg_reg[1][24]_i_2_n_0\,
      \multiOutDelay31_reg_reg[1][24]\ => \multiOutDelay31_reg_reg[1][24]_i_2_n_0\,
      \multiOutDelay32_reg_reg[1][0]\ => \multiOutDelay32_reg_reg[1][24]_i_2__0_n_0\,
      \multiOutDelay32_reg_reg[1][24]\ => \multiOutDelay32_reg_reg[1][24]_i_2_n_0\,
      \multiOutDelay33_reg_reg[1][24]\ => \multiOutDelay33_reg_reg[1][24]_i_2_n_0\,
      out_valid_reg => AXI4_Stream_Video_Master_TVALID,
      reset_out => reset
    );
\multiOutDelay11_reg_reg[1][24]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay11_reg_reg[1][24]_i_2_n_0\
    );
\multiOutDelay11_reg_reg[1][24]_i_2__0\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay11_reg_reg[1][24]_i_2__0_n_0\
    );
\multiOutDelay12_reg_reg[1][24]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay12_reg_reg[1][24]_i_2_n_0\
    );
\multiOutDelay13_reg_reg[1][23]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay13_reg_reg[1][23]_i_2_n_0\
    );
\multiOutDelay13_reg_reg[1][24]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay13_reg_reg[1][24]_i_2_n_0\
    );
\multiOutDelay21_reg_reg[1][24]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay21_reg_reg[1][24]_i_2_n_0\
    );
\multiOutDelay22_reg_reg[1][24]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay22_reg_reg[1][24]_i_2_n_0\
    );
\multiOutDelay22_reg_reg[1][24]_i_2__0\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay22_reg_reg[1][24]_i_2__0_n_0\
    );
\multiOutDelay23_reg_reg[1][24]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay23_reg_reg[1][24]_i_2_n_0\
    );
\multiOutDelay23_reg_reg[1][24]_i_2__0\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay23_reg_reg[1][24]_i_2__0_n_0\
    );
\multiOutDelay31_reg_reg[1][24]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay31_reg_reg[1][24]_i_2_n_0\
    );
\multiOutDelay32_reg_reg[1][24]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay32_reg_reg[1][24]_i_2_n_0\
    );
\multiOutDelay32_reg_reg[1][24]_i_2__0\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay32_reg_reg[1][24]_i_2__0_n_0\
    );
\multiOutDelay33_reg_reg[1][24]_i_2\: unisim.vcomponents.FDCE
     port map (
      C => IPCORE_CLK,
      CE => dut_enable,
      CLR => reset,
      D => '1',
      Q => \multiOutDelay33_reg_reg[1][24]_i_2_n_0\
    );
end STRUCTURE;
