INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/adsr_envelope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adsr_envelope
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/midi_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module midi_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/midi_to_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module midi_to_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/pwm_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/saw_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saw_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/sin_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/sqr_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqr_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/tri_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/wav_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wav_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/note_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/voice_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module voice_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sources_1/imports/new/voice_mixer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module voice_mixer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sim_1/imports/sim_1/new/adsr_envelope_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adsr_envelope_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sim_1/imports/sim_1/new/midi_to_freq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module midi_to_freq_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sim_1/imports/sim_1/new/pwm_audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_audio_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sim_1/imports/sim_1/imports/new/saw_wav_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saw_wav_gen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sim_1/imports/sim_1/imports/new/sin_wav_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_wav_gen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sim_1/imports/sim_1/imports/new/sqr_wav_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqr_wav_gen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sim_1/imports/sim_1/imports/new/synth_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sim_1/imports/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sim_1/imports/sim_1/imports/new/tri_wav_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_wav_gen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sim_1/imports/sim_1/imports/new/wav_selector_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wav_selector_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sim_1/imports/sim_1/new/midi_input_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module midi_input_tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_8/verimoog_1_8.srcs/sim_1/imports/sim_1/new/midi_input_tb.v:163]
