
build/simBrd.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000e8  00800100  00000d94  00000e28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000d94  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000007  008001e8  008001e8  00000f10  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000f10  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000f6c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000308  00000000  00000000  00000fac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002459  00000000  00000000  000012b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000fb2  00000000  00000000  0000370d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f50  00000000  00000000  000046bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000680  00000000  00000000  00005610  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001135  00000000  00000000  00005c90  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000087b  00000000  00000000  00006dc5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002a8  00000000  00000000  00007640  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e4 e9       	ldi	r30, 0x94	; 148
  7c:	fd e0       	ldi	r31, 0x0D	; 13
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a8 3e       	cpi	r26, 0xE8	; 232
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a8 ee       	ldi	r26, 0xE8	; 232
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	af 3e       	cpi	r26, 0xEF	; 239
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 c9 03 	call	0x792	; 0x792 <main>
  9e:	0c 94 c8 06 	jmp	0xd90	; 0xd90 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <SetBit>:
void ClearBit(uint8_t volatile * const port, uint8_t const bit) {
    *port &= ~(1<<bit);
}

void ToggleBit(uint8_t volatile * const port, uint8_t const bit) {
    *port ^= (1<<bit);
  a6:	fc 01       	movw	r30, r24
  a8:	40 81       	ld	r20, Z
  aa:	21 e0       	ldi	r18, 0x01	; 1
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <SetBit+0xe>
  b0:	22 0f       	add	r18, r18
  b2:	33 1f       	adc	r19, r19
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <SetBit+0xa>
  b8:	24 2b       	or	r18, r20
  ba:	20 83       	st	Z, r18
  bc:	08 95       	ret

000000be <ClearBit>:
  be:	fc 01       	movw	r30, r24
  c0:	90 81       	ld	r25, Z
  c2:	21 e0       	ldi	r18, 0x01	; 1
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <ClearBit+0xe>
  c8:	22 0f       	add	r18, r18
  ca:	33 1f       	adc	r19, r19
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <ClearBit+0xa>
  d0:	20 95       	com	r18
  d2:	29 23       	and	r18, r25
  d4:	20 83       	st	Z, r18
  d6:	08 95       	ret

000000d8 <BitIsSet>:
}

bool BitIsSet(uint8_t volatile * const port, uint8_t const bit) {
    return *port & (1<<bit);
  d8:	fc 01       	movw	r30, r24
  da:	80 81       	ld	r24, Z
  dc:	21 e0       	ldi	r18, 0x01	; 1
  de:	30 e0       	ldi	r19, 0x00	; 0
  e0:	02 c0       	rjmp	.+4      	; 0xe6 <BitIsSet+0xe>
  e2:	22 0f       	add	r18, r18
  e4:	33 1f       	adc	r19, r19
  e6:	6a 95       	dec	r22
  e8:	e2 f7       	brpl	.-8      	; 0xe2 <BitIsSet+0xa>
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	28 23       	and	r18, r24
  ee:	39 23       	and	r19, r25
  f0:	81 e0       	ldi	r24, 0x01	; 1
  f2:	23 2b       	or	r18, r19
  f4:	09 f4       	brne	.+2      	; 0xf8 <BitIsSet+0x20>
  f6:	80 e0       	ldi	r24, 0x00	; 0
}
  f8:	08 95       	ret

000000fa <BitIsClear>:

bool BitIsClear(uint8_t volatile * const port, uint8_t const bit) {
    return !(*port & (1<<bit));
  fa:	fc 01       	movw	r30, r24
  fc:	80 81       	ld	r24, Z
  fe:	90 e0       	ldi	r25, 0x00	; 0
 100:	02 c0       	rjmp	.+4      	; 0x106 <BitIsClear+0xc>
 102:	95 95       	asr	r25
 104:	87 95       	ror	r24
 106:	6a 95       	dec	r22
 108:	e2 f7       	brpl	.-8      	; 0x102 <BitIsClear+0x8>
 10a:	f1 e0       	ldi	r31, 0x01	; 1
 10c:	8f 27       	eor	r24, r31
}
 10e:	81 70       	andi	r24, 0x01	; 1
 110:	08 95       	ret

00000112 <DebugLedTurnOn_Implementation>:
    DebugLedTurnGreen();
}

static void DebugLedTurnOn_Implementation(void)
{
    SetBit(ddr_register_, debug_led_);
 112:	60 91 e8 01 	lds	r22, 0x01E8	; 0x8001e8 <__data_end>
 116:	80 91 ed 01 	lds	r24, 0x01ED	; 0x8001ed <ddr_register_>
 11a:	90 91 ee 01 	lds	r25, 0x01EE	; 0x8001ee <ddr_register_+0x1>
 11e:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 122:	08 95       	ret

00000124 <DebugLedTurnRed>:
}
void (*DebugLedTurnGreen)(void) = DebugLedTurnGreen_Implementation;

void DebugLedTurnRed(void)
{
    SetBit(port_register_, debug_led_);
 124:	60 91 e8 01 	lds	r22, 0x01E8	; 0x8001e8 <__data_end>
 128:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <port_register_>
 12c:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <port_register_+0x1>
 130:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 134:	08 95       	ret

00000136 <DebugLedTurnGreen_Implementation>:
    ClearBit(ddr_register_, debug_led_);
}

static void DebugLedTurnGreen_Implementation(void)
{
    ClearBit(port_register_, debug_led_);
 136:	60 91 e8 01 	lds	r22, 0x01E8	; 0x8001e8 <__data_end>
 13a:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <port_register_>
 13e:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <port_register_+0x1>
 142:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 146:	08 95       	ret

00000148 <DebugLedInit>:
    uint8_t volatile * const ddr_register,
    uint8_t volatile * const port_register,
    uint8_t volatile * const pin_register,
    uint8_t const debug_led)
{
    ddr_register_ = ddr_register;
 148:	90 93 ee 01 	sts	0x01EE, r25	; 0x8001ee <ddr_register_+0x1>
 14c:	80 93 ed 01 	sts	0x01ED, r24	; 0x8001ed <ddr_register_>
    port_register_ = port_register;
 150:	70 93 ec 01 	sts	0x01EC, r23	; 0x8001ec <port_register_+0x1>
 154:	60 93 eb 01 	sts	0x01EB, r22	; 0x8001eb <port_register_>
    pin_register_ = pin_register;
 158:	50 93 ea 01 	sts	0x01EA, r21	; 0x8001ea <pin_register_+0x1>
 15c:	40 93 e9 01 	sts	0x01E9, r20	; 0x8001e9 <pin_register_>
    debug_led_ = debug_led;
 160:	20 93 e8 01 	sts	0x01E8, r18	; 0x8001e8 <__data_end>
    DebugLedTurnOn();
 164:	e0 91 04 01 	lds	r30, 0x0104	; 0x800104 <DebugLedTurnOn>
 168:	f0 91 05 01 	lds	r31, 0x0105	; 0x800105 <DebugLedTurnOn+0x1>
 16c:	09 95       	icall
    DebugLedTurnGreen();
 16e:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <DebugLedTurnGreen>
 172:	f0 91 03 01 	lds	r31, 0x0103	; 0x800103 <DebugLedTurnGreen+0x1>
 176:	09 95       	icall
 178:	08 95       	ret

0000017a <FtSendCommand_Implementation>:
bool (*FtHasDataToRead)(void) = FtIsBusOk_Implementation;

static bool FtHasRoomToWrite_Implementation(void)
{
    return BitIsClear(FtMiosio_pin, FtMiosio0);
}
 17a:	cf 93       	push	r28
 17c:	c8 2f       	mov	r28, r24
 17e:	e0 91 16 01 	lds	r30, 0x0116	; 0x800116 <FtActivateInterface>
 182:	f0 91 17 01 	lds	r31, 0x0117	; 0x800117 <FtActivateInterface+0x1>
 186:	09 95       	icall
 188:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <FtPushData>
 18c:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <FtPushData+0x1>
 190:	09 95       	icall
 192:	e0 91 0c 01 	lds	r30, 0x010C	; 0x80010c <FtLetMasterDriveBus>
 196:	f0 91 0d 01 	lds	r31, 0x010D	; 0x80010d <FtLetMasterDriveBus+0x1>
 19a:	09 95       	icall
 19c:	e0 91 10 01 	lds	r30, 0x0110	; 0x800110 <FtOutputByte>
 1a0:	f0 91 11 01 	lds	r31, 0x0111	; 0x800111 <FtOutputByte+0x1>
 1a4:	8c 2f       	mov	r24, r28
 1a6:	09 95       	icall
 1a8:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <FtPullData>
 1ac:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <FtPullData+0x1>
 1b0:	09 95       	icall
 1b2:	cf 91       	pop	r28
 1b4:	08 95       	ret

000001b6 <FtBusTurnaround_Implementation>:
 1b6:	e0 91 0a 01 	lds	r30, 0x010A	; 0x80010a <FtLetSlaveDriveBus>
 1ba:	f0 91 0b 01 	lds	r31, 0x010B	; 0x80010b <FtLetSlaveDriveBus+0x1>
 1be:	09 95       	icall
 1c0:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <FtPushData>
 1c4:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <FtPushData+0x1>
 1c8:	09 95       	icall
 1ca:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <FtPullData>
 1ce:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <FtPullData+0x1>
 1d2:	09 95       	icall
 1d4:	e0 91 08 01 	lds	r30, 0x0108	; 0x800108 <FtIsBusOk>
 1d8:	f0 91 09 01 	lds	r31, 0x0109	; 0x800109 <FtIsBusOk+0x1>
 1dc:	09 95       	icall
 1de:	08 95       	ret

000001e0 <FtWrite_Implementation>:
 1e0:	cf 93       	push	r28
 1e2:	df 93       	push	r29
 1e4:	ec 01       	movw	r28, r24
 1e6:	e0 91 0c 01 	lds	r30, 0x010C	; 0x80010c <FtLetMasterDriveBus>
 1ea:	f0 91 0d 01 	lds	r31, 0x010D	; 0x80010d <FtLetMasterDriveBus+0x1>
 1ee:	09 95       	icall
 1f0:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <FtPushData>
 1f4:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <FtPushData+0x1>
 1f8:	09 95       	icall
 1fa:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <FtWriteData>
 1fe:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <FtWriteData+0x1>
 202:	88 81       	ld	r24, Y
 204:	09 95       	icall
 206:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <FtPullData>
 20a:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <FtPullData+0x1>
 20e:	09 95       	icall
 210:	e0 91 08 01 	lds	r30, 0x0108	; 0x800108 <FtIsBusOk>
 214:	f0 91 09 01 	lds	r31, 0x0109	; 0x800109 <FtIsBusOk+0x1>
 218:	09 95       	icall
 21a:	df 91       	pop	r29
 21c:	cf 91       	pop	r28
 21e:	08 95       	ret

00000220 <FtOutputByte_Implementation>:
 220:	e0 91 dd 01 	lds	r30, 0x01DD	; 0x8001dd <FtMiosio_port>
 224:	f0 91 de 01 	lds	r31, 0x01DE	; 0x8001de <FtMiosio_port+0x1>
 228:	80 83       	st	Z, r24
 22a:	08 95       	ret

0000022c <FtLetMasterDriveBus_Implementation>:
 22c:	e0 91 df 01 	lds	r30, 0x01DF	; 0x8001df <FtMiosio_ddr>
 230:	f0 91 e0 01 	lds	r31, 0x01E0	; 0x8001e0 <FtMiosio_ddr+0x1>
 234:	8f ef       	ldi	r24, 0xFF	; 255
 236:	80 83       	st	Z, r24
 238:	08 95       	ret

0000023a <FtLetSlaveDriveBus_Implementation>:
 23a:	e0 91 df 01 	lds	r30, 0x01DF	; 0x8001df <FtMiosio_ddr>
 23e:	f0 91 e0 01 	lds	r31, 0x01E0	; 0x8001e0 <FtMiosio_ddr+0x1>
 242:	10 82       	st	Z, r1
 244:	08 95       	ret

00000246 <FtWriteData_Implementation>:
 246:	e0 91 dd 01 	lds	r30, 0x01DD	; 0x8001dd <FtMiosio_port>
 24a:	f0 91 de 01 	lds	r31, 0x01DE	; 0x8001de <FtMiosio_port+0x1>
 24e:	80 83       	st	Z, r24
 250:	08 95       	ret

00000252 <FtActivateInterface_Implementation>:
 252:	60 91 dc 01 	lds	r22, 0x01DC	; 0x8001dc <Ft1248_Ss>
 256:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <Ft1248_port>
 25a:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <Ft1248_port+0x1>
 25e:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 262:	08 95       	ret

00000264 <FtPullData_Implementation>:
 264:	60 91 db 01 	lds	r22, 0x01DB	; 0x8001db <Ft1248_Sck>
 268:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <Ft1248_port>
 26c:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <Ft1248_port+0x1>
 270:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 274:	08 95       	ret

00000276 <FtDeactivateInterface_Implementation>:
 276:	60 91 dc 01 	lds	r22, 0x01DC	; 0x8001dc <Ft1248_Ss>
 27a:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <Ft1248_port>
 27e:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <Ft1248_port+0x1>
 282:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 286:	08 95       	ret

00000288 <FtPushData_Implementation>:
 288:	60 91 db 01 	lds	r22, 0x01DB	; 0x8001db <Ft1248_Sck>
 28c:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <Ft1248_port>
 290:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <Ft1248_port+0x1>
 294:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 298:	08 95       	ret

0000029a <FtIsBusOk_Implementation>:
 29a:	60 91 da 01 	lds	r22, 0x01DA	; 0x8001da <Ft1248_Miso>
 29e:	80 91 e1 01 	lds	r24, 0x01E1	; 0x8001e1 <Ft1248_pin>
 2a2:	90 91 e2 01 	lds	r25, 0x01E2	; 0x8001e2 <Ft1248_pin+0x1>
 2a6:	0e 94 7d 00 	call	0xfa	; 0xfa <BitIsClear>
 2aa:	08 95       	ret

000002ac <FtSetMisoAsInput>:
    FtSckLow();
    FtSsHigh();
}
void FtSetMisoAsInput(void)
{
    ClearBit(Ft1248_ddr, Ft1248_Miso);
 2ac:	60 91 da 01 	lds	r22, 0x01DA	; 0x8001da <Ft1248_Miso>
 2b0:	80 91 e5 01 	lds	r24, 0x01E5	; 0x8001e5 <Ft1248_ddr>
 2b4:	90 91 e6 01 	lds	r25, 0x01E6	; 0x8001e6 <Ft1248_ddr+0x1>
 2b8:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 2bc:	08 95       	ret

000002be <FtEnablePullupOnMiso>:
}
void FtEnablePullupOnMiso(void)
{
    SetBit(Ft1248_port, Ft1248_Miso);
 2be:	60 91 da 01 	lds	r22, 0x01DA	; 0x8001da <Ft1248_Miso>
 2c2:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <Ft1248_port>
 2c6:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <Ft1248_port+0x1>
 2ca:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 2ce:	08 95       	ret

000002d0 <FtSetMiosioAsInputs>:
}
void FtSetMiosioAsInputs(void)
{
    *FtMiosio_ddr = 0x00;
 2d0:	e0 91 df 01 	lds	r30, 0x01DF	; 0x8001df <FtMiosio_ddr>
 2d4:	f0 91 e0 01 	lds	r31, 0x01E0	; 0x8001e0 <FtMiosio_ddr+0x1>
 2d8:	10 82       	st	Z, r1
 2da:	08 95       	ret

000002dc <FtEnablePullupsOnMiosio>:
}
void FtEnablePullupsOnMiosio(void)
{
    *FtMiosio_port = 0xFF;
 2dc:	e0 91 dd 01 	lds	r30, 0x01DD	; 0x8001dd <FtMiosio_port>
 2e0:	f0 91 de 01 	lds	r31, 0x01DE	; 0x8001de <FtMiosio_port+0x1>
 2e4:	8f ef       	ldi	r24, 0xFF	; 255
 2e6:	80 83       	st	Z, r24
 2e8:	08 95       	ret

000002ea <FtSckLow>:
}
void FtSckLow(void)
{
 2ea:	cf 93       	push	r28
    ClearBit(Ft1248_port, Ft1248_Sck);  // drive low
 2ec:	c0 91 db 01 	lds	r28, 0x01DB	; 0x8001db <Ft1248_Sck>
 2f0:	6c 2f       	mov	r22, r28
 2f2:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <Ft1248_port>
 2f6:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <Ft1248_port+0x1>
 2fa:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
    SetBit(Ft1248_ddr, Ft1248_Sck);     // cfg as output
 2fe:	6c 2f       	mov	r22, r28
 300:	80 91 e5 01 	lds	r24, 0x01E5	; 0x8001e5 <Ft1248_ddr>
 304:	90 91 e6 01 	lds	r25, 0x01E6	; 0x8001e6 <Ft1248_ddr+0x1>
 308:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
 30c:	cf 91       	pop	r28
 30e:	08 95       	ret

00000310 <FtSsHigh>:
void FtSsHigh(void)
{
 310:	cf 93       	push	r28
    SetBit(Ft1248_port, Ft1248_Ss);     // drive high
 312:	c0 91 dc 01 	lds	r28, 0x01DC	; 0x8001dc <Ft1248_Ss>
 316:	6c 2f       	mov	r22, r28
 318:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <Ft1248_port>
 31c:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <Ft1248_port+0x1>
 320:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    SetBit(Ft1248_ddr, Ft1248_Ss);      // cfg as output
 324:	6c 2f       	mov	r22, r28
 326:	80 91 e5 01 	lds	r24, 0x01E5	; 0x8001e5 <Ft1248_ddr>
 32a:	90 91 e6 01 	lds	r25, 0x01E6	; 0x8001e6 <Ft1248_ddr+0x1>
 32e:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
 332:	cf 91       	pop	r28
 334:	08 95       	ret

00000336 <FtInit>:

//=====[ High-level API ]=====
#include "DebugLed.h"
void FtInit(void)
{
    FtSetMisoAsInput();
 336:	0e 94 56 01 	call	0x2ac	; 0x2ac <FtSetMisoAsInput>
    FtEnablePullupOnMiso();
 33a:	0e 94 5f 01 	call	0x2be	; 0x2be <FtEnablePullupOnMiso>
    FtSetMiosioAsInputs();
 33e:	0e 94 68 01 	call	0x2d0	; 0x2d0 <FtSetMiosioAsInputs>
    FtEnablePullupsOnMiosio();
 342:	0e 94 6e 01 	call	0x2dc	; 0x2dc <FtEnablePullupsOnMiosio>
    FtSckLow();
 346:	0e 94 75 01 	call	0x2ea	; 0x2ea <FtSckLow>
    FtSsHigh();
 34a:	0e 94 88 01 	call	0x310	; 0x310 <FtSsHigh>
 34e:	08 95       	ret

00000350 <UsbInit>:
        num_bytes_read++;
    }

    FtDeactivateInterface();
    return num_bytes_read;
}
 350:	0e 94 9b 01 	call	0x336	; 0x336 <FtInit>
 354:	08 95       	ret

00000356 <UsbWrite>:
uint16_t UsbWrite(uint8_t *write_buffer, uint16_t nbytes)
{
 356:	ef 92       	push	r14
 358:	ff 92       	push	r15
 35a:	0f 93       	push	r16
 35c:	1f 93       	push	r17
 35e:	cf 93       	push	r28
 360:	df 93       	push	r29
 362:	8c 01       	movw	r16, r24
 364:	7b 01       	movw	r14, r22
    uint16_t num_bytes_sent = 0;
    FtSendCommand(FtCmd_Write);
 366:	e0 91 1c 01 	lds	r30, 0x011C	; 0x80011c <FtSendCommand>
 36a:	f0 91 1d 01 	lds	r31, 0x011D	; 0x80011d <FtSendCommand+0x1>
 36e:	80 91 91 01 	lds	r24, 0x0191	; 0x800191 <FtCmd_Write>
 372:	09 95       	icall
    if (!FtBusTurnaround())
 374:	e0 91 1a 01 	lds	r30, 0x011A	; 0x80011a <FtBusTurnaround>
 378:	f0 91 1b 01 	lds	r31, 0x011B	; 0x80011b <FtBusTurnaround+0x1>
 37c:	09 95       	icall
 37e:	81 11       	cpse	r24, r1
 380:	0d c0       	rjmp	.+26     	; 0x39c <UsbWrite+0x46>
    {
        DebugLedTurnRedToShowError();
 382:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <DebugLedTurnRedToShowError>
 386:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <DebugLedTurnRedToShowError+0x1>
 38a:	09 95       	icall
        FtDeactivateInterface();
 38c:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <FtDeactivateInterface>
 390:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <FtDeactivateInterface+0x1>
 394:	09 95       	icall
        return num_bytes_sent;
 396:	c0 e0       	ldi	r28, 0x00	; 0
 398:	d0 e0       	ldi	r29, 0x00	; 0
 39a:	15 c0       	rjmp	.+42     	; 0x3c6 <UsbWrite+0x70>
 39c:	c0 e0       	ldi	r28, 0x00	; 0
 39e:	d0 e0       	ldi	r29, 0x00	; 0
    }
    // TODO: rename `byte_sent` as `byte_sent_OK` or `byte_was_sent`
    bool byte_sent = true; bool finished = false;
    while (byte_sent && !finished)
    {
        byte_sent = FtWrite(write_buffer++);
 3a0:	e0 91 18 01 	lds	r30, 0x0118	; 0x800118 <FtWrite>
 3a4:	f0 91 19 01 	lds	r31, 0x0119	; 0x800119 <FtWrite+0x1>
 3a8:	c8 01       	movw	r24, r16
 3aa:	8c 0f       	add	r24, r28
 3ac:	9d 1f       	adc	r25, r29
 3ae:	09 95       	icall
        if (byte_sent) num_bytes_sent++;
 3b0:	88 23       	and	r24, r24
 3b2:	21 f0       	breq	.+8      	; 0x3bc <UsbWrite+0x66>
 3b4:	21 96       	adiw	r28, 0x01	; 1
        FtDeactivateInterface();
        return num_bytes_sent;
    }
    // TODO: rename `byte_sent` as `byte_sent_OK` or `byte_was_sent`
    bool byte_sent = true; bool finished = false;
    while (byte_sent && !finished)
 3b6:	ce 15       	cp	r28, r14
 3b8:	df 05       	cpc	r29, r15
 3ba:	90 f3       	brcs	.-28     	; 0x3a0 <UsbWrite+0x4a>
    {
        byte_sent = FtWrite(write_buffer++);
        if (byte_sent) num_bytes_sent++;
        finished = (num_bytes_sent >= nbytes);
    }
    FtDeactivateInterface();
 3bc:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <FtDeactivateInterface>
 3c0:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <FtDeactivateInterface+0x1>
 3c4:	09 95       	icall
    return num_bytes_sent;
}
 3c6:	ce 01       	movw	r24, r28
 3c8:	df 91       	pop	r29
 3ca:	cf 91       	pop	r28
 3cc:	1f 91       	pop	r17
 3ce:	0f 91       	pop	r16
 3d0:	ff 90       	pop	r15
 3d2:	ef 90       	pop	r14
 3d4:	08 95       	ret

000003d6 <ClearPendingSpiInterrupt_Implementation>:
}
uint8_t (*ReadSpiStatusRegister)(void) = ReadSpiStatusRegister_Implementation;
//
static void DisableSpi_Implementation(void)
{
    ClearBit(Spi_spcr, Spi_Enable);
 3d6:	e0 91 2a 01 	lds	r30, 0x012A	; 0x80012a <ReadSpiStatusRegister>
 3da:	f0 91 2b 01 	lds	r31, 0x012B	; 0x80012b <ReadSpiStatusRegister+0x1>
 3de:	09 95       	icall
 3e0:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <ReadSpiDataRegister>
 3e4:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <ReadSpiDataRegister+0x1>
 3e8:	09 95       	icall
 3ea:	08 95       	ret

000003ec <ReadSpiStatusRegister_Implementation>:
 3ec:	e0 91 d0 01 	lds	r30, 0x01D0	; 0x8001d0 <Spi_spsr>
 3f0:	f0 91 d1 01 	lds	r31, 0x01D1	; 0x8001d1 <Spi_spsr+0x1>
 3f4:	80 81       	ld	r24, Z
 3f6:	08 95       	ret

000003f8 <ReadSpiDataRegister_Implementation>:
 3f8:	e0 91 ce 01 	lds	r30, 0x01CE	; 0x8001ce <Spi_spdr>
 3fc:	f0 91 cf 01 	lds	r31, 0x01CF	; 0x8001cf <Spi_spdr+0x1>
 400:	80 81       	ld	r24, Z
 402:	08 95       	ret

00000404 <SpiMasterOpenSpi_Implementation>:
//
// TODO: remove Open and Close from the public API
//
static void SpiMasterOpenSpi_Implementation(void)
{
    ClearBit(Spi_port, Spi_Ss);
 404:	60 91 cd 01 	lds	r22, 0x01CD	; 0x8001cd <Spi_Ss>
 408:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <Spi_port>
 40c:	90 91 d7 01 	lds	r25, 0x01D7	; 0x8001d7 <Spi_port+0x1>
 410:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 414:	08 95       	ret

00000416 <EnableSpi_Implementation>:
}
void (*DisableSpi)(void) = DisableSpi_Implementation;
//
static void EnableSpi_Implementation(void)
{
    SetBit(Spi_spcr, Spi_Enable);
 416:	60 91 c6 01 	lds	r22, 0x01C6	; 0x8001c6 <Spi_Enable>
 41a:	80 91 d2 01 	lds	r24, 0x01D2	; 0x8001d2 <Spi_spcr>
 41e:	90 91 d3 01 	lds	r25, 0x01D3	; 0x8001d3 <Spi_spcr+0x1>
 422:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 426:	08 95       	ret

00000428 <SpiMasterCloseSpi_Implementation>:
}
void (*SpiMasterOpenSpi)(void) = SpiMasterOpenSpi_Implementation;
//
static void SpiMasterCloseSpi_Implementation(void)
{
    SetBit(Spi_port, Spi_Ss);
 428:	60 91 cd 01 	lds	r22, 0x01CD	; 0x8001cd <Spi_Ss>
 42c:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <Spi_port>
 430:	90 91 d7 01 	lds	r25, 0x01D7	; 0x8001d7 <Spi_port+0x1>
 434:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 438:	08 95       	ret

0000043a <SpiTransferIsDone_Implementation>:
}
void (*SpiMasterCloseSpi)(void) = SpiMasterCloseSpi_Implementation;
//
static bool SpiTransferIsDone_Implementation(void)
{
    return BitIsSet(Spi_spsr, Spi_InterruptFlag);
 43a:	60 91 c4 01 	lds	r22, 0x01C4	; 0x8001c4 <Spi_InterruptFlag>
 43e:	80 91 d0 01 	lds	r24, 0x01D0	; 0x8001d0 <Spi_spsr>
 442:	90 91 d1 01 	lds	r25, 0x01D1	; 0x8001d1 <Spi_spsr+0x1>
 446:	0e 94 6c 00 	call	0xd8	; 0xd8 <BitIsSet>
}
 44a:	08 95       	ret

0000044c <SpiResponseIsReady_Implementation>:
    SpiMasterWrite(garbage);
    return ReadSpiDataRegister();
}
static bool SpiResponseIsReady_Implementation(void)
{
    return BitIsClear(Spi_pin, Spi_Miso);
 44c:	60 91 cb 01 	lds	r22, 0x01CB	; 0x8001cb <Spi_Miso>
 450:	80 91 d4 01 	lds	r24, 0x01D4	; 0x8001d4 <Spi_pin>
 454:	90 91 d5 01 	lds	r25, 0x01D5	; 0x8001d5 <Spi_pin+0x1>
 458:	0e 94 7d 00 	call	0xfa	; 0xfa <BitIsClear>
}
 45c:	08 95       	ret

0000045e <SpiMasterInit>:
{
    ClearBit(Spi_ddr, Spi_Miso);    // make it an input
    SetBit(Spi_port, Spi_Miso);     // enable pull-up
}
void SpiMasterInit(void)
{
 45e:	1f 93       	push	r17
 460:	cf 93       	push	r28
 462:	df 93       	push	r29
    SlaveSelectIdleHigh();
 464:	0e 94 14 02 	call	0x428	; 0x428 <SpiMasterCloseSpi_Implementation>
// Instead, it prevents the SPI master from ever receiving `DataIsReady`.
// It behaves like MISO is always high, but I have not measured it.
//
static void SetMisoAsPullupInput(void)
{
    ClearBit(Spi_ddr, Spi_Miso);    // make it an input
 468:	10 91 cb 01 	lds	r17, 0x01CB	; 0x8001cb <Spi_Miso>
 46c:	c0 91 d8 01 	lds	r28, 0x01D8	; 0x8001d8 <Spi_ddr>
 470:	d0 91 d9 01 	lds	r29, 0x01D9	; 0x8001d9 <Spi_ddr+0x1>
 474:	61 2f       	mov	r22, r17
 476:	ce 01       	movw	r24, r28
 478:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
    SetBit(Spi_port, Spi_Miso);     // enable pull-up
 47c:	61 2f       	mov	r22, r17
 47e:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <Spi_port>
 482:	90 91 d7 01 	lds	r25, 0x01D7	; 0x8001d7 <Spi_port+0x1>
 486:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
bool (*SpiTransferIsDone)(void) = SpiTransferIsDone_Implementation;

static void (*SlaveSelectIdleHigh)(void) = SpiMasterCloseSpi_Implementation;
static void SetSlaveSelectAsOutput(void)
{
    SetBit(Spi_ddr, Spi_Ss);
 48a:	60 91 cd 01 	lds	r22, 0x01CD	; 0x8001cd <Spi_Ss>
 48e:	ce 01       	movw	r24, r28
 490:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
static void SetMosiAsOutput(void)
{
    SetBit(Spi_ddr, Spi_Mosi);
 494:	60 91 cc 01 	lds	r22, 0x01CC	; 0x8001cc <Spi_Mosi>
 498:	ce 01       	movw	r24, r28
 49a:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
static void SetSckAsOutput(void)
{
    SetBit(Spi_ddr, Spi_Sck);
 49e:	60 91 ca 01 	lds	r22, 0x01CA	; 0x8001ca <Spi_Sck>
 4a2:	ce 01       	movw	r24, r28
 4a4:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
static void MakeMeTheMaster(void)
{
    SetBit(Spi_spcr, Spi_MasterSlaveSelect);
 4a8:	c0 91 d2 01 	lds	r28, 0x01D2	; 0x8001d2 <Spi_spcr>
 4ac:	d0 91 d3 01 	lds	r29, 0x01D3	; 0x8001d3 <Spi_spcr+0x1>
 4b0:	60 91 c9 01 	lds	r22, 0x01C9	; 0x8001c9 <Spi_MasterSlaveSelect>
 4b4:	ce 01       	movw	r24, r28
 4b6:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
static void SetClockRateToFoscDividedBy8(void)
{
    // SPI master and slave are both an ATmega328P with a 10MHz oscillator.
    // Use SCK = fosc/8 = 1.25MHz.
    SetBit  (Spi_spcr, Spi_ClockRateBit0);
 4ba:	60 91 c8 01 	lds	r22, 0x01C8	; 0x8001c8 <Spi_ClockRateBit0>
 4be:	ce 01       	movw	r24, r28
 4c0:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    ClearBit(Spi_spcr, Spi_ClockRateBit1);
 4c4:	60 91 c7 01 	lds	r22, 0x01C7	; 0x8001c7 <Spi_ClockRateBit1>
 4c8:	ce 01       	movw	r24, r28
 4ca:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
    SetBit(Spi_spsr, Spi_DoubleClockRate);
 4ce:	60 91 c5 01 	lds	r22, 0x01C5	; 0x8001c5 <Spi_DoubleClockRate>
 4d2:	80 91 d0 01 	lds	r24, 0x01D0	; 0x8001d0 <Spi_spsr>
 4d6:	90 91 d1 01 	lds	r25, 0x01D1	; 0x8001d1 <Spi_spsr+0x1>
 4da:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    SetSlaveSelectAsOutput();  // pin-direction is user-defined
    SetMosiAsOutput();         // pin-direction is user-defined
    SetSckAsOutput();          // pin-direction is user-defined
    MakeMeTheMaster();
    SetClockRateToFoscDividedBy8();  // hardcode the SPI clock rate at 1.25MHz
    EnableSpi();
 4de:	e0 91 28 01 	lds	r30, 0x0128	; 0x800128 <EnableSpi>
 4e2:	f0 91 29 01 	lds	r31, 0x0129	; 0x800129 <EnableSpi+0x1>
 4e6:	09 95       	icall
    ClearPendingSpiInterrupt();
 4e8:	e0 91 2c 01 	lds	r30, 0x012C	; 0x80012c <ClearPendingSpiInterrupt>
 4ec:	f0 91 2d 01 	lds	r31, 0x012D	; 0x80012d <ClearPendingSpiInterrupt+0x1>
 4f0:	09 95       	icall
}
 4f2:	df 91       	pop	r29
 4f4:	cf 91       	pop	r28
 4f6:	1f 91       	pop	r17
 4f8:	08 95       	ret

000004fa <SpiMasterWrite>:
void SpiMasterWrite(uint8_t byte_to_send)
{
 4fa:	cf 93       	push	r28
 4fc:	c8 2f       	mov	r28, r24
    SpiMasterOpenSpi();
 4fe:	e0 91 26 01 	lds	r30, 0x0126	; 0x800126 <SpiMasterOpenSpi>
 502:	f0 91 27 01 	lds	r31, 0x0127	; 0x800127 <SpiMasterOpenSpi+0x1>
 506:	09 95       	icall
    *Spi_spdr = byte_to_send;  // load tx buffer and start SPI transmission
 508:	e0 91 ce 01 	lds	r30, 0x01CE	; 0x8001ce <Spi_spdr>
 50c:	f0 91 cf 01 	lds	r31, 0x01CF	; 0x8001cf <Spi_spdr+0x1>
 510:	c0 83       	st	Z, r28
    while (!SpiTransferIsDone()) ;
 512:	e0 91 22 01 	lds	r30, 0x0122	; 0x800122 <SpiTransferIsDone>
 516:	f0 91 23 01 	lds	r31, 0x0123	; 0x800123 <SpiTransferIsDone+0x1>
 51a:	09 95       	icall
 51c:	88 23       	and	r24, r24
 51e:	c9 f3       	breq	.-14     	; 0x512 <SpiMasterWrite+0x18>
    SpiMasterCloseSpi();
 520:	e0 91 24 01 	lds	r30, 0x0124	; 0x800124 <SpiMasterCloseSpi>
 524:	f0 91 25 01 	lds	r31, 0x0125	; 0x800125 <SpiMasterCloseSpi+0x1>
 528:	09 95       	icall
}
 52a:	cf 91       	pop	r28
 52c:	08 95       	ret

0000052e <SpiMasterRead>:
}
uint8_t (*ReadSpiDataRegister)(void) = ReadSpiDataRegister_Implementation;
uint8_t SpiMasterRead(void)
{
    uint8_t garbage = 0xFF;
    SpiMasterWrite(garbage);
 52e:	8f ef       	ldi	r24, 0xFF	; 255
 530:	0e 94 7d 02 	call	0x4fa	; 0x4fa <SpiMasterWrite>
    return ReadSpiDataRegister();
 534:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <ReadSpiDataRegister>
 538:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <ReadSpiDataRegister+0x1>
 53c:	09 95       	icall
}
 53e:	08 95       	ret

00000540 <SpiMasterWaitForResponse>:
    return BitIsClear(Spi_pin, Spi_Miso);
}
bool (*SpiResponseIsReady)(void) = SpiResponseIsReady_Implementation;
void SpiMasterWaitForResponse(void)
{
    while( !SpiResponseIsReady() );
 540:	e0 91 1e 01 	lds	r30, 0x011E	; 0x80011e <SpiResponseIsReady>
 544:	f0 91 1f 01 	lds	r31, 0x011F	; 0x80011f <SpiResponseIsReady+0x1>
 548:	09 95       	icall
 54a:	88 23       	and	r24, r24
 54c:	c9 f3       	breq	.-14     	; 0x540 <SpiMasterWaitForResponse>
}
 54e:	08 95       	ret

00000550 <PrintSpiSlaveResponse>:
void test_SpiMaster(void)
{
    /* SpiMaster_sends_a_byte_and_slave_debug_leds_show_lower_nibble(); // PASS 2018-07-31 */
    /* Slave_receives_request_and_sends_response_when_ready(); // PASS 2018-08-02 */
    /* SpiMaster_detects_when_slave_is_ready_to_send_data();  // PASS 2018-08-03 */
    Get_dummy_byte_from_slave_and_write_dummy_byte_to_USB_host(); // PASS 2018-08-03
 550:	0f 93       	push	r16
 552:	1f 93       	push	r17
 554:	cf 93       	push	r28
 556:	df 93       	push	r29
 558:	cd b7       	in	r28, 0x3d	; 61
 55a:	de b7       	in	r29, 0x3e	; 62
 55c:	6e 97       	sbiw	r28, 0x1e	; 30
 55e:	0f b6       	in	r0, 0x3f	; 63
 560:	f8 94       	cli
 562:	de bf       	out	0x3e, r29	; 62
 564:	0f be       	out	0x3f, r0	; 63
 566:	cd bf       	out	0x3d, r28	; 61
 568:	1f 92       	push	r1
 56a:	8f 93       	push	r24
 56c:	82 e9       	ldi	r24, 0x92	; 146
 56e:	91 e0       	ldi	r25, 0x01	; 1
 570:	9f 93       	push	r25
 572:	8f 93       	push	r24
 574:	1f 92       	push	r1
 576:	8e e1       	ldi	r24, 0x1E	; 30
 578:	8f 93       	push	r24
 57a:	8e 01       	movw	r16, r28
 57c:	0f 5f       	subi	r16, 0xFF	; 255
 57e:	1f 4f       	sbci	r17, 0xFF	; 255
 580:	1f 93       	push	r17
 582:	0f 93       	push	r16
 584:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <snprintf>
 588:	6e e1       	ldi	r22, 0x1E	; 30
 58a:	70 e0       	ldi	r23, 0x00	; 0
 58c:	c8 01       	movw	r24, r16
 58e:	0e 94 ab 01 	call	0x356	; 0x356 <UsbWrite>
 592:	0f b6       	in	r0, 0x3f	; 63
 594:	f8 94       	cli
 596:	de bf       	out	0x3e, r29	; 62
 598:	0f be       	out	0x3f, r0	; 63
 59a:	cd bf       	out	0x3d, r28	; 61
 59c:	6e 96       	adiw	r28, 0x1e	; 30
 59e:	0f b6       	in	r0, 0x3f	; 63
 5a0:	f8 94       	cli
 5a2:	de bf       	out	0x3e, r29	; 62
 5a4:	0f be       	out	0x3f, r0	; 63
 5a6:	cd bf       	out	0x3d, r28	; 61
 5a8:	df 91       	pop	r29
 5aa:	cf 91       	pop	r28
 5ac:	1f 91       	pop	r17
 5ae:	0f 91       	pop	r16
 5b0:	08 95       	ret

000005b2 <AddTestResultStringLengths>:
 5b2:	cf 93       	push	r28
 5b4:	df 93       	push	r29
 5b6:	cd b7       	in	r28, 0x3d	; 61
 5b8:	de b7       	in	r29, 0x3e	; 62
 5ba:	e5 e0       	ldi	r30, 0x05	; 5
 5bc:	f0 e0       	ldi	r31, 0x00	; 0
 5be:	ec 0f       	add	r30, r28
 5c0:	fd 1f       	adc	r31, r29
 5c2:	01 90       	ld	r0, Z+
 5c4:	00 20       	and	r0, r0
 5c6:	e9 f7       	brne	.-6      	; 0x5c2 <AddTestResultStringLengths+0x10>
 5c8:	31 97       	sbiw	r30, 0x01	; 1
 5ca:	cf 01       	movw	r24, r30
 5cc:	25 e0       	ldi	r18, 0x05	; 5
 5ce:	30 e0       	ldi	r19, 0x00	; 0
 5d0:	2c 0f       	add	r18, r28
 5d2:	3d 1f       	adc	r19, r29
 5d4:	82 1b       	sub	r24, r18
 5d6:	93 0b       	sbc	r25, r19
 5d8:	de 01       	movw	r26, r28
 5da:	1c 96       	adiw	r26, 0x0c	; 12
 5dc:	fd 01       	movw	r30, r26
 5de:	01 90       	ld	r0, Z+
 5e0:	00 20       	and	r0, r0
 5e2:	e9 f7       	brne	.-6      	; 0x5de <AddTestResultStringLengths+0x2c>
 5e4:	31 97       	sbiw	r30, 0x01	; 1
 5e6:	ea 1b       	sub	r30, r26
 5e8:	fb 0b       	sbc	r31, r27
 5ea:	9e 01       	movw	r18, r28
 5ec:	23 5a       	subi	r18, 0xA3	; 163
 5ee:	3f 4f       	sbci	r19, 0xFF	; 255
 5f0:	d9 01       	movw	r26, r18
 5f2:	0d 90       	ld	r0, X+
 5f4:	00 20       	and	r0, r0
 5f6:	e9 f7       	brne	.-6      	; 0x5f2 <AddTestResultStringLengths+0x40>
 5f8:	11 97       	sbiw	r26, 0x01	; 1
 5fa:	a2 1b       	sub	r26, r18
 5fc:	b3 0b       	sbc	r27, r19
 5fe:	8e 0f       	add	r24, r30
 600:	8a 0f       	add	r24, r26
 602:	df 91       	pop	r29
 604:	cf 91       	pop	r28
 606:	08 95       	ret

00000608 <PrintTestResult>:
 608:	cf 92       	push	r12
 60a:	df 92       	push	r13
 60c:	ef 92       	push	r14
 60e:	ff 92       	push	r15
 610:	0f 93       	push	r16
 612:	1f 93       	push	r17
 614:	cf 93       	push	r28
 616:	df 93       	push	r29
 618:	cd b7       	in	r28, 0x3d	; 61
 61a:	de b7       	in	r29, 0x3e	; 62
 61c:	cd b6       	in	r12, 0x3d	; 61
 61e:	de b6       	in	r13, 0x3e	; 62
 620:	2d b7       	in	r18, 0x3d	; 61
 622:	3e b7       	in	r19, 0x3e	; 62
 624:	2d 55       	subi	r18, 0x5D	; 93
 626:	31 09       	sbc	r19, r1
 628:	0f b6       	in	r0, 0x3f	; 63
 62a:	f8 94       	cli
 62c:	3e bf       	out	0x3e, r19	; 62
 62e:	0f be       	out	0x3f, r0	; 63
 630:	2d bf       	out	0x3d, r18	; 61
 632:	ad b7       	in	r26, 0x3d	; 61
 634:	be b7       	in	r27, 0x3e	; 62
 636:	11 96       	adiw	r26, 0x01	; 1
 638:	8d e5       	ldi	r24, 0x5D	; 93
 63a:	fe 01       	movw	r30, r28
 63c:	3b 96       	adiw	r30, 0x0b	; 11
 63e:	01 90       	ld	r0, Z+
 640:	0d 92       	st	X+, r0
 642:	8a 95       	dec	r24
 644:	e1 f7       	brne	.-8      	; 0x63e <PrintTestResult+0x36>
 646:	0e 94 d9 02 	call	0x5b2	; 0x5b2 <AddTestResultStringLengths>
 64a:	2d b7       	in	r18, 0x3d	; 61
 64c:	3e b7       	in	r19, 0x3e	; 62
 64e:	23 5a       	subi	r18, 0xA3	; 163
 650:	3f 4f       	sbci	r19, 0xFF	; 255
 652:	0f b6       	in	r0, 0x3f	; 63
 654:	f8 94       	cli
 656:	3e bf       	out	0x3e, r19	; 62
 658:	0f be       	out	0x3f, r0	; 63
 65a:	2d bf       	out	0x3d, r18	; 61
 65c:	08 2f       	mov	r16, r24
 65e:	10 e0       	ldi	r17, 0x00	; 0
 660:	03 5f       	subi	r16, 0xF3	; 243
 662:	1f 4f       	sbci	r17, 0xFF	; 255
 664:	8d b7       	in	r24, 0x3d	; 61
 666:	9e b7       	in	r25, 0x3e	; 62
 668:	80 1b       	sub	r24, r16
 66a:	91 0b       	sbc	r25, r17
 66c:	0f b6       	in	r0, 0x3f	; 63
 66e:	f8 94       	cli
 670:	9e bf       	out	0x3e, r25	; 62
 672:	0f be       	out	0x3f, r0	; 63
 674:	8d bf       	out	0x3d, r24	; 61
 676:	2d b7       	in	r18, 0x3d	; 61
 678:	3e b7       	in	r19, 0x3e	; 62
 67a:	2f 5f       	subi	r18, 0xFF	; 255
 67c:	3f 4f       	sbci	r19, 0xFF	; 255
 67e:	79 01       	movw	r14, r18
 680:	ce 01       	movw	r24, r28
 682:	8d 59       	subi	r24, 0x9D	; 157
 684:	9f 4f       	sbci	r25, 0xFF	; 255
 686:	9f 93       	push	r25
 688:	8f 93       	push	r24
 68a:	81 55       	subi	r24, 0x51	; 81
 68c:	91 09       	sbc	r25, r1
 68e:	9f 93       	push	r25
 690:	8f 93       	push	r24
 692:	8b e0       	ldi	r24, 0x0B	; 11
 694:	90 e0       	ldi	r25, 0x00	; 0
 696:	8c 0f       	add	r24, r28
 698:	9d 1f       	adc	r25, r29
 69a:	9f 93       	push	r25
 69c:	8f 93       	push	r24
 69e:	81 eb       	ldi	r24, 0xB1	; 177
 6a0:	91 e0       	ldi	r25, 0x01	; 1
 6a2:	9f 93       	push	r25
 6a4:	8f 93       	push	r24
 6a6:	1f 93       	push	r17
 6a8:	0f 93       	push	r16
 6aa:	ff 92       	push	r15
 6ac:	2f 93       	push	r18
 6ae:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <snprintf>
 6b2:	b8 01       	movw	r22, r16
 6b4:	8e 2d       	mov	r24, r14
 6b6:	9f 2d       	mov	r25, r15
 6b8:	0e 94 ab 01 	call	0x356	; 0x356 <UsbWrite>
 6bc:	2d b7       	in	r18, 0x3d	; 61
 6be:	3e b7       	in	r19, 0x3e	; 62
 6c0:	24 5f       	subi	r18, 0xF4	; 244
 6c2:	3f 4f       	sbci	r19, 0xFF	; 255
 6c4:	0f b6       	in	r0, 0x3f	; 63
 6c6:	f8 94       	cli
 6c8:	3e bf       	out	0x3e, r19	; 62
 6ca:	0f be       	out	0x3f, r0	; 63
 6cc:	2d bf       	out	0x3d, r18	; 61
 6ce:	0f b6       	in	r0, 0x3f	; 63
 6d0:	f8 94       	cli
 6d2:	de be       	out	0x3e, r13	; 62
 6d4:	0f be       	out	0x3f, r0	; 63
 6d6:	cd be       	out	0x3d, r12	; 61
 6d8:	df 91       	pop	r29
 6da:	cf 91       	pop	r28
 6dc:	1f 91       	pop	r17
 6de:	0f 91       	pop	r16
 6e0:	ff 90       	pop	r15
 6e2:	ef 90       	pop	r14
 6e4:	df 90       	pop	r13
 6e6:	cf 90       	pop	r12
 6e8:	08 95       	ret

000006ea <SetupDebugLed>:
 6ea:	23 e0       	ldi	r18, 0x03	; 3
 6ec:	46 e2       	ldi	r20, 0x26	; 38
 6ee:	50 e0       	ldi	r21, 0x00	; 0
 6f0:	68 e2       	ldi	r22, 0x28	; 40
 6f2:	70 e0       	ldi	r23, 0x00	; 0
 6f4:	87 e2       	ldi	r24, 0x27	; 39
 6f6:	90 e0       	ldi	r25, 0x00	; 0
 6f8:	0e 94 a4 00 	call	0x148	; 0x148 <DebugLedInit>
 6fc:	08 95       	ret

000006fe <Get_dummy_byte_from_slave_and_write_dummy_byte_to_USB_host>:
 6fe:	cf 93       	push	r28
 700:	df 93       	push	r29
 702:	cd b7       	in	r28, 0x3d	; 61
 704:	de b7       	in	r29, 0x3e	; 62
 706:	cd 55       	subi	r28, 0x5D	; 93
 708:	d1 09       	sbc	r29, r1
 70a:	0f b6       	in	r0, 0x3f	; 63
 70c:	f8 94       	cli
 70e:	de bf       	out	0x3e, r29	; 62
 710:	0f be       	out	0x3f, r0	; 63
 712:	cd bf       	out	0x3d, r28	; 61
 714:	0e 94 2f 02 	call	0x45e	; 0x45e <SpiMasterInit>
 718:	0e 94 a8 01 	call	0x350	; 0x350 <UsbInit>
 71c:	81 e0       	ldi	r24, 0x01	; 1
 71e:	0e 94 7d 02 	call	0x4fa	; 0x4fa <SpiMasterWrite>
 722:	0e 94 a0 02 	call	0x540	; 0x540 <SpiMasterWaitForResponse>
 726:	0e 94 92 00 	call	0x124	; 0x124 <DebugLedTurnRed>
 72a:	0e 94 97 02 	call	0x52e	; 0x52e <SpiMasterRead>
 72e:	81 30       	cpi	r24, 0x01	; 1
 730:	31 f5       	brne	.+76     	; 0x77e <Get_dummy_byte_from_slave_and_write_dummy_byte_to_USB_host+0x80>
 732:	8d e5       	ldi	r24, 0x5D	; 93
 734:	e4 e3       	ldi	r30, 0x34	; 52
 736:	f1 e0       	ldi	r31, 0x01	; 1
 738:	de 01       	movw	r26, r28
 73a:	11 96       	adiw	r26, 0x01	; 1
 73c:	01 90       	ld	r0, Z+
 73e:	0d 92       	st	X+, r0
 740:	8a 95       	dec	r24
 742:	e1 f7       	brne	.-8      	; 0x73c <Get_dummy_byte_from_slave_and_write_dummy_byte_to_USB_host+0x3e>
 744:	8d b7       	in	r24, 0x3d	; 61
 746:	9e b7       	in	r25, 0x3e	; 62
 748:	8d 55       	subi	r24, 0x5D	; 93
 74a:	91 09       	sbc	r25, r1
 74c:	0f b6       	in	r0, 0x3f	; 63
 74e:	f8 94       	cli
 750:	9e bf       	out	0x3e, r25	; 62
 752:	0f be       	out	0x3f, r0	; 63
 754:	8d bf       	out	0x3d, r24	; 61
 756:	ad b7       	in	r26, 0x3d	; 61
 758:	be b7       	in	r27, 0x3e	; 62
 75a:	11 96       	adiw	r26, 0x01	; 1
 75c:	8d e5       	ldi	r24, 0x5D	; 93
 75e:	fe 01       	movw	r30, r28
 760:	31 96       	adiw	r30, 0x01	; 1
 762:	01 90       	ld	r0, Z+
 764:	0d 92       	st	X+, r0
 766:	8a 95       	dec	r24
 768:	e1 f7       	brne	.-8      	; 0x762 <Get_dummy_byte_from_slave_and_write_dummy_byte_to_USB_host+0x64>
 76a:	0e 94 04 03 	call	0x608	; 0x608 <PrintTestResult>
 76e:	0f b6       	in	r0, 0x3f	; 63
 770:	f8 94       	cli
 772:	de bf       	out	0x3e, r29	; 62
 774:	0f be       	out	0x3f, r0	; 63
 776:	cd bf       	out	0x3d, r28	; 61
 778:	81 e0       	ldi	r24, 0x01	; 1
 77a:	0e 94 a8 02 	call	0x550	; 0x550 <PrintSpiSlaveResponse>
 77e:	c3 5a       	subi	r28, 0xA3	; 163
 780:	df 4f       	sbci	r29, 0xFF	; 255
 782:	0f b6       	in	r0, 0x3f	; 63
 784:	f8 94       	cli
 786:	de bf       	out	0x3e, r29	; 62
 788:	0f be       	out	0x3f, r0	; 63
 78a:	cd bf       	out	0x3d, r28	; 61
 78c:	df 91       	pop	r29
 78e:	cf 91       	pop	r28
 790:	08 95       	ret

00000792 <main>:
    //
    // Pick one test group to run.
    // Uncomment that test group.
    // Leave the other test groups commented out.
    //
    SetupDebugLed();
 792:	0e 94 75 03 	call	0x6ea	; 0x6ea <SetupDebugLed>
void test_SpiMaster(void)
{
    /* SpiMaster_sends_a_byte_and_slave_debug_leds_show_lower_nibble(); // PASS 2018-07-31 */
    /* Slave_receives_request_and_sends_response_when_ready(); // PASS 2018-08-02 */
    /* SpiMaster_detects_when_slave_is_ready_to_send_data();  // PASS 2018-08-03 */
    Get_dummy_byte_from_slave_and_write_dummy_byte_to_USB_host(); // PASS 2018-08-03
 796:	0e 94 7f 03 	call	0x6fe	; 0x6fe <Get_dummy_byte_from_slave_and_write_dummy_byte_to_USB_host>
    SetupDebugLed();
    /* test_UsbRead(); // All test pass 2018-07-28 */
    /* test_UsbWrite();   // All tests pass 2018-07-28 */
    /* test_EchoByte(); // All tests pass 2018-07-30 */
    test_SpiMaster(); // All test pass 2018-08-03
}
 79a:	80 e0       	ldi	r24, 0x00	; 0
 79c:	90 e0       	ldi	r25, 0x00	; 0
 79e:	08 95       	ret

000007a0 <snprintf>:
 7a0:	ae e0       	ldi	r26, 0x0E	; 14
 7a2:	b0 e0       	ldi	r27, 0x00	; 0
 7a4:	e6 ed       	ldi	r30, 0xD6	; 214
 7a6:	f3 e0       	ldi	r31, 0x03	; 3
 7a8:	0c 94 9f 06 	jmp	0xd3e	; 0xd3e <__prologue_saves__+0x1c>
 7ac:	0d 89       	ldd	r16, Y+21	; 0x15
 7ae:	1e 89       	ldd	r17, Y+22	; 0x16
 7b0:	8f 89       	ldd	r24, Y+23	; 0x17
 7b2:	98 8d       	ldd	r25, Y+24	; 0x18
 7b4:	26 e0       	ldi	r18, 0x06	; 6
 7b6:	2c 83       	std	Y+4, r18	; 0x04
 7b8:	1a 83       	std	Y+2, r17	; 0x02
 7ba:	09 83       	std	Y+1, r16	; 0x01
 7bc:	97 ff       	sbrs	r25, 7
 7be:	02 c0       	rjmp	.+4      	; 0x7c4 <snprintf+0x24>
 7c0:	80 e0       	ldi	r24, 0x00	; 0
 7c2:	90 e8       	ldi	r25, 0x80	; 128
 7c4:	01 97       	sbiw	r24, 0x01	; 1
 7c6:	9e 83       	std	Y+6, r25	; 0x06
 7c8:	8d 83       	std	Y+5, r24	; 0x05
 7ca:	ae 01       	movw	r20, r28
 7cc:	45 5e       	subi	r20, 0xE5	; 229
 7ce:	5f 4f       	sbci	r21, 0xFF	; 255
 7d0:	69 8d       	ldd	r22, Y+25	; 0x19
 7d2:	7a 8d       	ldd	r23, Y+26	; 0x1a
 7d4:	ce 01       	movw	r24, r28
 7d6:	01 96       	adiw	r24, 0x01	; 1
 7d8:	0e 94 00 04 	call	0x800	; 0x800 <vfprintf>
 7dc:	4d 81       	ldd	r20, Y+5	; 0x05
 7de:	5e 81       	ldd	r21, Y+6	; 0x06
 7e0:	57 fd       	sbrc	r21, 7
 7e2:	0a c0       	rjmp	.+20     	; 0x7f8 <snprintf+0x58>
 7e4:	2f 81       	ldd	r18, Y+7	; 0x07
 7e6:	38 85       	ldd	r19, Y+8	; 0x08
 7e8:	42 17       	cp	r20, r18
 7ea:	53 07       	cpc	r21, r19
 7ec:	0c f4       	brge	.+2      	; 0x7f0 <snprintf+0x50>
 7ee:	9a 01       	movw	r18, r20
 7f0:	f8 01       	movw	r30, r16
 7f2:	e2 0f       	add	r30, r18
 7f4:	f3 1f       	adc	r31, r19
 7f6:	10 82       	st	Z, r1
 7f8:	2e 96       	adiw	r28, 0x0e	; 14
 7fa:	e4 e0       	ldi	r30, 0x04	; 4
 7fc:	0c 94 bb 06 	jmp	0xd76	; 0xd76 <__epilogue_restores__+0x1c>

00000800 <vfprintf>:
 800:	ab e0       	ldi	r26, 0x0B	; 11
 802:	b0 e0       	ldi	r27, 0x00	; 0
 804:	e6 e0       	ldi	r30, 0x06	; 6
 806:	f4 e0       	ldi	r31, 0x04	; 4
 808:	0c 94 91 06 	jmp	0xd22	; 0xd22 <__prologue_saves__>
 80c:	6c 01       	movw	r12, r24
 80e:	7b 01       	movw	r14, r22
 810:	8a 01       	movw	r16, r20
 812:	fc 01       	movw	r30, r24
 814:	17 82       	std	Z+7, r1	; 0x07
 816:	16 82       	std	Z+6, r1	; 0x06
 818:	83 81       	ldd	r24, Z+3	; 0x03
 81a:	81 ff       	sbrs	r24, 1
 81c:	cc c1       	rjmp	.+920    	; 0xbb6 <__stack+0x2b7>
 81e:	ce 01       	movw	r24, r28
 820:	01 96       	adiw	r24, 0x01	; 1
 822:	3c 01       	movw	r6, r24
 824:	f6 01       	movw	r30, r12
 826:	93 81       	ldd	r25, Z+3	; 0x03
 828:	f7 01       	movw	r30, r14
 82a:	93 fd       	sbrc	r25, 3
 82c:	85 91       	lpm	r24, Z+
 82e:	93 ff       	sbrs	r25, 3
 830:	81 91       	ld	r24, Z+
 832:	7f 01       	movw	r14, r30
 834:	88 23       	and	r24, r24
 836:	09 f4       	brne	.+2      	; 0x83a <vfprintf+0x3a>
 838:	ba c1       	rjmp	.+884    	; 0xbae <__stack+0x2af>
 83a:	85 32       	cpi	r24, 0x25	; 37
 83c:	39 f4       	brne	.+14     	; 0x84c <vfprintf+0x4c>
 83e:	93 fd       	sbrc	r25, 3
 840:	85 91       	lpm	r24, Z+
 842:	93 ff       	sbrs	r25, 3
 844:	81 91       	ld	r24, Z+
 846:	7f 01       	movw	r14, r30
 848:	85 32       	cpi	r24, 0x25	; 37
 84a:	29 f4       	brne	.+10     	; 0x856 <vfprintf+0x56>
 84c:	b6 01       	movw	r22, r12
 84e:	90 e0       	ldi	r25, 0x00	; 0
 850:	0e 94 f7 05 	call	0xbee	; 0xbee <fputc>
 854:	e7 cf       	rjmp	.-50     	; 0x824 <vfprintf+0x24>
 856:	91 2c       	mov	r9, r1
 858:	21 2c       	mov	r2, r1
 85a:	31 2c       	mov	r3, r1
 85c:	ff e1       	ldi	r31, 0x1F	; 31
 85e:	f3 15       	cp	r31, r3
 860:	d8 f0       	brcs	.+54     	; 0x898 <vfprintf+0x98>
 862:	8b 32       	cpi	r24, 0x2B	; 43
 864:	79 f0       	breq	.+30     	; 0x884 <vfprintf+0x84>
 866:	38 f4       	brcc	.+14     	; 0x876 <vfprintf+0x76>
 868:	80 32       	cpi	r24, 0x20	; 32
 86a:	79 f0       	breq	.+30     	; 0x88a <vfprintf+0x8a>
 86c:	83 32       	cpi	r24, 0x23	; 35
 86e:	a1 f4       	brne	.+40     	; 0x898 <vfprintf+0x98>
 870:	23 2d       	mov	r18, r3
 872:	20 61       	ori	r18, 0x10	; 16
 874:	1d c0       	rjmp	.+58     	; 0x8b0 <vfprintf+0xb0>
 876:	8d 32       	cpi	r24, 0x2D	; 45
 878:	61 f0       	breq	.+24     	; 0x892 <vfprintf+0x92>
 87a:	80 33       	cpi	r24, 0x30	; 48
 87c:	69 f4       	brne	.+26     	; 0x898 <vfprintf+0x98>
 87e:	23 2d       	mov	r18, r3
 880:	21 60       	ori	r18, 0x01	; 1
 882:	16 c0       	rjmp	.+44     	; 0x8b0 <vfprintf+0xb0>
 884:	83 2d       	mov	r24, r3
 886:	82 60       	ori	r24, 0x02	; 2
 888:	38 2e       	mov	r3, r24
 88a:	e3 2d       	mov	r30, r3
 88c:	e4 60       	ori	r30, 0x04	; 4
 88e:	3e 2e       	mov	r3, r30
 890:	2a c0       	rjmp	.+84     	; 0x8e6 <vfprintf+0xe6>
 892:	f3 2d       	mov	r31, r3
 894:	f8 60       	ori	r31, 0x08	; 8
 896:	1d c0       	rjmp	.+58     	; 0x8d2 <vfprintf+0xd2>
 898:	37 fc       	sbrc	r3, 7
 89a:	2d c0       	rjmp	.+90     	; 0x8f6 <vfprintf+0xf6>
 89c:	20 ed       	ldi	r18, 0xD0	; 208
 89e:	28 0f       	add	r18, r24
 8a0:	2a 30       	cpi	r18, 0x0A	; 10
 8a2:	40 f0       	brcs	.+16     	; 0x8b4 <vfprintf+0xb4>
 8a4:	8e 32       	cpi	r24, 0x2E	; 46
 8a6:	b9 f4       	brne	.+46     	; 0x8d6 <vfprintf+0xd6>
 8a8:	36 fc       	sbrc	r3, 6
 8aa:	81 c1       	rjmp	.+770    	; 0xbae <__stack+0x2af>
 8ac:	23 2d       	mov	r18, r3
 8ae:	20 64       	ori	r18, 0x40	; 64
 8b0:	32 2e       	mov	r3, r18
 8b2:	19 c0       	rjmp	.+50     	; 0x8e6 <vfprintf+0xe6>
 8b4:	36 fe       	sbrs	r3, 6
 8b6:	06 c0       	rjmp	.+12     	; 0x8c4 <vfprintf+0xc4>
 8b8:	8a e0       	ldi	r24, 0x0A	; 10
 8ba:	98 9e       	mul	r9, r24
 8bc:	20 0d       	add	r18, r0
 8be:	11 24       	eor	r1, r1
 8c0:	92 2e       	mov	r9, r18
 8c2:	11 c0       	rjmp	.+34     	; 0x8e6 <vfprintf+0xe6>
 8c4:	ea e0       	ldi	r30, 0x0A	; 10
 8c6:	2e 9e       	mul	r2, r30
 8c8:	20 0d       	add	r18, r0
 8ca:	11 24       	eor	r1, r1
 8cc:	22 2e       	mov	r2, r18
 8ce:	f3 2d       	mov	r31, r3
 8d0:	f0 62       	ori	r31, 0x20	; 32
 8d2:	3f 2e       	mov	r3, r31
 8d4:	08 c0       	rjmp	.+16     	; 0x8e6 <vfprintf+0xe6>
 8d6:	8c 36       	cpi	r24, 0x6C	; 108
 8d8:	21 f4       	brne	.+8      	; 0x8e2 <vfprintf+0xe2>
 8da:	83 2d       	mov	r24, r3
 8dc:	80 68       	ori	r24, 0x80	; 128
 8de:	38 2e       	mov	r3, r24
 8e0:	02 c0       	rjmp	.+4      	; 0x8e6 <vfprintf+0xe6>
 8e2:	88 36       	cpi	r24, 0x68	; 104
 8e4:	41 f4       	brne	.+16     	; 0x8f6 <vfprintf+0xf6>
 8e6:	f7 01       	movw	r30, r14
 8e8:	93 fd       	sbrc	r25, 3
 8ea:	85 91       	lpm	r24, Z+
 8ec:	93 ff       	sbrs	r25, 3
 8ee:	81 91       	ld	r24, Z+
 8f0:	7f 01       	movw	r14, r30
 8f2:	81 11       	cpse	r24, r1
 8f4:	b3 cf       	rjmp	.-154    	; 0x85c <vfprintf+0x5c>
 8f6:	98 2f       	mov	r25, r24
 8f8:	9f 7d       	andi	r25, 0xDF	; 223
 8fa:	95 54       	subi	r25, 0x45	; 69
 8fc:	93 30       	cpi	r25, 0x03	; 3
 8fe:	28 f4       	brcc	.+10     	; 0x90a <__stack+0xb>
 900:	0c 5f       	subi	r16, 0xFC	; 252
 902:	1f 4f       	sbci	r17, 0xFF	; 255
 904:	9f e3       	ldi	r25, 0x3F	; 63
 906:	99 83       	std	Y+1, r25	; 0x01
 908:	0d c0       	rjmp	.+26     	; 0x924 <__stack+0x25>
 90a:	83 36       	cpi	r24, 0x63	; 99
 90c:	31 f0       	breq	.+12     	; 0x91a <__stack+0x1b>
 90e:	83 37       	cpi	r24, 0x73	; 115
 910:	71 f0       	breq	.+28     	; 0x92e <__stack+0x2f>
 912:	83 35       	cpi	r24, 0x53	; 83
 914:	09 f0       	breq	.+2      	; 0x918 <__stack+0x19>
 916:	59 c0       	rjmp	.+178    	; 0x9ca <__stack+0xcb>
 918:	21 c0       	rjmp	.+66     	; 0x95c <__stack+0x5d>
 91a:	f8 01       	movw	r30, r16
 91c:	80 81       	ld	r24, Z
 91e:	89 83       	std	Y+1, r24	; 0x01
 920:	0e 5f       	subi	r16, 0xFE	; 254
 922:	1f 4f       	sbci	r17, 0xFF	; 255
 924:	88 24       	eor	r8, r8
 926:	83 94       	inc	r8
 928:	91 2c       	mov	r9, r1
 92a:	53 01       	movw	r10, r6
 92c:	13 c0       	rjmp	.+38     	; 0x954 <__stack+0x55>
 92e:	28 01       	movw	r4, r16
 930:	f2 e0       	ldi	r31, 0x02	; 2
 932:	4f 0e       	add	r4, r31
 934:	51 1c       	adc	r5, r1
 936:	f8 01       	movw	r30, r16
 938:	a0 80       	ld	r10, Z
 93a:	b1 80       	ldd	r11, Z+1	; 0x01
 93c:	36 fe       	sbrs	r3, 6
 93e:	03 c0       	rjmp	.+6      	; 0x946 <__stack+0x47>
 940:	69 2d       	mov	r22, r9
 942:	70 e0       	ldi	r23, 0x00	; 0
 944:	02 c0       	rjmp	.+4      	; 0x94a <__stack+0x4b>
 946:	6f ef       	ldi	r22, 0xFF	; 255
 948:	7f ef       	ldi	r23, 0xFF	; 255
 94a:	c5 01       	movw	r24, r10
 94c:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <strnlen>
 950:	4c 01       	movw	r8, r24
 952:	82 01       	movw	r16, r4
 954:	f3 2d       	mov	r31, r3
 956:	ff 77       	andi	r31, 0x7F	; 127
 958:	3f 2e       	mov	r3, r31
 95a:	16 c0       	rjmp	.+44     	; 0x988 <__stack+0x89>
 95c:	28 01       	movw	r4, r16
 95e:	22 e0       	ldi	r18, 0x02	; 2
 960:	42 0e       	add	r4, r18
 962:	51 1c       	adc	r5, r1
 964:	f8 01       	movw	r30, r16
 966:	a0 80       	ld	r10, Z
 968:	b1 80       	ldd	r11, Z+1	; 0x01
 96a:	36 fe       	sbrs	r3, 6
 96c:	03 c0       	rjmp	.+6      	; 0x974 <__stack+0x75>
 96e:	69 2d       	mov	r22, r9
 970:	70 e0       	ldi	r23, 0x00	; 0
 972:	02 c0       	rjmp	.+4      	; 0x978 <__stack+0x79>
 974:	6f ef       	ldi	r22, 0xFF	; 255
 976:	7f ef       	ldi	r23, 0xFF	; 255
 978:	c5 01       	movw	r24, r10
 97a:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <strnlen_P>
 97e:	4c 01       	movw	r8, r24
 980:	f3 2d       	mov	r31, r3
 982:	f0 68       	ori	r31, 0x80	; 128
 984:	3f 2e       	mov	r3, r31
 986:	82 01       	movw	r16, r4
 988:	33 fc       	sbrc	r3, 3
 98a:	1b c0       	rjmp	.+54     	; 0x9c2 <__stack+0xc3>
 98c:	82 2d       	mov	r24, r2
 98e:	90 e0       	ldi	r25, 0x00	; 0
 990:	88 16       	cp	r8, r24
 992:	99 06       	cpc	r9, r25
 994:	b0 f4       	brcc	.+44     	; 0x9c2 <__stack+0xc3>
 996:	b6 01       	movw	r22, r12
 998:	80 e2       	ldi	r24, 0x20	; 32
 99a:	90 e0       	ldi	r25, 0x00	; 0
 99c:	0e 94 f7 05 	call	0xbee	; 0xbee <fputc>
 9a0:	2a 94       	dec	r2
 9a2:	f4 cf       	rjmp	.-24     	; 0x98c <__stack+0x8d>
 9a4:	f5 01       	movw	r30, r10
 9a6:	37 fc       	sbrc	r3, 7
 9a8:	85 91       	lpm	r24, Z+
 9aa:	37 fe       	sbrs	r3, 7
 9ac:	81 91       	ld	r24, Z+
 9ae:	5f 01       	movw	r10, r30
 9b0:	b6 01       	movw	r22, r12
 9b2:	90 e0       	ldi	r25, 0x00	; 0
 9b4:	0e 94 f7 05 	call	0xbee	; 0xbee <fputc>
 9b8:	21 10       	cpse	r2, r1
 9ba:	2a 94       	dec	r2
 9bc:	21 e0       	ldi	r18, 0x01	; 1
 9be:	82 1a       	sub	r8, r18
 9c0:	91 08       	sbc	r9, r1
 9c2:	81 14       	cp	r8, r1
 9c4:	91 04       	cpc	r9, r1
 9c6:	71 f7       	brne	.-36     	; 0x9a4 <__stack+0xa5>
 9c8:	e8 c0       	rjmp	.+464    	; 0xb9a <__stack+0x29b>
 9ca:	84 36       	cpi	r24, 0x64	; 100
 9cc:	11 f0       	breq	.+4      	; 0x9d2 <__stack+0xd3>
 9ce:	89 36       	cpi	r24, 0x69	; 105
 9d0:	41 f5       	brne	.+80     	; 0xa22 <__stack+0x123>
 9d2:	f8 01       	movw	r30, r16
 9d4:	37 fe       	sbrs	r3, 7
 9d6:	07 c0       	rjmp	.+14     	; 0x9e6 <__stack+0xe7>
 9d8:	60 81       	ld	r22, Z
 9da:	71 81       	ldd	r23, Z+1	; 0x01
 9dc:	82 81       	ldd	r24, Z+2	; 0x02
 9de:	93 81       	ldd	r25, Z+3	; 0x03
 9e0:	0c 5f       	subi	r16, 0xFC	; 252
 9e2:	1f 4f       	sbci	r17, 0xFF	; 255
 9e4:	08 c0       	rjmp	.+16     	; 0x9f6 <__stack+0xf7>
 9e6:	60 81       	ld	r22, Z
 9e8:	71 81       	ldd	r23, Z+1	; 0x01
 9ea:	07 2e       	mov	r0, r23
 9ec:	00 0c       	add	r0, r0
 9ee:	88 0b       	sbc	r24, r24
 9f0:	99 0b       	sbc	r25, r25
 9f2:	0e 5f       	subi	r16, 0xFE	; 254
 9f4:	1f 4f       	sbci	r17, 0xFF	; 255
 9f6:	f3 2d       	mov	r31, r3
 9f8:	ff 76       	andi	r31, 0x6F	; 111
 9fa:	3f 2e       	mov	r3, r31
 9fc:	97 ff       	sbrs	r25, 7
 9fe:	09 c0       	rjmp	.+18     	; 0xa12 <__stack+0x113>
 a00:	90 95       	com	r25
 a02:	80 95       	com	r24
 a04:	70 95       	com	r23
 a06:	61 95       	neg	r22
 a08:	7f 4f       	sbci	r23, 0xFF	; 255
 a0a:	8f 4f       	sbci	r24, 0xFF	; 255
 a0c:	9f 4f       	sbci	r25, 0xFF	; 255
 a0e:	f0 68       	ori	r31, 0x80	; 128
 a10:	3f 2e       	mov	r3, r31
 a12:	2a e0       	ldi	r18, 0x0A	; 10
 a14:	30 e0       	ldi	r19, 0x00	; 0
 a16:	a3 01       	movw	r20, r6
 a18:	0e 94 33 06 	call	0xc66	; 0xc66 <__ultoa_invert>
 a1c:	88 2e       	mov	r8, r24
 a1e:	86 18       	sub	r8, r6
 a20:	45 c0       	rjmp	.+138    	; 0xaac <__stack+0x1ad>
 a22:	85 37       	cpi	r24, 0x75	; 117
 a24:	31 f4       	brne	.+12     	; 0xa32 <__stack+0x133>
 a26:	23 2d       	mov	r18, r3
 a28:	2f 7e       	andi	r18, 0xEF	; 239
 a2a:	b2 2e       	mov	r11, r18
 a2c:	2a e0       	ldi	r18, 0x0A	; 10
 a2e:	30 e0       	ldi	r19, 0x00	; 0
 a30:	25 c0       	rjmp	.+74     	; 0xa7c <__stack+0x17d>
 a32:	93 2d       	mov	r25, r3
 a34:	99 7f       	andi	r25, 0xF9	; 249
 a36:	b9 2e       	mov	r11, r25
 a38:	8f 36       	cpi	r24, 0x6F	; 111
 a3a:	c1 f0       	breq	.+48     	; 0xa6c <__stack+0x16d>
 a3c:	18 f4       	brcc	.+6      	; 0xa44 <__stack+0x145>
 a3e:	88 35       	cpi	r24, 0x58	; 88
 a40:	79 f0       	breq	.+30     	; 0xa60 <__stack+0x161>
 a42:	b5 c0       	rjmp	.+362    	; 0xbae <__stack+0x2af>
 a44:	80 37       	cpi	r24, 0x70	; 112
 a46:	19 f0       	breq	.+6      	; 0xa4e <__stack+0x14f>
 a48:	88 37       	cpi	r24, 0x78	; 120
 a4a:	21 f0       	breq	.+8      	; 0xa54 <__stack+0x155>
 a4c:	b0 c0       	rjmp	.+352    	; 0xbae <__stack+0x2af>
 a4e:	e9 2f       	mov	r30, r25
 a50:	e0 61       	ori	r30, 0x10	; 16
 a52:	be 2e       	mov	r11, r30
 a54:	b4 fe       	sbrs	r11, 4
 a56:	0d c0       	rjmp	.+26     	; 0xa72 <__stack+0x173>
 a58:	fb 2d       	mov	r31, r11
 a5a:	f4 60       	ori	r31, 0x04	; 4
 a5c:	bf 2e       	mov	r11, r31
 a5e:	09 c0       	rjmp	.+18     	; 0xa72 <__stack+0x173>
 a60:	34 fe       	sbrs	r3, 4
 a62:	0a c0       	rjmp	.+20     	; 0xa78 <__stack+0x179>
 a64:	29 2f       	mov	r18, r25
 a66:	26 60       	ori	r18, 0x06	; 6
 a68:	b2 2e       	mov	r11, r18
 a6a:	06 c0       	rjmp	.+12     	; 0xa78 <__stack+0x179>
 a6c:	28 e0       	ldi	r18, 0x08	; 8
 a6e:	30 e0       	ldi	r19, 0x00	; 0
 a70:	05 c0       	rjmp	.+10     	; 0xa7c <__stack+0x17d>
 a72:	20 e1       	ldi	r18, 0x10	; 16
 a74:	30 e0       	ldi	r19, 0x00	; 0
 a76:	02 c0       	rjmp	.+4      	; 0xa7c <__stack+0x17d>
 a78:	20 e1       	ldi	r18, 0x10	; 16
 a7a:	32 e0       	ldi	r19, 0x02	; 2
 a7c:	f8 01       	movw	r30, r16
 a7e:	b7 fe       	sbrs	r11, 7
 a80:	07 c0       	rjmp	.+14     	; 0xa90 <__stack+0x191>
 a82:	60 81       	ld	r22, Z
 a84:	71 81       	ldd	r23, Z+1	; 0x01
 a86:	82 81       	ldd	r24, Z+2	; 0x02
 a88:	93 81       	ldd	r25, Z+3	; 0x03
 a8a:	0c 5f       	subi	r16, 0xFC	; 252
 a8c:	1f 4f       	sbci	r17, 0xFF	; 255
 a8e:	06 c0       	rjmp	.+12     	; 0xa9c <__stack+0x19d>
 a90:	60 81       	ld	r22, Z
 a92:	71 81       	ldd	r23, Z+1	; 0x01
 a94:	80 e0       	ldi	r24, 0x00	; 0
 a96:	90 e0       	ldi	r25, 0x00	; 0
 a98:	0e 5f       	subi	r16, 0xFE	; 254
 a9a:	1f 4f       	sbci	r17, 0xFF	; 255
 a9c:	a3 01       	movw	r20, r6
 a9e:	0e 94 33 06 	call	0xc66	; 0xc66 <__ultoa_invert>
 aa2:	88 2e       	mov	r8, r24
 aa4:	86 18       	sub	r8, r6
 aa6:	fb 2d       	mov	r31, r11
 aa8:	ff 77       	andi	r31, 0x7F	; 127
 aaa:	3f 2e       	mov	r3, r31
 aac:	36 fe       	sbrs	r3, 6
 aae:	0d c0       	rjmp	.+26     	; 0xaca <__stack+0x1cb>
 ab0:	23 2d       	mov	r18, r3
 ab2:	2e 7f       	andi	r18, 0xFE	; 254
 ab4:	a2 2e       	mov	r10, r18
 ab6:	89 14       	cp	r8, r9
 ab8:	58 f4       	brcc	.+22     	; 0xad0 <__stack+0x1d1>
 aba:	34 fe       	sbrs	r3, 4
 abc:	0b c0       	rjmp	.+22     	; 0xad4 <__stack+0x1d5>
 abe:	32 fc       	sbrc	r3, 2
 ac0:	09 c0       	rjmp	.+18     	; 0xad4 <__stack+0x1d5>
 ac2:	83 2d       	mov	r24, r3
 ac4:	8e 7e       	andi	r24, 0xEE	; 238
 ac6:	a8 2e       	mov	r10, r24
 ac8:	05 c0       	rjmp	.+10     	; 0xad4 <__stack+0x1d5>
 aca:	b8 2c       	mov	r11, r8
 acc:	a3 2c       	mov	r10, r3
 ace:	03 c0       	rjmp	.+6      	; 0xad6 <__stack+0x1d7>
 ad0:	b8 2c       	mov	r11, r8
 ad2:	01 c0       	rjmp	.+2      	; 0xad6 <__stack+0x1d7>
 ad4:	b9 2c       	mov	r11, r9
 ad6:	a4 fe       	sbrs	r10, 4
 ad8:	0f c0       	rjmp	.+30     	; 0xaf8 <__stack+0x1f9>
 ada:	fe 01       	movw	r30, r28
 adc:	e8 0d       	add	r30, r8
 ade:	f1 1d       	adc	r31, r1
 ae0:	80 81       	ld	r24, Z
 ae2:	80 33       	cpi	r24, 0x30	; 48
 ae4:	21 f4       	brne	.+8      	; 0xaee <__stack+0x1ef>
 ae6:	9a 2d       	mov	r25, r10
 ae8:	99 7e       	andi	r25, 0xE9	; 233
 aea:	a9 2e       	mov	r10, r25
 aec:	09 c0       	rjmp	.+18     	; 0xb00 <__stack+0x201>
 aee:	a2 fe       	sbrs	r10, 2
 af0:	06 c0       	rjmp	.+12     	; 0xafe <__stack+0x1ff>
 af2:	b3 94       	inc	r11
 af4:	b3 94       	inc	r11
 af6:	04 c0       	rjmp	.+8      	; 0xb00 <__stack+0x201>
 af8:	8a 2d       	mov	r24, r10
 afa:	86 78       	andi	r24, 0x86	; 134
 afc:	09 f0       	breq	.+2      	; 0xb00 <__stack+0x201>
 afe:	b3 94       	inc	r11
 b00:	a3 fc       	sbrc	r10, 3
 b02:	11 c0       	rjmp	.+34     	; 0xb26 <__stack+0x227>
 b04:	a0 fe       	sbrs	r10, 0
 b06:	06 c0       	rjmp	.+12     	; 0xb14 <__stack+0x215>
 b08:	b2 14       	cp	r11, r2
 b0a:	88 f4       	brcc	.+34     	; 0xb2e <__stack+0x22f>
 b0c:	28 0c       	add	r2, r8
 b0e:	92 2c       	mov	r9, r2
 b10:	9b 18       	sub	r9, r11
 b12:	0e c0       	rjmp	.+28     	; 0xb30 <__stack+0x231>
 b14:	b2 14       	cp	r11, r2
 b16:	60 f4       	brcc	.+24     	; 0xb30 <__stack+0x231>
 b18:	b6 01       	movw	r22, r12
 b1a:	80 e2       	ldi	r24, 0x20	; 32
 b1c:	90 e0       	ldi	r25, 0x00	; 0
 b1e:	0e 94 f7 05 	call	0xbee	; 0xbee <fputc>
 b22:	b3 94       	inc	r11
 b24:	f7 cf       	rjmp	.-18     	; 0xb14 <__stack+0x215>
 b26:	b2 14       	cp	r11, r2
 b28:	18 f4       	brcc	.+6      	; 0xb30 <__stack+0x231>
 b2a:	2b 18       	sub	r2, r11
 b2c:	02 c0       	rjmp	.+4      	; 0xb32 <__stack+0x233>
 b2e:	98 2c       	mov	r9, r8
 b30:	21 2c       	mov	r2, r1
 b32:	a4 fe       	sbrs	r10, 4
 b34:	10 c0       	rjmp	.+32     	; 0xb56 <__stack+0x257>
 b36:	b6 01       	movw	r22, r12
 b38:	80 e3       	ldi	r24, 0x30	; 48
 b3a:	90 e0       	ldi	r25, 0x00	; 0
 b3c:	0e 94 f7 05 	call	0xbee	; 0xbee <fputc>
 b40:	a2 fe       	sbrs	r10, 2
 b42:	17 c0       	rjmp	.+46     	; 0xb72 <__stack+0x273>
 b44:	a1 fc       	sbrc	r10, 1
 b46:	03 c0       	rjmp	.+6      	; 0xb4e <__stack+0x24f>
 b48:	88 e7       	ldi	r24, 0x78	; 120
 b4a:	90 e0       	ldi	r25, 0x00	; 0
 b4c:	02 c0       	rjmp	.+4      	; 0xb52 <__stack+0x253>
 b4e:	88 e5       	ldi	r24, 0x58	; 88
 b50:	90 e0       	ldi	r25, 0x00	; 0
 b52:	b6 01       	movw	r22, r12
 b54:	0c c0       	rjmp	.+24     	; 0xb6e <__stack+0x26f>
 b56:	8a 2d       	mov	r24, r10
 b58:	86 78       	andi	r24, 0x86	; 134
 b5a:	59 f0       	breq	.+22     	; 0xb72 <__stack+0x273>
 b5c:	a1 fe       	sbrs	r10, 1
 b5e:	02 c0       	rjmp	.+4      	; 0xb64 <__stack+0x265>
 b60:	8b e2       	ldi	r24, 0x2B	; 43
 b62:	01 c0       	rjmp	.+2      	; 0xb66 <__stack+0x267>
 b64:	80 e2       	ldi	r24, 0x20	; 32
 b66:	a7 fc       	sbrc	r10, 7
 b68:	8d e2       	ldi	r24, 0x2D	; 45
 b6a:	b6 01       	movw	r22, r12
 b6c:	90 e0       	ldi	r25, 0x00	; 0
 b6e:	0e 94 f7 05 	call	0xbee	; 0xbee <fputc>
 b72:	89 14       	cp	r8, r9
 b74:	38 f4       	brcc	.+14     	; 0xb84 <__stack+0x285>
 b76:	b6 01       	movw	r22, r12
 b78:	80 e3       	ldi	r24, 0x30	; 48
 b7a:	90 e0       	ldi	r25, 0x00	; 0
 b7c:	0e 94 f7 05 	call	0xbee	; 0xbee <fputc>
 b80:	9a 94       	dec	r9
 b82:	f7 cf       	rjmp	.-18     	; 0xb72 <__stack+0x273>
 b84:	8a 94       	dec	r8
 b86:	f3 01       	movw	r30, r6
 b88:	e8 0d       	add	r30, r8
 b8a:	f1 1d       	adc	r31, r1
 b8c:	80 81       	ld	r24, Z
 b8e:	b6 01       	movw	r22, r12
 b90:	90 e0       	ldi	r25, 0x00	; 0
 b92:	0e 94 f7 05 	call	0xbee	; 0xbee <fputc>
 b96:	81 10       	cpse	r8, r1
 b98:	f5 cf       	rjmp	.-22     	; 0xb84 <__stack+0x285>
 b9a:	22 20       	and	r2, r2
 b9c:	09 f4       	brne	.+2      	; 0xba0 <__stack+0x2a1>
 b9e:	42 ce       	rjmp	.-892    	; 0x824 <vfprintf+0x24>
 ba0:	b6 01       	movw	r22, r12
 ba2:	80 e2       	ldi	r24, 0x20	; 32
 ba4:	90 e0       	ldi	r25, 0x00	; 0
 ba6:	0e 94 f7 05 	call	0xbee	; 0xbee <fputc>
 baa:	2a 94       	dec	r2
 bac:	f6 cf       	rjmp	.-20     	; 0xb9a <__stack+0x29b>
 bae:	f6 01       	movw	r30, r12
 bb0:	86 81       	ldd	r24, Z+6	; 0x06
 bb2:	97 81       	ldd	r25, Z+7	; 0x07
 bb4:	02 c0       	rjmp	.+4      	; 0xbba <__stack+0x2bb>
 bb6:	8f ef       	ldi	r24, 0xFF	; 255
 bb8:	9f ef       	ldi	r25, 0xFF	; 255
 bba:	2b 96       	adiw	r28, 0x0b	; 11
 bbc:	e2 e1       	ldi	r30, 0x12	; 18
 bbe:	0c 94 ad 06 	jmp	0xd5a	; 0xd5a <__epilogue_restores__>

00000bc2 <strnlen_P>:
 bc2:	fc 01       	movw	r30, r24
 bc4:	05 90       	lpm	r0, Z+
 bc6:	61 50       	subi	r22, 0x01	; 1
 bc8:	70 40       	sbci	r23, 0x00	; 0
 bca:	01 10       	cpse	r0, r1
 bcc:	d8 f7       	brcc	.-10     	; 0xbc4 <strnlen_P+0x2>
 bce:	80 95       	com	r24
 bd0:	90 95       	com	r25
 bd2:	8e 0f       	add	r24, r30
 bd4:	9f 1f       	adc	r25, r31
 bd6:	08 95       	ret

00000bd8 <strnlen>:
 bd8:	fc 01       	movw	r30, r24
 bda:	61 50       	subi	r22, 0x01	; 1
 bdc:	70 40       	sbci	r23, 0x00	; 0
 bde:	01 90       	ld	r0, Z+
 be0:	01 10       	cpse	r0, r1
 be2:	d8 f7       	brcc	.-10     	; 0xbda <strnlen+0x2>
 be4:	80 95       	com	r24
 be6:	90 95       	com	r25
 be8:	8e 0f       	add	r24, r30
 bea:	9f 1f       	adc	r25, r31
 bec:	08 95       	ret

00000bee <fputc>:
 bee:	0f 93       	push	r16
 bf0:	1f 93       	push	r17
 bf2:	cf 93       	push	r28
 bf4:	df 93       	push	r29
 bf6:	fb 01       	movw	r30, r22
 bf8:	23 81       	ldd	r18, Z+3	; 0x03
 bfa:	21 fd       	sbrc	r18, 1
 bfc:	03 c0       	rjmp	.+6      	; 0xc04 <fputc+0x16>
 bfe:	8f ef       	ldi	r24, 0xFF	; 255
 c00:	9f ef       	ldi	r25, 0xFF	; 255
 c02:	2c c0       	rjmp	.+88     	; 0xc5c <fputc+0x6e>
 c04:	22 ff       	sbrs	r18, 2
 c06:	16 c0       	rjmp	.+44     	; 0xc34 <fputc+0x46>
 c08:	46 81       	ldd	r20, Z+6	; 0x06
 c0a:	57 81       	ldd	r21, Z+7	; 0x07
 c0c:	24 81       	ldd	r18, Z+4	; 0x04
 c0e:	35 81       	ldd	r19, Z+5	; 0x05
 c10:	42 17       	cp	r20, r18
 c12:	53 07       	cpc	r21, r19
 c14:	44 f4       	brge	.+16     	; 0xc26 <fputc+0x38>
 c16:	a0 81       	ld	r26, Z
 c18:	b1 81       	ldd	r27, Z+1	; 0x01
 c1a:	9d 01       	movw	r18, r26
 c1c:	2f 5f       	subi	r18, 0xFF	; 255
 c1e:	3f 4f       	sbci	r19, 0xFF	; 255
 c20:	31 83       	std	Z+1, r19	; 0x01
 c22:	20 83       	st	Z, r18
 c24:	8c 93       	st	X, r24
 c26:	26 81       	ldd	r18, Z+6	; 0x06
 c28:	37 81       	ldd	r19, Z+7	; 0x07
 c2a:	2f 5f       	subi	r18, 0xFF	; 255
 c2c:	3f 4f       	sbci	r19, 0xFF	; 255
 c2e:	37 83       	std	Z+7, r19	; 0x07
 c30:	26 83       	std	Z+6, r18	; 0x06
 c32:	14 c0       	rjmp	.+40     	; 0xc5c <fputc+0x6e>
 c34:	8b 01       	movw	r16, r22
 c36:	ec 01       	movw	r28, r24
 c38:	fb 01       	movw	r30, r22
 c3a:	00 84       	ldd	r0, Z+8	; 0x08
 c3c:	f1 85       	ldd	r31, Z+9	; 0x09
 c3e:	e0 2d       	mov	r30, r0
 c40:	09 95       	icall
 c42:	89 2b       	or	r24, r25
 c44:	e1 f6       	brne	.-72     	; 0xbfe <fputc+0x10>
 c46:	d8 01       	movw	r26, r16
 c48:	16 96       	adiw	r26, 0x06	; 6
 c4a:	8d 91       	ld	r24, X+
 c4c:	9c 91       	ld	r25, X
 c4e:	17 97       	sbiw	r26, 0x07	; 7
 c50:	01 96       	adiw	r24, 0x01	; 1
 c52:	17 96       	adiw	r26, 0x07	; 7
 c54:	9c 93       	st	X, r25
 c56:	8e 93       	st	-X, r24
 c58:	16 97       	sbiw	r26, 0x06	; 6
 c5a:	ce 01       	movw	r24, r28
 c5c:	df 91       	pop	r29
 c5e:	cf 91       	pop	r28
 c60:	1f 91       	pop	r17
 c62:	0f 91       	pop	r16
 c64:	08 95       	ret

00000c66 <__ultoa_invert>:
 c66:	fa 01       	movw	r30, r20
 c68:	aa 27       	eor	r26, r26
 c6a:	28 30       	cpi	r18, 0x08	; 8
 c6c:	51 f1       	breq	.+84     	; 0xcc2 <__ultoa_invert+0x5c>
 c6e:	20 31       	cpi	r18, 0x10	; 16
 c70:	81 f1       	breq	.+96     	; 0xcd2 <__ultoa_invert+0x6c>
 c72:	e8 94       	clt
 c74:	6f 93       	push	r22
 c76:	6e 7f       	andi	r22, 0xFE	; 254
 c78:	6e 5f       	subi	r22, 0xFE	; 254
 c7a:	7f 4f       	sbci	r23, 0xFF	; 255
 c7c:	8f 4f       	sbci	r24, 0xFF	; 255
 c7e:	9f 4f       	sbci	r25, 0xFF	; 255
 c80:	af 4f       	sbci	r26, 0xFF	; 255
 c82:	b1 e0       	ldi	r27, 0x01	; 1
 c84:	3e d0       	rcall	.+124    	; 0xd02 <__ultoa_invert+0x9c>
 c86:	b4 e0       	ldi	r27, 0x04	; 4
 c88:	3c d0       	rcall	.+120    	; 0xd02 <__ultoa_invert+0x9c>
 c8a:	67 0f       	add	r22, r23
 c8c:	78 1f       	adc	r23, r24
 c8e:	89 1f       	adc	r24, r25
 c90:	9a 1f       	adc	r25, r26
 c92:	a1 1d       	adc	r26, r1
 c94:	68 0f       	add	r22, r24
 c96:	79 1f       	adc	r23, r25
 c98:	8a 1f       	adc	r24, r26
 c9a:	91 1d       	adc	r25, r1
 c9c:	a1 1d       	adc	r26, r1
 c9e:	6a 0f       	add	r22, r26
 ca0:	71 1d       	adc	r23, r1
 ca2:	81 1d       	adc	r24, r1
 ca4:	91 1d       	adc	r25, r1
 ca6:	a1 1d       	adc	r26, r1
 ca8:	20 d0       	rcall	.+64     	; 0xcea <__ultoa_invert+0x84>
 caa:	09 f4       	brne	.+2      	; 0xcae <__ultoa_invert+0x48>
 cac:	68 94       	set
 cae:	3f 91       	pop	r19
 cb0:	2a e0       	ldi	r18, 0x0A	; 10
 cb2:	26 9f       	mul	r18, r22
 cb4:	11 24       	eor	r1, r1
 cb6:	30 19       	sub	r19, r0
 cb8:	30 5d       	subi	r19, 0xD0	; 208
 cba:	31 93       	st	Z+, r19
 cbc:	de f6       	brtc	.-74     	; 0xc74 <__ultoa_invert+0xe>
 cbe:	cf 01       	movw	r24, r30
 cc0:	08 95       	ret
 cc2:	46 2f       	mov	r20, r22
 cc4:	47 70       	andi	r20, 0x07	; 7
 cc6:	40 5d       	subi	r20, 0xD0	; 208
 cc8:	41 93       	st	Z+, r20
 cca:	b3 e0       	ldi	r27, 0x03	; 3
 ccc:	0f d0       	rcall	.+30     	; 0xcec <__ultoa_invert+0x86>
 cce:	c9 f7       	brne	.-14     	; 0xcc2 <__ultoa_invert+0x5c>
 cd0:	f6 cf       	rjmp	.-20     	; 0xcbe <__ultoa_invert+0x58>
 cd2:	46 2f       	mov	r20, r22
 cd4:	4f 70       	andi	r20, 0x0F	; 15
 cd6:	40 5d       	subi	r20, 0xD0	; 208
 cd8:	4a 33       	cpi	r20, 0x3A	; 58
 cda:	18 f0       	brcs	.+6      	; 0xce2 <__ultoa_invert+0x7c>
 cdc:	49 5d       	subi	r20, 0xD9	; 217
 cde:	31 fd       	sbrc	r19, 1
 ce0:	40 52       	subi	r20, 0x20	; 32
 ce2:	41 93       	st	Z+, r20
 ce4:	02 d0       	rcall	.+4      	; 0xcea <__ultoa_invert+0x84>
 ce6:	a9 f7       	brne	.-22     	; 0xcd2 <__ultoa_invert+0x6c>
 ce8:	ea cf       	rjmp	.-44     	; 0xcbe <__ultoa_invert+0x58>
 cea:	b4 e0       	ldi	r27, 0x04	; 4
 cec:	a6 95       	lsr	r26
 cee:	97 95       	ror	r25
 cf0:	87 95       	ror	r24
 cf2:	77 95       	ror	r23
 cf4:	67 95       	ror	r22
 cf6:	ba 95       	dec	r27
 cf8:	c9 f7       	brne	.-14     	; 0xcec <__ultoa_invert+0x86>
 cfa:	00 97       	sbiw	r24, 0x00	; 0
 cfc:	61 05       	cpc	r22, r1
 cfe:	71 05       	cpc	r23, r1
 d00:	08 95       	ret
 d02:	9b 01       	movw	r18, r22
 d04:	ac 01       	movw	r20, r24
 d06:	0a 2e       	mov	r0, r26
 d08:	06 94       	lsr	r0
 d0a:	57 95       	ror	r21
 d0c:	47 95       	ror	r20
 d0e:	37 95       	ror	r19
 d10:	27 95       	ror	r18
 d12:	ba 95       	dec	r27
 d14:	c9 f7       	brne	.-14     	; 0xd08 <__ultoa_invert+0xa2>
 d16:	62 0f       	add	r22, r18
 d18:	73 1f       	adc	r23, r19
 d1a:	84 1f       	adc	r24, r20
 d1c:	95 1f       	adc	r25, r21
 d1e:	a0 1d       	adc	r26, r0
 d20:	08 95       	ret

00000d22 <__prologue_saves__>:
 d22:	2f 92       	push	r2
 d24:	3f 92       	push	r3
 d26:	4f 92       	push	r4
 d28:	5f 92       	push	r5
 d2a:	6f 92       	push	r6
 d2c:	7f 92       	push	r7
 d2e:	8f 92       	push	r8
 d30:	9f 92       	push	r9
 d32:	af 92       	push	r10
 d34:	bf 92       	push	r11
 d36:	cf 92       	push	r12
 d38:	df 92       	push	r13
 d3a:	ef 92       	push	r14
 d3c:	ff 92       	push	r15
 d3e:	0f 93       	push	r16
 d40:	1f 93       	push	r17
 d42:	cf 93       	push	r28
 d44:	df 93       	push	r29
 d46:	cd b7       	in	r28, 0x3d	; 61
 d48:	de b7       	in	r29, 0x3e	; 62
 d4a:	ca 1b       	sub	r28, r26
 d4c:	db 0b       	sbc	r29, r27
 d4e:	0f b6       	in	r0, 0x3f	; 63
 d50:	f8 94       	cli
 d52:	de bf       	out	0x3e, r29	; 62
 d54:	0f be       	out	0x3f, r0	; 63
 d56:	cd bf       	out	0x3d, r28	; 61
 d58:	09 94       	ijmp

00000d5a <__epilogue_restores__>:
 d5a:	2a 88       	ldd	r2, Y+18	; 0x12
 d5c:	39 88       	ldd	r3, Y+17	; 0x11
 d5e:	48 88       	ldd	r4, Y+16	; 0x10
 d60:	5f 84       	ldd	r5, Y+15	; 0x0f
 d62:	6e 84       	ldd	r6, Y+14	; 0x0e
 d64:	7d 84       	ldd	r7, Y+13	; 0x0d
 d66:	8c 84       	ldd	r8, Y+12	; 0x0c
 d68:	9b 84       	ldd	r9, Y+11	; 0x0b
 d6a:	aa 84       	ldd	r10, Y+10	; 0x0a
 d6c:	b9 84       	ldd	r11, Y+9	; 0x09
 d6e:	c8 84       	ldd	r12, Y+8	; 0x08
 d70:	df 80       	ldd	r13, Y+7	; 0x07
 d72:	ee 80       	ldd	r14, Y+6	; 0x06
 d74:	fd 80       	ldd	r15, Y+5	; 0x05
 d76:	0c 81       	ldd	r16, Y+4	; 0x04
 d78:	1b 81       	ldd	r17, Y+3	; 0x03
 d7a:	aa 81       	ldd	r26, Y+2	; 0x02
 d7c:	b9 81       	ldd	r27, Y+1	; 0x01
 d7e:	ce 0f       	add	r28, r30
 d80:	d1 1d       	adc	r29, r1
 d82:	0f b6       	in	r0, 0x3f	; 63
 d84:	f8 94       	cli
 d86:	de bf       	out	0x3e, r29	; 62
 d88:	0f be       	out	0x3f, r0	; 63
 d8a:	cd bf       	out	0x3d, r28	; 61
 d8c:	ed 01       	movw	r28, r26
 d8e:	08 95       	ret

00000d90 <_exit>:
 d90:	f8 94       	cli

00000d92 <__stop_program>:
 d92:	ff cf       	rjmp	.-2      	; 0xd92 <__stop_program>
