-- Catapult System Level Synthesis: Report                                              
-- -------------------------------- ---------------------------------------------------
-- Version:                         2011a.41 Production Release                         
-- Build Date:                      Thu Apr  7 20:28:55 PDT 2011                        
                                                                                        
-- Generated by:                    TA@TA-PC                                            
-- Generated date:                  Fri Mar 29 21:06:58 +0330 2024                      

Solution Settings: matrix_mult.v2
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/MATRIX_MULT.cpp
      $PROJECT_HOME/matrix_mult.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/MATRIX_MULT.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /matrix_mult/core                      79    1819       1832            0  0          
    Design Total:                          79    1819       1832            0  0          
    
  Clock Information
    Clock Signal Edge    Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------- ----------------- ----------- ------------------------
    clk          rising 100.000             20.00    0.000000 /matrix_mult/core        
    
  I/O Data Ranges
    Port                                     Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------------------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                                      IN   Unsigned         1                                     
    rst                                      IN   Unsigned         1                                     
    input_matrix1:rsc:REGISTER_FILE.data_out IN   Unsigned       192                                     
    input_matrix2:rsc:REGISTER_FILE.data_out IN   Unsigned       176                                     
    output:rsc.z                             OUT  Unsigned        36                                     
    output_valid:rsc.z                       OUT  Unsigned         1                                     
    addr:rsc.z                               OUT  Unsigned         8                                     
    input_matrix1:rsc:REGISTER_FILE.data_in  OUT  Unsigned        16                                     
    input_matrix1:rsc:REGISTER_FILE.addr_rd  OUT  Unsigned        84                                     
    input_matrix1:rsc:REGISTER_FILE.addr_wr  OUT  Unsigned         7                                     
    input_matrix1:rsc:REGISTER_FILE.re       OUT  Unsigned        12                                     
    input_matrix1:rsc:REGISTER_FILE.we       OUT  Unsigned         1                                     
    input_matrix2:rsc:REGISTER_FILE.data_in  OUT  Unsigned        16                                     
    input_matrix2:rsc:REGISTER_FILE.addr_rd  OUT  Unsigned        88                                     
    input_matrix2:rsc:REGISTER_FILE.addr_wr  OUT  Unsigned         8                                     
    input_matrix2:rsc:REGISTER_FILE.re       OUT  Unsigned        11                                     
    input_matrix2:rsc:REGISTER_FILE.we       OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /matrix_mult/input_matrix1:rsc
      Memory Component: REGISTER_FILE                Size:         120 x 16
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                   Indices Phys Memory Address       
      -------------------------- ------- -------------------------
      /matrix_mult/input_matrix1    0:15 00000077-00000000 (119-0) 
      
    Resource Name: /matrix_mult/input_matrix2:rsc
      Memory Component: REGISTER_FILE                Size:         156 x 16
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                   Indices Phys Memory Address       
      -------------------------- ------- -------------------------
      /matrix_mult/input_matrix2    0:15 0000009b-00000000 (155-0) 
      
    Resource Name: /matrix_mult/output:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 36
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable            Indices Phys Memory Address     
      ------------------- ------- -----------------------
      /matrix_mult/output    0:35 00000000-00000000 (0-0) 
      
    Resource Name: /matrix_mult/output_valid:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /matrix_mult/output_valid     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /matrix_mult/addr:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /matrix_mult/addr     0:7 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process           Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ----------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /matrix_mult/core main               Infinite       2         1832  183.20 us                       
    /matrix_mult/core   loop1                  10       1         1830  183.00 us                       
    /matrix_mult/core    loop2                 13      14          182   18.20 us                       
    
  Loop Execution Profile
    Process           Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ----------------- ---------------- ------------ -------------------------- ----------------- --------
    /matrix_mult/core main                       2                        0.11             1832           
    /matrix_mult/core   loop1                   10                        0.55             1830           
    /matrix_mult/core    loop2                1820                       99.34             1820           
    
  End of Report
