sv xpm --include "../../../FINAL_TEST_PCB.gen/sources_1/ip/clk_wiz_0" \
"C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
