INFO: [VRFC 10-163] Analyzing VHDL file "/home/wallace/Projects/fpga/ip/clock_div/clock_div.srcs/sources_1/new/N_clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'N_clock_div'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wallace/Projects/fpga/ip/clock_div/clock_div.srcs/sim_1/new/N_clock_div_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'N_clock_div_tb'
