{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620595986061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620595986061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 00:33:05 2021 " "Processing started: Mon May 10 00:33:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620595986061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1620595986061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1620595986061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1620595986518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_KBD " "Found entity 1: TOP_VGA_DEMO_KBD" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileyface_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_moveCollision " "Found entity 1: smileyface_moveCollision" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller.sv(32) " "Verilog HDL information at game_controller.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/game_controller.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1620595993882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/game_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_drawSquare.sv(50) " "Verilog HDL information at back_ground_drawSquare.sv(50): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/back_ground_drawSquare.sv" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1620595993884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/back_ground_drawSquare.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993887 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_draw.sv(52) " "Verilog HDL information at back_ground_draw.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/back_ground_draw.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1620595993889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/back_ground_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/objects_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmapx2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmapx2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMapX2 " "Found entity 1: smileyBitMapX2" {  } { { "RTL/VGA/smileyBitMapX2.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyBitMapX2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smiley_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Smiley_Block " "Found entity 1: Smiley_Block" {  } { { "RTL/VGA/Smiley_Block.bdf" "" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/Smiley_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_hart_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_Hart_object " "Found entity 1: square_Hart_object" {  } { { "RTL/VGA/square_Hart_object.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/square_Hart_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hartsmatrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hartsmatrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HartsMatrixBitMap " "Found entity 1: HartsMatrixBitMap" {  } { { "RTL/VGA/HartsMatrixBitMap.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/HartsMatrixBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hart_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HART_DISPLAY " "Found entity 1: HART_DISPLAY" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/HART_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoder " "Found entity 1: keyToggle_decoder" {  } { { "RTL/KEYBOARD/keyToggle_decoder.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/keyToggle_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARD/simple_up_counter.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexSS " "Found entity 1: HexSS" {  } { { "RTL/KEYBOARD/HexSS.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/HexSS.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/keyPad_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993909 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1620595993910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993911 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(69) " "Verilog HDL information at byterec.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/byterec.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1620595993912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993912 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep bitrec.sv(22) " "Verilog HDL Attribute warning at bitrec.sv(22): overriding existing value for attribute \"keep\"" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/bitrec.sv" 22 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Design Software" 0 -1 1620595993913 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(52) " "Verilog HDL information at bitrec.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/bitrec.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1620595993913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keyboard_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keyboard_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KEYBOARD_INTERFACE " "Found entity 1: KEYBOARD_INTERFACE" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/numberposition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/numberposition.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberPosition " "Found entity 1: numberPosition" {  } { { "RTL/numberPosition.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/numberPosition.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/clock_divider.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider/clock_divider_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider/clock_divider_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_0002 " "Found entity 1: clock_divider_0002" {  } { { "clock_divider/clock_divider_0002.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/clock_divider/clock_divider_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595993921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595993921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994030 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/audio_codec_controller/audio_codec_controller.qxp C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/audio_codec_controller.qxp " "File \"C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/audio_codec_controller/audio_codec_controller.qxp\" is a duplicate of already analyzed file \"C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/audio_codec_controller.qxp\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1620595994034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 0 0 " "Found 0 design units, including 0 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/top_audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_loca.v 1 1 " "Found 1 design units, including 1 entities, in source file x_loca.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_loca " "Found entity 1: X_loca" {  } { { "X_loca.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/X_loca.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_location.v 1 1 " "Found 1 design units, including 1 entities, in source file x_location.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_location " "Found entity 1: X_location" {  } { { "X_location.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/X_location.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_location.v 1 1 " "Found 1 design units, including 1 entities, in source file y_location.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_location " "Found entity 1: Y_location" {  } { { "Y_location.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/Y_location.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_position.v 1 1 " "Found 1 design units, including 1 entities, in source file number_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_position " "Found entity 1: Number_position" {  } { { "Number_position.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/Number_position.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_top_xy.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_top_xy.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_top_XY " "Found entity 1: matrix_top_XY" {  } { { "matrix_top_XY.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/matrix_top_XY.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/game_controls.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/game_controls.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 game_controls " "Found entity 1: game_controls" {  } { { "RTL/game_controls.bdf" "" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/game_controls.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1620595994052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1620595994052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(38) " "Verilog HDL Implicit Net warning at byterec.sv(38): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/byterec.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1620595994052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_KBD " "Elaborating entity \"TOP_VGA_DEMO_KBD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1620595994120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:inst4 " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:inst4\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst4" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 512 -256 -32 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994130 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COLOR_MARTIX_SIZE back_ground_draw.sv(19) " "Verilog HDL or VHDL warning at back_ground_draw.sv(19): object \"COLOR_MARTIX_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/back_ground_draw.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1620595994130 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(57) " "Verilog HDL assignment warning at back_ground_draw.sv(57): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/back_ground_draw.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595994131 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(64) " "Verilog HDL assignment warning at back_ground_draw.sv(64): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/back_ground_draw.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595994131 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(73) " "Verilog HDL assignment warning at back_ground_draw.sv(73): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/back_ground_draw.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595994131 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(84) " "Verilog HDL assignment warning at back_ground_draw.sv(84): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/back_ground_draw.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595994131 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 back_ground_draw.sv(111) " "Verilog HDL assignment warning at back_ground_draw.sv(111): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/back_ground_draw.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595994131 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst12 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst12\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst12" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -104 72 232 40 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_0002 clock_divider:inst12\|clock_divider_0002:clock_divider_inst " "Elaborating entity \"clock_divider_0002\" for hierarchy \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\"" {  } { { "clock_divider.v" "clock_divider_inst" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/clock_divider.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_divider/clock_divider_0002.v" "altera_pll_i" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/clock_divider/clock_divider_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994180 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1620595994191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_divider/clock_divider_0002.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/clock_divider/clock_divider_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994198 ""}  } { { "clock_divider/clock_divider_0002.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/clock_divider/clock_divider_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1620595994198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 376 912 1120 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(76) " "Verilog HDL assignment warning at VGA_Controller.sv(76): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/VGA_Controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595994201 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(77) " "Verilog HDL assignment warning at VGA_Controller.sv(77): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/VGA_Controller.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595994201 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(90) " "Verilog HDL assignment warning at VGA_Controller.sv(90): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/VGA_Controller.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595994201 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:inst9 " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:inst9\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst9" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 376 544 792 584 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Smiley_Block Smiley_Block:inst1 " "Elaborating entity \"Smiley_Block\" for hierarchy \"Smiley_Block:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst1" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 152 576 808 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyBitMap Smiley_Block:inst1\|smileyBitMap:inst1 " "Elaborating entity \"smileyBitMap\" for hierarchy \"Smiley_Block:inst1\|smileyBitMap:inst1\"" {  } { { "RTL/VGA/Smiley_Block.bdf" "inst1" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/Smiley_Block.bdf" { { 344 1304 1544 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994221 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1620595994462 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1620595994462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Smiley_Block:inst1\|square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"Smiley_Block:inst1\|square_object:inst6\"" {  } { { "RTL/VGA/Smiley_Block.bdf" "inst6" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/Smiley_Block.bdf" { { 376 936 1160 520 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyface_moveCollision Smiley_Block:inst1\|smileyface_moveCollision:inst " "Elaborating entity \"smileyface_moveCollision\" for hierarchy \"Smiley_Block:inst1\|smileyface_moveCollision:inst\"" {  } { { "RTL/VGA/Smiley_Block.bdf" "inst" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/Smiley_Block.bdf" { { 440 584 816 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994482 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE smileyface_moveCollision.sv(38) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(38): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1620595994483 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE smileyface_moveCollision.sv(39) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(39): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1620595994483 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint smileyface_moveCollision.sv(49) " "Verilog HDL Always Construct warning at smileyface_moveCollision.sv(49): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1620595994483 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(95) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(95): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595994484 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(96) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(96): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595994484 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994486 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994487 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994488 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994488 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] smileyface_moveCollision.sv(49) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at smileyface_moveCollision.sv(49)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/smileyface_moveCollision.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1620595994488 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controls game_controls:inst7 " "Elaborating entity \"game_controls\" for hierarchy \"game_controls:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst7" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 128 88 296 224 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYBOARD_INTERFACE KEYBOARD_INTERFACE:inst19 " "Elaborating entity \"KEYBOARD_INTERFACE\" for hierarchy \"KEYBOARD_INTERFACE:inst19\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst19" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 120 -408 -208 248 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder KEYBOARD_INTERFACE:inst19\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst2" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 360 336 536 504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(40) " "Verilog HDL assignment warning at keyPad_decoder.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/keyPad_decoder.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595994508 "|TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF KEYBOARD_INTERFACE:inst19\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 208 336 528 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst3" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst4" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/KBDINTF.bdf" { { 136 536 720 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|lpf:inst5 " "Elaborating entity \"lpf\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|lpf:inst5\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst5" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/KBDINTF.bdf" { { 136 304 456 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:Zero_decoder " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:Zero_decoder\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "Zero_decoder" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 632 944 1184 776 "Zero_decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:Dot_decoder " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:Dot_decoder\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "Dot_decoder" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 448 944 1184 592 "Dot_decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:inst1 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:inst1\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst1" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 80 944 1184 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:inst3 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:inst3\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst3" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 256 944 1184 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:inst13 " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:inst13\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst13" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 584 544 784 728 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap NumbersBitMap:inst15 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"NumbersBitMap:inst15\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst15" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1112 608 832 1256 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994571 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1620595994628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst6\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst6" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1080 112 336 1224 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Number_position Number_position:inst2 " "Elaborating entity \"Number_position\" for hierarchy \"Number_position:inst2\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst2" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1016 -240 -128 1064 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Number_position:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Number_position.v" "LPM_CONSTANT_component" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/Number_position.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Number_position:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Number_position.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/Number_position.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1620595994671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Number_position:inst2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 130 " "Parameter \"lpm_cvalue\" = \"130\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=Num\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994671 ""}  } { { "Number_position.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/Number_position.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1620595994671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_og8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_og8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_og8 " "Found entity 1: lpm_constant_og8" {  } { { "db/lpm_constant_og8.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/lpm_constant_og8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595994680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595994680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_og8 Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag " "Elaborating entity \"lpm_constant_og8\" for hierarchy \"Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595994680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_og8.tdf" "mgl_prim1" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/lpm_constant_og8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_og8.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/lpm_constant_og8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1620595995165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00010000010 " "Parameter \"CVALUE\" = \"00010000010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1316318464 " "Parameter \"NODE_NAME\" = \"1316318464\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995165 ""}  } { { "db/lpm_constant_og8.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/lpm_constant_og8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1620595995165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Number_position:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_og8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst8 " "Elaborating entity \"random\" for hierarchy \"random:inst8\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst8" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1176 -224 -8 1288 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595995507 "|TOP_VGA_DEMO_KBD|random:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595995507 "|TOP_VGA_DEMO_KBD|random:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595995507 "|TOP_VGA_DEMO_KBD|random:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595995507 "|TOP_VGA_DEMO_KBD|random:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HART_DISPLAY HART_DISPLAY:inst5 " "Elaborating entity \"HART_DISPLAY\" for hierarchy \"HART_DISPLAY:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst5" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 680 -240 24 808 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HartsMatrixBitMap HART_DISPLAY:inst5\|HartsMatrixBitMap:inst6 " "Elaborating entity \"HartsMatrixBitMap\" for hierarchy \"HART_DISPLAY:inst5\|HartsMatrixBitMap:inst6\"" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "inst6" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/HART_DISPLAY.bdf" { { 296 1304 1528 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995517 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1620595995725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object HART_DISPLAY:inst5\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"HART_DISPLAY:inst5\|square_object:inst11\"" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "inst11" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/HART_DISPLAY.bdf" { { 328 776 1000 472 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_top_XY HART_DISPLAY:inst5\|matrix_top_XY:inst " "Elaborating entity \"matrix_top_XY\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\"" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "inst" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/HART_DISPLAY.bdf" { { 432 424 536 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "matrix_top_XY.v" "LPM_CONSTANT_component" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/matrix_top_XY.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "matrix_top_XY.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/matrix_top_XY.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1620595995766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 32 " "Parameter \"lpm_cvalue\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995766 ""}  } { { "matrix_top_XY.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/matrix_top_XY.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1620595995766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_gj8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_gj8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_gj8 " "Found entity 1: lpm_constant_gj8" {  } { { "db/lpm_constant_gj8.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/lpm_constant_gj8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595995776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595995776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_gj8 HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag " "Elaborating entity \"lpm_constant_gj8\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_gj8.tdf" "mgl_prim1" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/lpm_constant_gj8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_gj8.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/lpm_constant_gj8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1620595995790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000100000 " "Parameter \"CVALUE\" = \"00000100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995790 ""}  } { { "db/lpm_constant_gj8.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/lpm_constant_gj8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1620595995790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst18 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst18\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst18" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 792 584 808 920 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst18\|audio_codec_controller:inst2 " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst2\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst2" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/AUDIO.bdf" { { 136 1008 1280 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst18\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst18\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/AUDIO.bdf" { { 104 520 768 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(30) " "Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/SinTable.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595995818 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst18\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst18\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1620595995829 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst18\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst18\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst18\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst18\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/AUDIO/AUDIO.bdf" { { 528 280 496 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst10" { Schematic "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 840 848 1032 920 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620595995846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_cno.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_cno.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_cno " "Found entity 1: sld_ela_trigger_cno" {  } { { "db/sld_ela_trigger_cno.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/sld_ela_trigger_cno.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595996628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595996628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_lab1demo_auto_signaltap_0_1_b594.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_lab1demo_auto_signaltap_0_1_b594.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Lab1Demo_auto_signaltap_0_1_b594 " "Found entity 1: sld_reserved_Lab1Demo_auto_signaltap_0_1_b594" {  } { { "db/sld_reserved_lab1demo_auto_signaltap_0_1_b594.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/sld_reserved_lab1demo_auto_signaltap_0_1_b594.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595996714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595996714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cl84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cl84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cl84 " "Found entity 1: altsyncram_cl84" {  } { { "db/altsyncram_cl84.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/altsyncram_cl84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595997505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595997505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595997580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595997580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595997620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595997620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595997755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595997755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595997821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595997821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/cntr_v8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595997915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595997915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595997962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595997962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595998014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595998014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595998082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595998082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595998122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595998122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595998174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595998174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620595998212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620595998212 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Design Software" 0 -1 1620595998295 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1620595998394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.05.10.00:33:21 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2021.05.10.00:33:21 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1620596001624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1620596003929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1620596004085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1620596006499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1620596006583 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1620596006687 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1620596006807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1620596006811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1620596006811 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1620596007505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620596007690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620596007690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620596007792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620596007792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620596007794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620596007794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620596007848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620596007848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620596007929 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620596007929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620596007929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620596007991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620596007991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Users/aricr/Google Drive/Technion/Semester_4/Maabada/Git/Space-Invaders-Maabada1A-Technion/VGA_labwork/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1620596009102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620596009118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 00:33:29 2021 " "Processing ended: Mon May 10 00:33:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620596009118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620596009118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620596009118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1620596009118 ""}
