#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 24 16:47:55 2023
# Process ID: 24956
# Current directory: D:/FPGA/week13/7.29/project/dual_cam_display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8760 D:\FPGA\week13\7.29\project\dual_cam_display\dual_cam_display_ov5640_k7.xpr
# Log file: D:/FPGA/week13/7.29/project/dual_cam_display/vivado.log
# Journal file: D:/FPGA/week13/7.29/project/dual_cam_display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/week13/7.29/project/dual_cam_display/usr_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 849.688 ; gain = 239.637
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg676-2
Top: dual_cam_display
WARNING: [Synth 8-976] start has already been declared [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/channel_capture.v:146]
WARNING: [Synth 8-2654] second declaration of start ignored [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/channel_capture.v:146]
INFO: [Synth 8-994] start is declared here [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/channel_capture.v:77]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1225.160 ; gain = 54.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dual_cam_display' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/dual_cam_display.v:13]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clocks' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/clocks.v:13]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (1#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
INFO: [Synth 8-6157] synthesizing module 'clk_200M' [D:/FPGA/week13/7.29/project/dual_cam_display/.Xil/Vivado-24956-LAPTOP-HUGRUEV8/realtime/clk_200M_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_200M' (2#1) [D:/FPGA/week13/7.29/project/dual_cam_display/.Xil/Vivado-24956-LAPTOP-HUGRUEV8/realtime/clk_200M_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clocks' (3#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/clocks.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_resets' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/top_resets.v:14]
INFO: [Synth 8-6157] synthesizing module 'syn_block' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/syn_block.v:18]
	Parameter INITIALISE bound to: 1'b0 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (4#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'syn_block' (5#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/syn_block.v:18]
INFO: [Synth 8-6155] done synthesizing module 'top_resets' (6#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/top_resets.v:14]
INFO: [Synth 8-6157] synthesizing module 'image_capture' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:23]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel_capture' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/channel_capture.v:14]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CMOS_OV5640RST' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/CMOS_CONFIG/CMOS_OV5640RST.v:23]
	Parameter COUNT_HAF bound to: 40000 - type: integer 
	Parameter COUNT_MAX bound to: 80000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CMOS_OV5640RST' (7#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/CMOS_CONFIG/CMOS_OV5640RST.v:23]
INFO: [Synth 8-6157] synthesizing module 'i2c_config_state' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/compare/i2c_config_state.v:14]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_I2C_WR_CHECK bound to: 3'b001 
	Parameter S_I2C_WR_REQ bound to: 3'b010 
	Parameter S_WAIT_I2C_WR bound to: 3'b011 
	Parameter S_I2C_WR_DONE bound to: 3'b100 
	Parameter S_I2C_CONFIG_DONE bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_top' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_top.v:11]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_DEV_ADDR bound to: 1 - type: integer 
	Parameter S_WR_REG_ADDR bound to: 2 - type: integer 
	Parameter S_WR_DATA bound to: 3 - type: integer 
	Parameter S_WR_ACK bound to: 4 - type: integer 
	Parameter S_WR_ERR_NACK bound to: 5 - type: integer 
	Parameter S_RD_DEV_ADDR0 bound to: 6 - type: integer 
	Parameter S_RD_REG_ADDR bound to: 7 - type: integer 
	Parameter S_RD_DEV_ADDR1 bound to: 8 - type: integer 
	Parameter S_RD_DATA bound to: 9 - type: integer 
	Parameter S_RD_STOP bound to: 10 - type: integer 
	Parameter S_WR_STOP bound to: 11 - type: integer 
	Parameter S_WAIT bound to: 12 - type: integer 
	Parameter S_WR_REG_ADDR1 bound to: 13 - type: integer 
	Parameter S_RD_REG_ADDR1 bound to: 14 - type: integer 
	Parameter S_RD_ACK bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_top.v:74]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_byte_ctrl' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_byte_ctrl.v:75]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_bit_ctrl' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_bit_ctrl.v:143]
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_bit_ctrl' (8#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_byte_ctrl' (9#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_top' (10#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/i2c_master/i2c_master_top.v:11]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config_state does not have driver. [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/compare/i2c_config_state.v:38]
INFO: [Synth 8-6155] done synthesizing module 'i2c_config_state' (11#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/compare/i2c_config_state.v:14]
INFO: [Synth 8-6157] synthesizing module 'lut_ov5640_rgb565_640_480' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/lut_ov5640_rgb565_640_480.v:3]
INFO: [Synth 8-6155] done synthesizing module 'lut_ov5640_rgb565_640_480' (12#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/lut_ov5640_rgb565_640_480.v:3]
INFO: [Synth 8-6157] synthesizing module 'cmos_8_16bit' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/cmos_8_16bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'cmos_8_16bit' (13#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/cmos_8_16bit.v:12]
INFO: [Synth 8-6157] synthesizing module 'cmos_write_req_gen' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/cmos_write_req_gen.v:12]
INFO: [Synth 8-6155] done synthesizing module 'cmos_write_req_gen' (14#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/cmos_write_req_gen.v:12]
INFO: [Synth 8-6157] synthesizing module 'frame_write' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_write.v:13]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'afifo_16i_64o_512' [D:/FPGA/week13/7.29/project/dual_cam_display/.Xil/Vivado-24956-LAPTOP-HUGRUEV8/realtime/afifo_16i_64o_512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'afifo_16i_64o_512' (15#1) [D:/FPGA/week13/7.29/project/dual_cam_display/.Xil/Vivado-24956-LAPTOP-HUGRUEV8/realtime/afifo_16i_64o_512_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'rd_data_count' does not match port width (9) of module 'afifo_16i_64o_512' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_write.v:61]
WARNING: [Synth 8-350] instance 'write_buf' of module 'afifo_16i_64o_512' requires 13 connections, but only 11 given [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_write.v:51]
INFO: [Synth 8-6157] synthesizing module 'frame_fifo_write_state' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_write_state.v:14]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 256 - type: integer 
	Parameter ONE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_ACK bound to: 3'b001 
	Parameter S_CHECK_FIFO bound to: 3'b010 
	Parameter S_WRITE_BURST bound to: 3'b011 
	Parameter S_WRITE_BURST_DATA_REQ bound to: 3'b100 
	Parameter S_WRITE_BURST_END bound to: 3'b101 
	Parameter S_END bound to: 3'b110 
INFO: [Synth 8-4471] merging register 'write_req_ack_reg' into 'fifo_aclr_reg' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_write_state.v:197]
WARNING: [Synth 8-6014] Unused sequential element write_req_ack_reg was removed.  [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_write_state.v:197]
INFO: [Synth 8-6155] done synthesizing module 'frame_fifo_write_state' (16#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_write_state.v:14]
WARNING: [Synth 8-689] width (16) of port connection 'rdusedw' does not match port width (9) of module 'frame_fifo_write_state' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_write.v:93]
INFO: [Synth 8-6155] done synthesizing module 'frame_write' (17#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_write.v:13]
WARNING: [Synth 8-3848] Net cmos_config_done in module/entity channel_capture does not have driver. [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/channel_capture.v:35]
INFO: [Synth 8-6155] done synthesizing module 'channel_capture' (18#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/channel_capture.v:14]
INFO: [Synth 8-6157] synthesizing module 'mem_write_arbi' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/mem_write_arbi.v:11]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter IDLE bound to: 6'b000000 
	Parameter CH0_CHECK bound to: 6'b000001 
	Parameter CH0_BEGIN bound to: 6'b000010 
	Parameter CH0_WRITE bound to: 6'b000011 
	Parameter CH0_END bound to: 6'b000100 
	Parameter CH1_CHECK bound to: 6'b000101 
	Parameter CH1_BEGIN bound to: 6'b000110 
	Parameter CH1_WRITE bound to: 6'b000111 
	Parameter CH1_END bound to: 6'b001000 
	Parameter CH2_CHECK bound to: 6'b001001 
	Parameter CH2_BEGIN bound to: 6'b001010 
	Parameter CH2_WRITE bound to: 6'b001011 
	Parameter CH2_END bound to: 6'b001100 
	Parameter CH3_CHECK bound to: 6'b001101 
	Parameter CH3_BEGIN bound to: 6'b001110 
	Parameter CH3_WRITE bound to: 6'b001111 
	Parameter CH3_END bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'mem_write_arbi' (19#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/mem_write_arbi.v:11]
WARNING: [Synth 8-350] instance 'mem_write_arbi_m0' of module 'mem_write_arbi' requires 32 connections, but only 20 given [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
INFO: [Synth 8-6155] done synthesizing module 'image_capture' (20#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_control' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:23]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_MASTER' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/new/AXI_MASTER.v:13]
	Parameter BURAST_WADDR bound to: 2048 - type: integer 
	Parameter BURAST_RADDR bound to: 2048 - type: integer 
	Parameter S_WR_IDLE bound to: 3'b000 
	Parameter S_WA_WAIT bound to: 3'b001 
	Parameter S_WA_START bound to: 3'b010 
	Parameter S_WD_WAIT bound to: 3'b011 
	Parameter S_WD_PROC bound to: 3'b100 
	Parameter S_WR_WAIT bound to: 3'b101 
	Parameter S_WR_DONE bound to: 3'b110 
	Parameter S_RD_IDLE bound to: 3'b000 
	Parameter S_RA_WAIT bound to: 3'b001 
	Parameter S_RA_START bound to: 3'b010 
	Parameter S_RD_WAIT bound to: 3'b011 
	Parameter S_RD_PROC bound to: 3'b100 
	Parameter S_RR_WAIT bound to: 3'b101 
	Parameter S_RR_DONE bound to: 3'b110 
WARNING: [Synth 8-6014] Unused sequential element reg_rready_reg was removed.  [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/new/AXI_MASTER.v:472]
INFO: [Synth 8-6155] done synthesizing module 'AXI_MASTER' (21#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/new/AXI_MASTER.v:13]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_AWID' does not match port width (1) of module 'AXI_MASTER' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:130]
WARNING: [Synth 8-689] width (64) of port connection 'M_AXI_AWADDR' does not match port width (32) of module 'AXI_MASTER' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:131]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_BID' does not match port width (1) of module 'AXI_MASTER' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:148]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_ARID' does not match port width (1) of module 'AXI_MASTER' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:153]
WARNING: [Synth 8-689] width (64) of port connection 'M_AXI_ARADDR' does not match port width (32) of module 'AXI_MASTER' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:154]
WARNING: [Synth 8-689] width (4) of port connection 'M_AXI_RID' does not match port width (1) of module 'AXI_MASTER' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:165]
WARNING: [Synth 8-350] instance 'u_aq_axi_master' of module 'AXI_MASTER' requires 60 connections, but only 58 given [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:126]
INFO: [Synth 8-6157] synthesizing module 'ddr3' [D:/FPGA/week13/7.29/project/dual_cam_display/.Xil/Vivado-24956-LAPTOP-HUGRUEV8/realtime/ddr3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ddr3' (22#1) [D:/FPGA/week13/7.29/project/dual_cam_display/.Xil/Vivado-24956-LAPTOP-HUGRUEV8/realtime/ddr3_stub.v:5]
WARNING: [Synth 8-689] width (14) of port connection 'ddr3_addr' does not match port width (15) of module 'ddr3' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:195]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_awaddr' does not match port width (30) of module 'ddr3' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:225]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_araddr' does not match port width (30) of module 'ddr3' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:248]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arlock' does not match port width (1) of module 'ddr3' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:252]
WARNING: [Synth 8-350] instance 'mig_inst' of module 'ddr3' requires 66 connections, but only 65 given [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:193]
WARNING: [Synth 8-3848] Net s00_axi_buser in module/entity memory_control does not have driver. [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:95]
WARNING: [Synth 8-3848] Net s00_axi_ruser in module/entity memory_control does not have driver. [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:116]
INFO: [Synth 8-6155] done synthesizing module 'memory_control' (23#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/memory_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_control' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/display_control.v:23]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter WRITE_DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'color_bar' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/color_bar.v:12]
	Parameter H_ACTIVE bound to: 16'b0000010100000000 
	Parameter H_FP bound to: 16'b0000000001101110 
	Parameter H_SYNC bound to: 16'b0000000000101000 
	Parameter H_BP bound to: 16'b0000000011011100 
	Parameter V_ACTIVE bound to: 16'b0000001011010000 
	Parameter V_FP bound to: 16'b0000000000000101 
	Parameter V_SYNC bound to: 16'b0000000000000101 
	Parameter V_BP bound to: 16'b0000000000010100 
	Parameter HS_POL bound to: 1'b1 
	Parameter VS_POL bound to: 1'b1 
	Parameter H_TOTAL bound to: 16'b0000011001110010 
	Parameter V_TOTAL bound to: 16'b0000001011101110 
	Parameter WHITE_R bound to: 8'b11111111 
	Parameter WHITE_G bound to: 8'b11111111 
	Parameter WHITE_B bound to: 8'b11111111 
	Parameter YELLOW_R bound to: 8'b11111111 
	Parameter YELLOW_G bound to: 8'b11111111 
	Parameter YELLOW_B bound to: 8'b00000000 
	Parameter CYAN_R bound to: 8'b00000000 
	Parameter CYAN_G bound to: 8'b11111111 
	Parameter CYAN_B bound to: 8'b11111111 
	Parameter GREEN_R bound to: 8'b00000000 
	Parameter GREEN_G bound to: 8'b11111111 
	Parameter GREEN_B bound to: 8'b00000000 
	Parameter MAGENTA_R bound to: 8'b11111111 
	Parameter MAGENTA_G bound to: 8'b00000000 
	Parameter MAGENTA_B bound to: 8'b11111111 
	Parameter RED_R bound to: 8'b11111111 
	Parameter RED_G bound to: 8'b00000000 
	Parameter RED_B bound to: 8'b00000000 
	Parameter BLUE_R bound to: 8'b00000000 
	Parameter BLUE_G bound to: 8'b00000000 
	Parameter BLUE_B bound to: 8'b11111111 
	Parameter BLACK_R bound to: 8'b00000000 
	Parameter BLACK_G bound to: 8'b00000000 
	Parameter BLACK_B bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'color_bar' (24#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/color_bar.v:12]
INFO: [Synth 8-6157] synthesizing module 'video_rect_read_data' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/video_rect_read_data.v:12]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timing_gen_xy' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/timing_gen_xy.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timing_gen_xy' (25#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/timing_gen_xy.v:11]
WARNING: [Synth 8-5788] Register pos_hs_d2_reg in module video_rect_read_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/video_rect_read_data.v:63]
WARNING: [Synth 8-5788] Register pos_vs_d2_reg in module video_rect_read_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/video_rect_read_data.v:64]
WARNING: [Synth 8-5788] Register pos_de_d2_reg in module video_rect_read_data is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/video_rect_read_data.v:65]
INFO: [Synth 8-6155] done synthesizing module 'video_rect_read_data' (26#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/video_rect_read_data.v:12]
WARNING: [Synth 8-689] width (24) of port connection 'vout_data' does not match port width (16) of module 'video_rect_read_data' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/display_control.v:149]
WARNING: [Synth 8-689] width (24) of port connection 'timing_data' does not match port width (16) of module 'video_rect_read_data' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/display_control.v:167]
INFO: [Synth 8-6157] synthesizing module 'frame_read' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_read.v:23]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter READ_DATA_BITS bound to: 16 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter BURST_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'afifo_64i_16o_128' [D:/FPGA/week13/7.29/project/dual_cam_display/.Xil/Vivado-24956-LAPTOP-HUGRUEV8/realtime/afifo_64i_16o_128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'afifo_64i_16o_128' (27#1) [D:/FPGA/week13/7.29/project/dual_cam_display/.Xil/Vivado-24956-LAPTOP-HUGRUEV8/realtime/afifo_64i_16o_128_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'wr_data_count' does not match port width (9) of module 'afifo_64i_16o_128' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_read.v:71]
WARNING: [Synth 8-350] instance 'read_buf' of module 'afifo_64i_16o_128' requires 13 connections, but only 11 given [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_read.v:60]
INFO: [Synth 8-6157] synthesizing module 'frame_fifo_read_state' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_read_state.v:14]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter BURST_SIZE bound to: 256 - type: integer 
	Parameter ONE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ZERO bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_ACK bound to: 3'b001 
	Parameter S_CHECK_FIFO bound to: 3'b010 
	Parameter S_READ_BURST bound to: 3'b011 
	Parameter S_READ_BURST_DATA_VALID bound to: 3'b100 
	Parameter S_READ_BURST_END bound to: 3'b101 
	Parameter S_END bound to: 3'b110 
INFO: [Synth 8-4471] merging register 'read_req_ack_reg' into 'fifo_aclr_reg' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_read_state.v:188]
WARNING: [Synth 8-6014] Unused sequential element read_req_ack_reg was removed.  [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_read_state.v:188]
INFO: [Synth 8-6155] done synthesizing module 'frame_fifo_read_state' (28#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/imports/compare/frame_fifo_read_state.v:14]
INFO: [Synth 8-6155] done synthesizing module 'frame_read' (29#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/frame_read.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_read_arbi' [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/mem_read_arbi.v:2]
	Parameter MEM_DATA_BITS bound to: 64 - type: integer 
	Parameter ADDR_BITS bound to: 25 - type: integer 
	Parameter BUSRT_BITS bound to: 10 - type: integer 
	Parameter IDLE bound to: 6'b000000 
	Parameter CH0_CHECK bound to: 6'b000001 
	Parameter CH0_BEGIN bound to: 6'b000010 
	Parameter CH0_READ bound to: 6'b000011 
	Parameter CH0_END bound to: 6'b000100 
	Parameter CH1_CHECK bound to: 6'b000101 
	Parameter CH1_BEGIN bound to: 6'b000110 
	Parameter CH1_READ bound to: 6'b000111 
	Parameter CH1_END bound to: 6'b001000 
	Parameter CH2_CHECK bound to: 6'b001001 
	Parameter CH2_BEGIN bound to: 6'b001010 
	Parameter CH2_READ bound to: 6'b001011 
	Parameter CH2_END bound to: 6'b001100 
	Parameter CH3_CHECK bound to: 6'b001101 
	Parameter CH3_BEGIN bound to: 6'b001110 
	Parameter CH3_READ bound to: 6'b001111 
	Parameter CH3_END bound to: 6'b010000 
WARNING: [Synth 8-6014] Unused sequential element cnt_timer_reg was removed.  [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/mem_read_arbi.v:87]
INFO: [Synth 8-6155] done synthesizing module 'mem_read_arbi' (30#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/sources_1/mem_read_arbi.v:2]
WARNING: [Synth 8-350] instance 'mem_read_arbi_m0' of module 'mem_read_arbi' requires 32 connections, but only 20 given [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/display_control.v:230]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [D:/FPGA/week13/7.29/project/dual_cam_display/.Xil/Vivado-24956-LAPTOP-HUGRUEV8/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (31#1) [D:/FPGA/week13/7.29/project/dual_cam_display/.Xil/Vivado-24956-LAPTOP-HUGRUEV8/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display_control' (32#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/display_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dual_cam_display' (33#1) [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/new/dual_cam_display.v:13]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_RLAST
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design i2c_master_top has unconnected port i2c_slave_dev_addr[0]
WARNING: [Synth 8-3331] design channel_capture has unconnected port cmos_config_done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1269.996 ; gain = 99.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i2c_master_top_m0:i2c_read_req to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/compare/i2c_config_state.v:191]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_req to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[9] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[8] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[7] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[6] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[5] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[4] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[3] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[2] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[1] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_len[0] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[24] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[23] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[22] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[21] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[20] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[19] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[18] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[17] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[16] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[15] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[14] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[13] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[12] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[11] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[10] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[9] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[8] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[7] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[6] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[5] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[4] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[3] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[2] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[1] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_addr[0] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[63] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[62] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[61] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[60] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[59] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[58] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[57] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[56] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[55] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[54] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[53] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[52] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[51] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[50] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[49] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[48] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[47] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[46] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[45] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[44] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[43] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[42] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[41] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[40] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[39] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[38] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[37] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[36] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[35] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[34] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[33] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[32] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[31] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[30] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[29] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[28] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[27] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[26] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[25] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[24] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[23] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[22] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[21] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[20] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[19] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[18] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[17] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[16] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[15] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[14] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[13] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[12] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[11] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[10] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[9] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[8] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[7] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[6] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[5] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[4] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[3] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[2] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
WARNING: [Synth 8-3295] tying undriven pin mem_write_arbi_m0:ch2_wr_burst_data[1] to constant 0 [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/imports/new/image_capture.v:170]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1269.996 ; gain = 99.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1269.996 ; gain = 99.543
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/clk_200M/clk_200M.dcp' for cell 'inst_clocks/clk_ref_m0'
INFO: [Project 1-454] Reading design checkpoint 'D:/FPGA/week13/7.29/project/dual_cam_display/.Xil/Vivado-24956-LAPTOP-HUGRUEV8/afifo_16i_64o_512/afifo_16i_64o_512.dcp' for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3.dcp' for cell 'inst_memory_control/mig_inst'
INFO: [Project 1-454] Reading design checkpoint 'D:/FPGA/week13/7.29/project/dual_cam_display/.Xil/Vivado-24956-LAPTOP-HUGRUEV8/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'inst_display_control/hdmi_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128.dcp' for cell 'inst_display_control/frame_read_m0/read_buf'
INFO: [Netlist 29-17] Analyzing 801 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[14].u_addr_obuf 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, inst_clocks/clk_ref_m0/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'inst_clocks/clk_ref_m0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'inst_memory_control/mig_inst/ddr3_addr[14]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'inst_memory_control/mig_inst/ddr3_addr[14]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128.xdc] for cell 'inst_display_control/frame_read_m0/read_buf/U0'
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128.xdc] for cell 'inst_display_control/frame_read_m0/read_buf/U0'
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128.xdc] for cell 'inst_display_control/frame_read_m1/read_buf/U0'
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128.xdc] for cell 'inst_display_control/frame_read_m1/read_buf/U0'
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_16i_64o_512/afifo_16i_64o_512.xdc] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0'
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_16i_64o_512/afifo_16i_64o_512.xdc] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0'
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_16i_64o_512/afifo_16i_64o_512.xdc] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0'
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_16i_64o_512/afifo_16i_64o_512.xdc] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0'
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/clk_200M/clk_200M_board.xdc] for cell 'inst_clocks/clk_ref_m0/inst'
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/clk_200M/clk_200M_board.xdc] for cell 'inst_clocks/clk_ref_m0/inst'
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/clk_200M/clk_200M.xdc] for cell 'inst_clocks/clk_ref_m0/inst'
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/clk_200M/clk_200M.xdc] for cell 'inst_clocks/clk_ref_m0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/clk_200M/clk_200M.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dual_cam_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dual_cam_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'inst_display_control/hdmi_inst/U0'
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'inst_display_control/hdmi_inst/U0'
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc] for cell 'inst_memory_control/mig_inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'VCCAUX_IO', because the property does not exist for objects of type 'pin'. [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc:228]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'SLEW', because the property does not exist for objects of type 'pin'. [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc:229]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc:230]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc:231]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc:527]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc:534]
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc] for cell 'inst_memory_control/mig_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dual_cam_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dual_cam_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1773.379 ; gain = 0.000
Parsing XDC File [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc]
WARNING: [Vivado 12-508] No pins matched 'u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C'. [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:145]
WARNING: [Vivado 12-508] No pins matched 'frame_read_m1/frame_fifo_read_m0/fifo_aclr_reg/C'. [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:146]
WARNING: [Vivado 12-508] No pins matched 'video_rect_read_data_m1/read_req_reg/D'. [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:146]
WARNING: [Vivado 12-508] No pins matched 'frame_read_m0/frame_fifo_read_m0/fifo_aclr_reg/C'. [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:147]
WARNING: [Vivado 12-508] No pins matched 'video_rect_read_data_m0/read_req_reg/D'. [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:147]
WARNING: [Vivado 12-508] No pins matched 'u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:151]
WARNING: [Vivado 12-508] No pins matched 'u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc:152]
Finished Parsing XDC File [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/constrs_1/imports/new/dual_ov5640_an5642_hdmi.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/dual_cam_display_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/constrs_1/new/dual_cam_display_timming.xdc]
Finished Parsing XDC File [D:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/constrs_1/new/dual_cam_display_timming.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1776.285 ; gain = 0.000
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128_clocks.xdc] for cell 'inst_display_control/frame_read_m0/read_buf/U0'
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128_clocks.xdc] for cell 'inst_display_control/frame_read_m0/read_buf/U0'
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128_clocks.xdc] for cell 'inst_display_control/frame_read_m1/read_buf/U0'
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_64i_16o_128/afifo_64i_16o_128_clocks.xdc] for cell 'inst_display_control/frame_read_m1/read_buf/U0'
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_16i_64o_512/afifo_16i_64o_512_clocks.xdc] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0'
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_16i_64o_512/afifo_16i_64o_512_clocks.xdc] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0'
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_16i_64o_512/afifo_16i_64o_512_clocks.xdc] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0'
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/afifo_16i_64o_512/afifo_16i_64o_512_clocks.xdc] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0'
Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'inst_display_control/hdmi_inst/U0'
Finished Parsing XDC File [d:/FPGA/week13/7.29/project/dual_cam_display/dual_cam_display_ov5640_k7.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'inst_display_control/hdmi_inst/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dual_cam_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dual_cam_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dual_cam_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dual_cam_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1776.285 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1776.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 294 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 26 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 230 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1833.383 ; gain = 662.930
96 Infos, 160 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1833.383 ; gain = 662.930
