// Seed: 3261688800
module module_0;
  wire id_2;
  tri0 id_3 = 1;
  id_4(
      .id_0(1), .id_1(1'b0), .id_2(1)
  );
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input logic id_2,
    output supply0 id_3,
    output logic id_4,
    output wor id_5,
    output wire id_6,
    input supply1 id_7,
    output supply0 id_8,
    output supply1 id_9,
    input tri id_10,
    output wor id_11,
    output tri1 id_12,
    input tri id_13,
    output wand id_14,
    input supply1 id_15
);
  initial begin
    id_4 = #id_17 id_2;
  end
  assign id_4 = 1 == id_10;
  module_0();
endmodule
