////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: KGPminiRISC_timesim.v
// /___/   /\     Timestamp: Wed Nov 09 14:43:52 2022
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -s 1 -pcf KGPminiRISC.pcf -sdf_anno true -sdf_path netgen/par -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim KGPminiRISC.ncd KGPminiRISC_timesim.v 
// Device	: 7a100tcsg324-1 (PRODUCTION 1.10 2013-10-13)
// Input file	: KGPminiRISC.ncd
// Output file	: C:\Users\Student\Desktop\Sem 5 Stuff\COA Final Assignment\newrisc\netgen\par\KGPminiRISC_timesim.v
// # of Modules	: 1
// Design Name	: KGPminiRISC
// Xilinx        : C:\Xilinx\14.7\ISE_DS\ISE\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module KGPminiRISC (
  clk, rst, final_res
);
  input clk;
  input rst;
  output [15 : 0] final_res;
  wire \DataPath/RegFile/_n10581_inv ;
  wire \DataPath/RegFile/_n10581_inv324 ;
  wire \DataPath/RegFile/_n10581_inv323 ;
  wire \DataPath/RegFile/_n10101_inv ;
  wire \DataPath/RegFile/_n10101_inv324 ;
  wire \DataPath/RegFile/_n10101_inv323 ;
  wire \reg_write<1>_0 ;
  wire \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>5_12971 ;
  wire \DataPath/reg_val1<31>_0 ;
  wire \DataPath/reg_val1<30>_0 ;
  wire N12_0;
  wire N202;
  wire alu_mux_ctrl;
  wire \ControlUnit/dmem_write_enable<5>2 ;
  wire N203_0;
  wire \DataPath/RegFile/_n9621_inv ;
  wire \DataPath/RegFile/_n13461_inv322_12986 ;
  wire \DataPath/RegFile/_n13461_inv321 ;
  wire \DataPath/RegFile/_n9141_inv ;
  wire \DataPath/RegFile/_n12981_inv322_12989 ;
  wire \DataPath/RegFile/_n12981_inv321 ;
  wire \DataPath/RegFile/_n11541_inv ;
  wire \DataPath/RegFile/_n11541_inv322_12992 ;
  wire \DataPath/RegFile/_n11541_inv321 ;
  wire \DataPath/RegFile/_n11061_inv ;
  wire \DataPath/RegFile/_n11061_inv322_12995 ;
  wire \DataPath/RegFile/_n11061_inv321 ;
  wire \DataPath/reg_val1<17>_0 ;
  wire \DataPath/reg_val1<16>_0 ;
  wire \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c<1>_0 ;
  wire \DataPath/RegWriteMux/Mmux_f201 ;
  wire \ControlUnit/alu_op<4>2_13005 ;
  wire \ControlUnit/alu_op<3>1_13006 ;
  wire \ControlUnit/opcode[5]_GND_2_o_equal_35_o<5>1 ;
  wire \ControlUnit/br_op<2>1_13011 ;
  wire \DataPath/RegWriteMux/Mmux_f143_13015 ;
  wire \DataPath/reg_val1<21>_0 ;
  wire \DataPath/ALU/m3/Mmux_f111 ;
  wire \DataPath/RegWriteMux/Mmux_f142_13021 ;
  wire \DataPath/reg_val1<22>_0 ;
  wire \DataPath/reg_val1<20>_0 ;
  wire \DataPath/ALU/Sh1001 ;
  wire N205;
  wire N206;
  wire \DataPath/reg_val2<1>_0 ;
  wire \DataPath/reg_val1<7>_0 ;
  wire \DataPath/reg_val1<5>_0 ;
  wire \DataPath/reg_val1<25>_0 ;
  wire \DataPath/reg_val1<24>_0 ;
  wire \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c<1>_0 ;
  wire \DataPath/RegWriteMux/Mmux_f225_13044 ;
  wire \DataPath/reg_val1<29>_0 ;
  wire \DataPath/ALU/complement<29>_0 ;
  wire \DataPath/carry ;
  wire \DataPath/ALU/m3/Mmux_f421_0 ;
  wire \DataPath/reg_val1<28>_0 ;
  wire \DataPath/ALU/Sh291 ;
  wire \DataPath/reg_val1<27>_0 ;
  wire \DataPath/ALU/Sh271_0 ;
  wire \DataPath/RegWriteMux/Mmux_f10 ;
  wire \DataPath/reg_val1<18>_0 ;
  wire \DataPath/ALU/complement<18>_0 ;
  wire \DataPath/ALUInMux/Mmux_f102 ;
  wire \DataPath/reg_val2<18>_0 ;
  wire \DataPath/RegFile/_n4386_inv_13067 ;
  wire N4;
  wire \DataPath/RegFile/_n4386_inv1 ;
  wire \DataPath/RegFile/_n15861_inv ;
  wire \DataPath/RegFile/_n12021_inv321_13071 ;
  wire \DataPath/RegFile/_n10101_inv321 ;
  wire \DataPath/RegFile/_n15861_inv321 ;
  wire N193;
  wire \DataPath/ALU/m3/Mmux_f501_13075 ;
  wire \DataPath/ALU/_n0033 ;
  wire \DataPath/ALU/m3/Mmux_f505 ;
  wire \DataPath/ALU/m3/Mmux_f503_13078 ;
  wire \DataPath/RegWriteMux/Mmux_f302_13079 ;
  wire \DataPath/RegFile/_n19221_inv ;
  wire \DataPath/RegFile/_n18741_inv ;
  wire \DataPath/RegFile/_n18261_inv ;
  wire \DataPath/RegFile/_n17781_inv ;
  wire \ControlUnit/alu_op<4>1_0 ;
  wire \DataPath/RegWriteMux/Mmux_f153_13091 ;
  wire \DataPath/RegWriteMux/Mmux_f15 ;
  wire \DataPath/write_reg_data<22>_0 ;
  wire \DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ;
  wire \DataPath/BranchControl/pc_plus4<22>_0 ;
  wire \br_op<1>_0 ;
  wire \DataPath/RegWriteMux/Mmux_f191_13099 ;
  wire \DataPath/ALU/Sh1461 ;
  wire \DataPath/ALU/Sh42_13101 ;
  wire \DataPath/ALU/Sh10 ;
  wire \DataPath/ALU/Sh6 ;
  wire \DataPath/ALU/Sh2 ;
  wire \DataPath/ALU/Sh34_0 ;
  wire \DataPath/RegWriteMux/Mmux_f28 ;
  wire \DataPath/ALU/complement<5>_0 ;
  wire \DataPath/reg_val1<6>_0 ;
  wire \DataPath/reg_val1<4>_0 ;
  wire \DataPath/reg_val1<9>_0 ;
  wire \DataPath/reg_val1<8>_0 ;
  wire \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c<1>_0 ;
  wire \DataPath/ALU/Sh281 ;
  wire \DataPath/reg_val1<26>_0 ;
  wire \DataPath/ALU/Sh5911_0 ;
  wire \DataPath/RegWriteMux/Mmux_f53_13126 ;
  wire \DataPath/reg_val1<13>_0 ;
  wire \DataPath/ALU/complement<13>_0 ;
  wire \DataPath/reg_val1<14>_0 ;
  wire \DataPath/reg_val1<12>_0 ;
  wire \DataPath/RegFile/_n12501_inv ;
  wire \DataPath/RegFile/_n10581_inv321 ;
  wire \DataPath/RegFile/_n12501_inv321_13139 ;
  wire \DataPath/RegFile/_n17301_inv ;
  wire \DataPath/RegFile/_n8661_inv ;
  wire \DataPath/RegFile/_n8181_inv ;
  wire clk_BUFGP;
  wire dmem_write_enable;
  wire \DataPath/reg_val2<31>_0 ;
  wire \DataPath/reg_val2<30>_0 ;
  wire \DataPath/reg_val2<29>_0 ;
  wire \DataPath/reg_val2<28>_0 ;
  wire \DataPath/reg_val2<27>_0 ;
  wire \DataPath/reg_val2<26>_0 ;
  wire \DataPath/reg_val2<25>_0 ;
  wire \DataPath/reg_val2<24>_0 ;
  wire \DataPath/reg_val2<23>_0 ;
  wire \DataPath/reg_val2<22>_0 ;
  wire \DataPath/reg_val2<21>_0 ;
  wire \DataPath/reg_val2<20>_0 ;
  wire \DataPath/reg_val2<19>_0 ;
  wire \DataPath/reg_val2<17>_0 ;
  wire \DataPath/reg_val2<16>_0 ;
  wire \DataPath/reg_val2<15>_0 ;
  wire \DataPath/reg_val2<14>_0 ;
  wire \DataPath/reg_val2<13>_0 ;
  wire \DataPath/reg_val2<12>_0 ;
  wire \DataPath/reg_val2<11>_0 ;
  wire \DataPath/reg_val2<10>_0 ;
  wire \DataPath/reg_val2<9>_0 ;
  wire \DataPath/reg_val2<8>_0 ;
  wire \DataPath/reg_val2<7>_0 ;
  wire \DataPath/reg_val2<6>_0 ;
  wire \DataPath/reg_val2<5>_0 ;
  wire \DataPath/reg_val2<4>_0 ;
  wire \DataPath/reg_val2<3>_0 ;
  wire \DataPath/reg_val2<2>_0 ;
  wire \DataPath/reg_val2<0>_0 ;
  wire \DataPath/ALU/complement<0>_0 ;
  wire \DataPath/ALU/complement<1>_0 ;
  wire \DataPath/ALU/complement<2>_0 ;
  wire \DataPath/ALU/Madd_complement_cy[3] ;
  wire \DataPath/ALU/complement<3>_0 ;
  wire \DataPath/ALU/complement<4>_0 ;
  wire \DataPath/ALU/complement<6>_0 ;
  wire \DataPath/ALU/Madd_complement_cy[7] ;
  wire \DataPath/ALU/complement<7>_0 ;
  wire \DataPath/ALU/complement<8>_0 ;
  wire \DataPath/ALU/complement<9>_0 ;
  wire \DataPath/ALU/complement<10>_0 ;
  wire \DataPath/ALU/Madd_complement_cy[11] ;
  wire \DataPath/ALU/complement<11>_0 ;
  wire \DataPath/ALU/complement<12>_0 ;
  wire \DataPath/ALU/complement<14>_0 ;
  wire \DataPath/ALU/Madd_complement_cy[15] ;
  wire \DataPath/ALU/complement<15>_0 ;
  wire \DataPath/ALU/complement<16>_0 ;
  wire \DataPath/ALU/complement<17>_0 ;
  wire \DataPath/ALU/Madd_complement_cy[19] ;
  wire \DataPath/ALU/complement<19>_0 ;
  wire \DataPath/ALU/complement<20>_0 ;
  wire \DataPath/ALU/complement<21>_0 ;
  wire \DataPath/ALU/complement<22>_0 ;
  wire \DataPath/ALU/Madd_complement_cy[23] ;
  wire \DataPath/ALU/complement<23>_0 ;
  wire \DataPath/ALU/complement<24>_0 ;
  wire \DataPath/ALU/complement<25>_0 ;
  wire \DataPath/ALU/complement<26>_0 ;
  wire \DataPath/ALU/Madd_complement_cy[27] ;
  wire \DataPath/ALU/complement<27>_0 ;
  wire \DataPath/ALU/complement<28>_0 ;
  wire \DataPath/ALU/complement<30>_0 ;
  wire \DataPath/ALU/complement<31>_0 ;
  wire \DataPath/BranchControl/pc_plus4<2>_0 ;
  wire \DataPath/BranchControl/pc_plus4<3>_0 ;
  wire \DataPath/BranchControl/pc_plus4<4>_0 ;
  wire \DataPath/BranchControl/Madd_pc_plus4_cy[5] ;
  wire \DataPath/BranchControl/pc_plus4<5>_0 ;
  wire \DataPath/BranchControl/pc_plus4<6>_0 ;
  wire \DataPath/BranchControl/pc_plus4<7>_0 ;
  wire \DataPath/BranchControl/pc_plus4<8>_0 ;
  wire \DataPath/BranchControl/Madd_pc_plus4_cy[9] ;
  wire \DataPath/BranchControl/pc_plus4<9>_0 ;
  wire \DataPath/BranchControl/pc_plus4<10>_0 ;
  wire \DataPath/BranchControl/pc_plus4<11>_0 ;
  wire \DataPath/BranchControl/pc_plus4<12>_0 ;
  wire \DataPath/BranchControl/Madd_pc_plus4_cy[13] ;
  wire \DataPath/BranchControl/pc_plus4<13>_0 ;
  wire \DataPath/BranchControl/pc_plus4<14>_0 ;
  wire \DataPath/BranchControl/pc_plus4<15>_0 ;
  wire \DataPath/BranchControl/pc_plus4<16>_0 ;
  wire \DataPath/BranchControl/Madd_pc_plus4_cy[17] ;
  wire \DataPath/BranchControl/pc_plus4<17>_0 ;
  wire \DataPath/BranchControl/pc_plus4<18>_0 ;
  wire \DataPath/BranchControl/pc_plus4<19>_0 ;
  wire \DataPath/BranchControl/pc_plus4<20>_0 ;
  wire \DataPath/BranchControl/Madd_pc_plus4_cy[21] ;
  wire \DataPath/BranchControl/pc_plus4<21>_0 ;
  wire \DataPath/BranchControl/pc_plus4<23>_0 ;
  wire \DataPath/BranchControl/pc_plus4<24>_0 ;
  wire \DataPath/BranchControl/Madd_pc_plus4_cy[25] ;
  wire \DataPath/BranchControl/pc_plus4<25>_0 ;
  wire \DataPath/BranchControl/pc_plus4<26>_0 ;
  wire \DataPath/BranchControl/pc_plus4<27>_0 ;
  wire \DataPath/BranchControl/pc_plus4<28>_0 ;
  wire \DataPath/BranchControl/Madd_pc_plus4_cy[29] ;
  wire \DataPath/BranchControl/pc_plus4<29>_0 ;
  wire \DataPath/BranchControl/pc_plus4<30>_0 ;
  wire \DataPath/BranchControl/pc_plus4<31>_0 ;
  wire rst_IBUF_13324;
  wire \DataPath/RegFile/reg_bank_19_10_13325 ;
  wire \DataPath/RegFile/reg_bank_19_11_13326 ;
  wire \DataPath/RegFile/reg_bank_19_12_13327 ;
  wire \DataPath/RegFile/reg_bank_19_13_13328 ;
  wire \DataPath/RegFile/reg_bank_19_14_13329 ;
  wire \DataPath/RegFile/reg_bank_19_15_13330 ;
  wire \DataPath/RegFile/reg_bank_19_0_13331 ;
  wire \DataPath/RegFile/reg_bank_19_3_13332 ;
  wire \DataPath/RegFile/reg_bank_19_4_0 ;
  wire \DataPath/RegFile/reg_bank_19_1_13334 ;
  wire \DataPath/RegFile/reg_bank_19_2_13335 ;
  wire \DataPath/RegFile/reg_bank_19_7_0 ;
  wire \DataPath/RegFile/reg_bank_19_8_13337 ;
  wire \DataPath/RegFile/reg_bank_19_5_0 ;
  wire \DataPath/RegFile/reg_bank_19_6_0 ;
  wire \DataPath/RegFile/reg_bank_19_9_13340 ;
  wire \clk_BUFGP/IBUFG_13341 ;
  wire N23_0;
  wire \DataPath/ALU/m3/Mmux_f423_0 ;
  wire \DataPath/reg_val1<3>_0 ;
  wire \DataPath/reg_val1<11>_0 ;
  wire \DataPath/reg_val1<10>_0 ;
  wire \DataPath/reg_val1<2>_0 ;
  wire N21_0;
  wire \DataPath/ALU/Sh16 ;
  wire \DataPath/ALU/Sh8 ;
  wire \DataPath/ALU/Sh ;
  wire \DataPath/RegWriteMux/Mmux_f131_0 ;
  wire \DataPath/ALU/Sh20 ;
  wire \DataPath/ALU/Sh4 ;
  wire \DataPath/ALU/Sh12 ;
  wire \DataPath/ALU/m3/Mmux_f132 ;
  wire \DataPath/RegWriteMux/Mmux_f173_13371 ;
  wire \DataPath/RegWriteMux/Mmux_f17 ;
  wire \DataPath/ALU/Sh1391_0 ;
  wire \DataPath/reg_val1<23>_0 ;
  wire \DataPath/reg_val1<19>_0 ;
  wire \DataPath/ALU/Sh116 ;
  wire \DataPath/ALU/Sh120 ;
  wire \DataPath/ALU/Sh124 ;
  wire \DataPath/ALU/m3/Mmux_f502_0 ;
  wire \DataPath/ALU/Sh104 ;
  wire \DataPath/ALU/Sh112 ;
  wire \DataPath/ALU/Sh108 ;
  wire \DataPath/ALU/Sh1602_13384 ;
  wire \DataPath/ALU/out_0 ;
  wire \DataPath/ALU/out3_0 ;
  wire N108;
  wire N109;
  wire \DataPath/BranchControl/m5/Mmux_f104 ;
  wire N78;
  wire N79;
  wire N138;
  wire N139;
  wire N135;
  wire N136;
  wire N132;
  wire N133;
  wire \DataPath/reg_val1<15>_0 ;
  wire N129;
  wire N130;
  wire N126;
  wire N127;
  wire N123;
  wire N124;
  wire N120;
  wire N121;
  wire N117;
  wire N118;
  wire N114;
  wire N115;
  wire N112;
  wire N105;
  wire N106;
  wire N102;
  wire N103;
  wire N96;
  wire N97;
  wire N93;
  wire N94;
  wire \DataPath/reg_val1<1>_0 ;
  wire N99;
  wire N100;
  wire N90;
  wire N91;
  wire N87;
  wire N88;
  wire N84;
  wire N85;
  wire N81;
  wire N82;
  wire N75;
  wire N76;
  wire N72;
  wire N73;
  wire N69;
  wire N70;
  wire \DataPath/ALU/m3/Mmux_f5211 ;
  wire \DataPath/ALU/m3/Mmux_f52112_13442 ;
  wire \DataPath/ALU/Sh117 ;
  wire \DataPath/ALU/Sh1231 ;
  wire \DataPath/ALU/Sh121 ;
  wire \DataPath/RegFile/reg_bank_2_20_13446 ;
  wire \DataPath/RegFile/reg_bank_2_21_13448 ;
  wire \DataPath/RegFile/reg_bank_2_22_13450 ;
  wire \DataPath/RegFile/reg_bank_2_23_13451 ;
  wire \DataPath/RegFile/reg_bank_2_24_13453 ;
  wire \DataPath/RegFile/mux50_8_13454 ;
  wire \DataPath/RegFile/reg_bank_22_26_13455 ;
  wire \DataPath/RegFile/reg_bank_23_26_13456 ;
  wire \DataPath/RegFile/reg_bank_21_26_13457 ;
  wire \DataPath/RegFile/reg_bank_20_26_13458 ;
  wire \DataPath/RegFile/reg_bank_2_25_13459 ;
  wire \DataPath/RegFile/mux50_9_13461 ;
  wire \DataPath/RegFile/reg_bank_30_26_13462 ;
  wire \DataPath/RegFile/reg_bank_31_26_13463 ;
  wire \DataPath/RegFile/reg_bank_29_26_13464 ;
  wire \DataPath/RegFile/reg_bank_28_26_13465 ;
  wire \DataPath/RegFile/reg_bank_2_26_13466 ;
  wire \DataPath/RegFile/reg_bank_2_27_13468 ;
  wire \DataPath/RegFile/reg_bank_2_28_13470 ;
  wire \DataPath/RegFile/reg_bank_2_29_13472 ;
  wire \DataPath/RegFile/_n16341_inv ;
  wire \DataPath/RegFile/reg_bank_6_0_13475 ;
  wire \DataPath/RegFile/reg_bank_6_1_13477 ;
  wire \DataPath/RegFile/reg_bank_6_2_13479 ;
  wire \DataPath/RegFile/reg_bank_2_10_13481 ;
  wire \DataPath/RegFile/reg_bank_6_3_13483 ;
  wire \DataPath/RegFile/reg_bank_2_11_13485 ;
  wire \DataPath/RegFile/reg_bank_6_4_13487 ;
  wire \DataPath/RegFile/reg_bank_2_12_13489 ;
  wire \DataPath/RegFile/reg_bank_6_5_13491 ;
  wire \DataPath/RegFile/reg_bank_2_13_13493 ;
  wire \DataPath/RegFile/reg_bank_6_6_13495 ;
  wire \DataPath/RegFile/reg_bank_2_14_13497 ;
  wire \DataPath/RegFile/reg_bank_6_7_13499 ;
  wire \DataPath/RegFile/reg_bank_2_15_13501 ;
  wire \DataPath/RegFile/reg_bank_6_8_13503 ;
  wire \DataPath/RegFile/reg_bank_2_16_13505 ;
  wire \DataPath/RegFile/reg_bank_6_9_13507 ;
  wire \DataPath/RegFile/reg_bank_2_17_13509 ;
  wire \DataPath/RegFile/reg_bank_2_18_13511 ;
  wire \DataPath/RegFile/reg_bank_2_19_13513 ;
  wire \DataPath/RegFile/reg_bank_2_30_13515 ;
  wire \DataPath/RegFile/reg_bank_2_31_13517 ;
  wire \DataPath/RegFile/reg_bank_16_10_13519 ;
  wire \DataPath/RegFile/reg_bank_16_11_13520 ;
  wire \DataPath/RegFile/reg_bank_16_12_13521 ;
  wire \DataPath/RegFile/reg_bank_16_13_13522 ;
  wire \DataPath/RegFile/mux5_81_13523 ;
  wire \DataPath/RegFile/reg_bank_26_14_13524 ;
  wire \DataPath/RegFile/reg_bank_27_14_13525 ;
  wire \DataPath/RegFile/reg_bank_25_14_13526 ;
  wire \DataPath/RegFile/reg_bank_24_14_13527 ;
  wire \DataPath/RegFile/reg_bank_16_14_13528 ;
  wire \DataPath/RegFile/reg_bank_3_14_0 ;
  wire \DataPath/RegFile/reg_bank_1_14_13530 ;
  wire \DataPath/RegFile/reg_bank_0_14_13531 ;
  wire \DataPath/RegFile/reg_bank_18_14_13532 ;
  wire \DataPath/RegFile/reg_bank_17_14_13533 ;
  wire \DataPath/RegFile/mux5_9_13534 ;
  wire \DataPath/RegFile/mux5_8_13535 ;
  wire \DataPath/RegFile/mux5_92_13536 ;
  wire \DataPath/RegFile/mux5_10_13537 ;
  wire \DataPath/RegFile/mux5_91_13538 ;
  wire \DataPath/RegFile/reg_bank_16_15_13539 ;
  wire \DataPath/RegFile/reg_bank_16_16_13540 ;
  wire \DataPath/RegFile/reg_bank_16_17_13541 ;
  wire \DataPath/RegFile/reg_bank_16_18_13542 ;
  wire \DataPath/RegFile/reg_bank_16_19_13543 ;
  wire \DataPath/RegFile/reg_bank_16_20_13544 ;
  wire \DataPath/RegFile/reg_bank_16_21_13545 ;
  wire \DataPath/RegFile/reg_bank_16_22_13546 ;
  wire \DataPath/RegFile/mux56_10_13547 ;
  wire \DataPath/RegFile/reg_bank_14_31_13548 ;
  wire \DataPath/RegFile/reg_bank_15_31_13549 ;
  wire \DataPath/RegFile/reg_bank_13_31_13550 ;
  wire \DataPath/RegFile/reg_bank_12_31_13551 ;
  wire \DataPath/RegFile/reg_bank_16_23_13552 ;
  wire \DataPath/RegFile/reg_bank_16_24_13553 ;
  wire \DataPath/RegFile/reg_bank_16_25_13554 ;
  wire \DataPath/RegFile/reg_bank_16_26_13555 ;
  wire \DataPath/RegFile/reg_bank_16_27_13556 ;
  wire \DataPath/RegFile/reg_bank_16_28_13557 ;
  wire \DataPath/RegFile/reg_bank_16_29_13558 ;
  wire \DataPath/RegFile/reg_bank_16_30_13559 ;
  wire \DataPath/RegFile/reg_bank_16_31_13560 ;
  wire \DataPath/RegFile/mux56_81_13561 ;
  wire \DataPath/RegFile/reg_bank_26_31_13562 ;
  wire \DataPath/RegFile/reg_bank_27_31_13563 ;
  wire \DataPath/RegFile/reg_bank_25_31_13564 ;
  wire \DataPath/RegFile/reg_bank_24_31_13565 ;
  wire \DataPath/RegFile/reg_bank_3_31_13566 ;
  wire \DataPath/RegFile/reg_bank_1_31_13567 ;
  wire \DataPath/RegFile/reg_bank_0_31_13568 ;
  wire \DataPath/RegFile/reg_bank_18_31_0 ;
  wire \DataPath/RegFile/reg_bank_19_31_0 ;
  wire \DataPath/RegFile/reg_bank_17_31_13571 ;
  wire \DataPath/RegFile/mux56_9_13572 ;
  wire \DataPath/RegFile/mux56_8_13573 ;
  wire \DataPath/RegFile/mux56_92_13574 ;
  wire \DataPath/RegFile/mux56_91_13575 ;
  wire \DataPath/RegFile/reg_bank_6_14_13576 ;
  wire \DataPath/RegFile/reg_bank_7_14_0 ;
  wire \DataPath/RegFile/reg_bank_5_14_13578 ;
  wire \DataPath/RegFile/reg_bank_4_14_13579 ;
  wire \DataPath/RegFile/_n7221_inv ;
  wire \DataPath/RegFile/reg_bank_25_0_13581 ;
  wire \DataPath/RegFile/reg_bank_10_14_13582 ;
  wire \DataPath/RegFile/reg_bank_11_14_13583 ;
  wire \DataPath/RegFile/reg_bank_9_14_13584 ;
  wire \DataPath/RegFile/reg_bank_8_14_13585 ;
  wire \DataPath/RegFile/reg_bank_25_1_13586 ;
  wire \DataPath/RegFile/reg_bank_25_2_13587 ;
  wire \DataPath/RegFile/reg_bank_25_3_13588 ;
  wire \DataPath/RegFile/reg_bank_25_4_13589 ;
  wire \DataPath/RegFile/reg_bank_25_5_13590 ;
  wire \DataPath/RegFile/reg_bank_25_6_13591 ;
  wire \DataPath/RegFile/reg_bank_25_7_13592 ;
  wire \DataPath/RegFile/reg_bank_25_8_13593 ;
  wire \DataPath/RegFile/reg_bank_25_9_13594 ;
  wire \DataPath/ALU/Sh147_13596 ;
  wire N8;
  wire \DataPath/ALU/Sh123 ;
  wire \DataPath/RegWriteMux/Mmux_f213_13599 ;
  wire \DataPath/RegWriteMux/Mmux_f114_13600 ;
  wire \DataPath/RegWriteMux/Mmux_f113_13601 ;
  wire \DataPath/ALU/Sh44 ;
  wire \DataPath/RegFile/reg_bank_6_31_13603 ;
  wire \DataPath/RegFile/reg_bank_7_31_13604 ;
  wire \DataPath/RegFile/reg_bank_5_31_13605 ;
  wire \DataPath/RegFile/reg_bank_4_31_13606 ;
  wire \DataPath/RegFile/reg_bank_10_31_13607 ;
  wire \DataPath/RegFile/reg_bank_11_31_13608 ;
  wire \DataPath/RegFile/reg_bank_9_31_13609 ;
  wire \DataPath/RegFile/reg_bank_8_31_13610 ;
  wire \DataPath/ALU/Sh11 ;
  wire \DataPath/RegFile/mux14_10_13612 ;
  wire \DataPath/RegFile/reg_bank_14_22_13613 ;
  wire \DataPath/RegFile/reg_bank_15_22_13614 ;
  wire \DataPath/RegFile/reg_bank_13_22_13615 ;
  wire \DataPath/RegFile/reg_bank_12_22_13616 ;
  wire \DataPath/RegFile/reg_bank_14_14_13617 ;
  wire \DataPath/RegFile/reg_bank_15_14_13618 ;
  wire \DataPath/RegFile/reg_bank_13_14_13619 ;
  wire \DataPath/RegFile/reg_bank_12_14_13620 ;
  wire \DataPath/RegFile/mux14_81_13621 ;
  wire \DataPath/RegFile/reg_bank_26_22_13622 ;
  wire \DataPath/RegFile/reg_bank_27_22_13623 ;
  wire \DataPath/RegFile/reg_bank_25_22_13624 ;
  wire \DataPath/RegFile/reg_bank_24_22_13625 ;
  wire \DataPath/RegFile/reg_bank_3_22_13626 ;
  wire \DataPath/RegFile/reg_bank_1_22_13627 ;
  wire \DataPath/RegFile/reg_bank_0_22_13628 ;
  wire \DataPath/RegFile/reg_bank_18_22_13629 ;
  wire \DataPath/RegFile/reg_bank_19_22_13630 ;
  wire \DataPath/RegFile/reg_bank_17_22_13631 ;
  wire \DataPath/RegFile/mux14_9_13632 ;
  wire \DataPath/RegFile/mux14_8_13633 ;
  wire \DataPath/RegFile/mux14_92_13634 ;
  wire \DataPath/RegFile/mux14_91_13635 ;
  wire \DataPath/RegFile/_n16821_inv ;
  wire \DataPath/RegFile/reg_bank_5_0_13637 ;
  wire \DataPath/RegFile/reg_bank_5_1_13638 ;
  wire \DataPath/RegFile/reg_bank_5_2_13639 ;
  wire \DataPath/RegFile/reg_bank_5_3_13640 ;
  wire \DataPath/RegFile/reg_bank_5_4_13641 ;
  wire \DataPath/RegFile/reg_bank_5_5_13642 ;
  wire \DataPath/RegFile/reg_bank_5_6_13643 ;
  wire \DataPath/RegFile/reg_bank_5_7_13644 ;
  wire \DataPath/RegFile/reg_bank_5_8_13645 ;
  wire \DataPath/RegFile/reg_bank_5_9_13646 ;
  wire \DataPath/ALU/Diff/a<1>4 ;
  wire \DataPath/ALU/Diff/a<1>2 ;
  wire \DataPath/RegFile/mux1_8_13652 ;
  wire \DataPath/RegFile/reg_bank_22_10_13653 ;
  wire \DataPath/RegFile/reg_bank_23_10_13654 ;
  wire \DataPath/RegFile/reg_bank_21_10_13655 ;
  wire \DataPath/RegFile/reg_bank_20_10_13656 ;
  wire \DataPath/RegFile/mux1_9_13657 ;
  wire \DataPath/RegFile/reg_bank_30_10_13658 ;
  wire \DataPath/RegFile/reg_bank_31_10_13659 ;
  wire \DataPath/RegFile/reg_bank_29_10_13660 ;
  wire \DataPath/RegFile/reg_bank_28_10_13661 ;
  wire \DataPath/RegFile/mux30_10_13662 ;
  wire \DataPath/RegFile/reg_bank_14_8_13663 ;
  wire \DataPath/RegFile/reg_bank_15_8_13664 ;
  wire \DataPath/RegFile/reg_bank_13_8_13665 ;
  wire \DataPath/RegFile/reg_bank_12_8_13666 ;
  wire \DataPath/RegFile/mux30_81_13667 ;
  wire \DataPath/RegFile/reg_bank_26_8_13668 ;
  wire \DataPath/RegFile/reg_bank_27_8_13669 ;
  wire \DataPath/RegFile/reg_bank_24_8_13670 ;
  wire \DataPath/RegFile/reg_bank_2_8_13671 ;
  wire \DataPath/RegFile/reg_bank_3_8_13672 ;
  wire \DataPath/RegFile/reg_bank_1_8_13673 ;
  wire \DataPath/RegFile/reg_bank_0_8_13674 ;
  wire \DataPath/RegFile/reg_bank_18_8_13675 ;
  wire \DataPath/RegFile/reg_bank_17_8_13676 ;
  wire \DataPath/RegFile/reg_bank_16_8_13677 ;
  wire \DataPath/RegFile/mux30_9_13678 ;
  wire \DataPath/RegFile/mux30_8_13679 ;
  wire \DataPath/RegFile/mux30_92_13680 ;
  wire \DataPath/RegFile/mux30_91_13681 ;
  wire \DataPath/ALU/Sh15 ;
  wire \DataPath/ALU/Sh7 ;
  wire \DataPath/ALU/Sh19 ;
  wire \DataPath/RegFile/reg_bank_6_22_13685 ;
  wire \DataPath/RegFile/reg_bank_7_22_13686 ;
  wire \DataPath/RegFile/reg_bank_5_22_13687 ;
  wire \DataPath/RegFile/reg_bank_4_22_0 ;
  wire \DataPath/RegFile/reg_bank_10_22_13689 ;
  wire \DataPath/RegFile/reg_bank_11_22_13690 ;
  wire \DataPath/RegFile/reg_bank_9_22_13691 ;
  wire \DataPath/RegFile/reg_bank_8_22_13692 ;
  wire \DataPath/ALU/Sh14 ;
  wire \DataPath/ALU/Sh18 ;
  wire \DataPath/ALU/Sh541 ;
  wire \DataPath/ALU/Sh5811_13696 ;
  wire \DataPath/ALU/Sh22 ;
  wire \DataPath/ALU/Sh581_0 ;
  wire \DataPath/RegWriteMux/Mmux_f141_13699 ;
  wire \DataPath/ALU/Sh531_0 ;
  wire \DataPath/ALU/Sh451_13701 ;
  wire \DataPath/RegFile/_n6741_inv ;
  wire \DataPath/RegFile/reg_bank_26_0_13703 ;
  wire \DataPath/RegFile/reg_bank_26_1_13704 ;
  wire \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31> ;
  wire \DataPath/RegFile/reg_bank_26_2_13706 ;
  wire \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>1_13707 ;
  wire \DataPath/RegFile/reg_bank_26_3_13708 ;
  wire \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>2_13709 ;
  wire \DataPath/reg_val1<0>_0 ;
  wire \DataPath/RegFile/reg_bank_26_4_13711 ;
  wire \DataPath/RegFile/reg_bank_26_5_13712 ;
  wire \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>4_13713 ;
  wire \DataPath/RegFile/reg_bank_26_6_13714 ;
  wire \DataPath/RegFile/reg_bank_26_7_13715 ;
  wire \DataPath/BranchControl/m5/Mmux_f111 ;
  wire \DataPath/RegFile/reg_bank_26_9_13718 ;
  wire \DataPath/ALU/Sh9 ;
  wire \DataPath/ALU/Sh17 ;
  wire \DataPath/ALU/Sh5711_13721 ;
  wire \DataPath/ALU/Sh571_0 ;
  wire \DataPath/ALU/Sh521 ;
  wire \DataPath/ALU/Sh561_0 ;
  wire \DataPath/ALU/Sh13 ;
  wire \DataPath/ALU/Sh551 ;
  wire \DataPath/ALU/Sh21_13727 ;
  wire \DataPath/ALU/Sh23 ;
  wire \DataPath/RegWriteMux/Mmux_f203_13729 ;
  wire \DataPath/RegFile/mux20_8_13731 ;
  wire \DataPath/RegFile/reg_bank_22_28_13732 ;
  wire \DataPath/RegFile/reg_bank_23_28_13733 ;
  wire \DataPath/RegFile/reg_bank_21_28_13734 ;
  wire \DataPath/RegFile/reg_bank_20_28_13735 ;
  wire \DataPath/RegFile/mux20_9_13736 ;
  wire \DataPath/RegFile/reg_bank_30_28_13737 ;
  wire \DataPath/RegFile/reg_bank_31_28_13738 ;
  wire \DataPath/RegFile/reg_bank_29_28_13739 ;
  wire \DataPath/RegFile/reg_bank_28_28_13740 ;
  wire \DataPath/RegFile/reg_bank_7_8_0 ;
  wire \DataPath/RegFile/reg_bank_4_8_13742 ;
  wire \DataPath/RegFile/reg_bank_10_8_13743 ;
  wire \DataPath/RegFile/reg_bank_11_8_13744 ;
  wire \DataPath/RegFile/reg_bank_9_8_13745 ;
  wire \DataPath/RegFile/reg_bank_8_8_13746 ;
  wire \DataPath/RegWriteMux/Mmux_f242_13747 ;
  wire \DataPath/ALU/Sh301 ;
  wire \DataPath/RegWriteMux/Mmux_f222_13749 ;
  wire \DataPath/RegFile/reg_bank_25_10_13750 ;
  wire N34;
  wire \DataPath/ALU/out4_13752 ;
  wire \DataPath/RegFile/reg_bank_25_11_13753 ;
  wire \DataPath/RegFile/reg_bank_25_12_13754 ;
  wire \DataPath/RegFile/reg_bank_25_13_13755 ;
  wire \DataPath/RegFile/reg_bank_25_15_13756 ;
  wire \DataPath/RegFile/reg_bank_25_16_13757 ;
  wire \DataPath/RegFile/reg_bank_25_17_13758 ;
  wire \DataPath/RegFile/reg_bank_25_18_13759 ;
  wire \DataPath/RegFile/reg_bank_25_19_13760 ;
  wire \DataPath/RegWriteMux/Mmux_f214 ;
  wire \DataPath/RegFile/mux_81_13762 ;
  wire \DataPath/RegFile/reg_bank_27_0_13763 ;
  wire \DataPath/RegFile/reg_bank_24_0_13764 ;
  wire \DataPath/RegFile/reg_bank_2_0_13765 ;
  wire \DataPath/RegFile/reg_bank_3_0_13766 ;
  wire \DataPath/RegFile/reg_bank_1_0_13767 ;
  wire \DataPath/RegFile/reg_bank_0_0_13768 ;
  wire \DataPath/RegFile/reg_bank_18_0_13769 ;
  wire \DataPath/RegFile/reg_bank_17_0_13770 ;
  wire \DataPath/RegFile/reg_bank_16_0_13771 ;
  wire \DataPath/RegFile/mux_9_13772 ;
  wire \DataPath/RegFile/mux_8_13773 ;
  wire \DataPath/RegFile/mux_92_13774 ;
  wire \DataPath/RegFile/mux_10_13775 ;
  wire \DataPath/RegFile/mux_91_13776 ;
  wire \DataPath/RegFile/reg_bank_25_20_13777 ;
  wire \DataPath/RegFile/reg_bank_25_21_13778 ;
  wire \DataPath/RegFile/reg_bank_25_23_13779 ;
  wire \DataPath/RegFile/reg_bank_25_24_13780 ;
  wire \DataPath/RegFile/reg_bank_25_25_13781 ;
  wire \DataPath/RegFile/reg_bank_25_26_13782 ;
  wire \DataPath/RegFile/reg_bank_25_27_13783 ;
  wire \DataPath/RegFile/reg_bank_25_28_13784 ;
  wire \DataPath/RegFile/reg_bank_25_29_13785 ;
  wire \DataPath/RegFile/_n15381_inv ;
  wire \DataPath/RegFile/reg_bank_8_0_13787 ;
  wire \DataPath/RegFile/reg_bank_8_2_13788 ;
  wire \DataPath/RegFile/reg_bank_8_3_13789 ;
  wire \DataPath/RegFile/reg_bank_8_4_13790 ;
  wire \DataPath/RegFile/reg_bank_8_5_13791 ;
  wire \DataPath/RegFile/reg_bank_25_30_13792 ;
  wire \DataPath/RegFile/reg_bank_8_6_13793 ;
  wire \DataPath/RegFile/reg_bank_8_7_13794 ;
  wire \DataPath/RegFile/reg_bank_8_9_13795 ;
  wire \DataPath/RegFile/reg_bank_17_10_13796 ;
  wire \DataPath/RegFile/reg_bank_17_11_13797 ;
  wire \DataPath/RegFile/reg_bank_17_12_13798 ;
  wire \DataPath/RegFile/reg_bank_17_13_13799 ;
  wire \DataPath/RegFile/mux2_81_13800 ;
  wire \DataPath/RegFile/reg_bank_26_11_13801 ;
  wire \DataPath/RegFile/reg_bank_27_11_13802 ;
  wire \DataPath/RegFile/reg_bank_24_11_13803 ;
  wire \DataPath/RegFile/reg_bank_3_11_13804 ;
  wire \DataPath/RegFile/reg_bank_1_11_13805 ;
  wire \DataPath/RegFile/reg_bank_0_11_13806 ;
  wire \DataPath/RegFile/reg_bank_18_11_13807 ;
  wire \DataPath/RegFile/mux2_9_13808 ;
  wire \DataPath/RegFile/mux2_8_13809 ;
  wire \DataPath/RegFile/mux2_92_13810 ;
  wire \DataPath/RegFile/mux2_10_13811 ;
  wire \DataPath/RegFile/mux2_91_13812 ;
  wire \DataPath/RegFile/reg_bank_17_15_13813 ;
  wire \DataPath/RegFile/reg_bank_17_16_13814 ;
  wire \DataPath/RegFile/reg_bank_17_17_13815 ;
  wire \DataPath/RegFile/reg_bank_17_18_13816 ;
  wire \DataPath/RegFile/reg_bank_17_19_13817 ;
  wire \DataPath/RegFile/reg_bank_17_20_13818 ;
  wire \DataPath/RegFile/reg_bank_17_21_13819 ;
  wire \DataPath/RegFile/mux57_10_13820 ;
  wire \DataPath/RegFile/reg_bank_14_3_13821 ;
  wire \DataPath/RegFile/reg_bank_15_3_0 ;
  wire \DataPath/RegFile/reg_bank_13_3_13823 ;
  wire \DataPath/RegFile/reg_bank_12_3_13824 ;
  wire \DataPath/RegFile/reg_bank_17_23_13825 ;
  wire \DataPath/RegFile/reg_bank_17_24_13826 ;
  wire \DataPath/RegFile/reg_bank_17_25_13827 ;
  wire \DataPath/RegFile/reg_bank_17_26_13828 ;
  wire \DataPath/RegFile/reg_bank_17_27_13829 ;
  wire \DataPath/RegFile/reg_bank_17_28_13830 ;
  wire \DataPath/RegFile/reg_bank_17_29_13831 ;
  wire \DataPath/RegFile/reg_bank_17_30_13832 ;
  wire \DataPath/RegFile/mux57_81_13833 ;
  wire \DataPath/RegFile/reg_bank_27_3_13834 ;
  wire \DataPath/RegFile/reg_bank_24_3_13835 ;
  wire \DataPath/RegFile/reg_bank_2_3_13836 ;
  wire \DataPath/RegFile/reg_bank_3_3_13837 ;
  wire \DataPath/RegFile/reg_bank_1_3_13838 ;
  wire \DataPath/RegFile/reg_bank_0_3_13839 ;
  wire \DataPath/RegFile/reg_bank_18_3_13840 ;
  wire \DataPath/RegFile/reg_bank_17_3_13841 ;
  wire \DataPath/RegFile/reg_bank_16_3_13842 ;
  wire \DataPath/RegFile/mux57_9_13843 ;
  wire \DataPath/RegFile/mux57_8_13844 ;
  wire \DataPath/RegFile/mux57_92_13845 ;
  wire \DataPath/RegFile/mux57_91_13846 ;
  wire \DataPath/RegFile/reg_bank_22_11_13847 ;
  wire \DataPath/RegFile/reg_bank_23_11_13848 ;
  wire \DataPath/RegFile/reg_bank_21_11_13849 ;
  wire \DataPath/RegFile/reg_bank_20_11_13850 ;
  wire \DataPath/RegFile/reg_bank_30_11_13851 ;
  wire \DataPath/RegFile/reg_bank_31_11_13852 ;
  wire \DataPath/RegFile/reg_bank_29_11_13853 ;
  wire \DataPath/RegFile/reg_bank_28_11_13854 ;
  wire \DataPath/RegFile/reg_bank_7_0_13855 ;
  wire \DataPath/RegFile/reg_bank_4_0_0 ;
  wire \DataPath/RegFile/reg_bank_10_0_13857 ;
  wire \DataPath/RegFile/reg_bank_11_0_13858 ;
  wire \DataPath/RegFile/reg_bank_9_0_13859 ;
  wire \DataPath/RegFile/reg_bank_31_12_13860 ;
  wire \DataPath/RegFile/reg_bank_6_11_13861 ;
  wire \DataPath/RegFile/reg_bank_7_11_0 ;
  wire \DataPath/RegFile/reg_bank_5_11_13863 ;
  wire \DataPath/RegFile/reg_bank_4_11_13864 ;
  wire \DataPath/RegFile/reg_bank_31_13_13865 ;
  wire \DataPath/RegFile/reg_bank_10_11_13866 ;
  wire \DataPath/RegFile/reg_bank_11_11_13867 ;
  wire \DataPath/RegFile/reg_bank_9_11_13868 ;
  wire \DataPath/RegFile/reg_bank_8_11_13869 ;
  wire \DataPath/RegFile/reg_bank_31_14_13870 ;
  wire \DataPath/RegFile/reg_bank_31_15_13871 ;
  wire \DataPath/RegFile/reg_bank_31_16_13872 ;
  wire \DataPath/RegFile/reg_bank_31_17_13873 ;
  wire \DataPath/RegFile/reg_bank_31_18_13874 ;
  wire \DataPath/RegFile/reg_bank_31_19_13875 ;
  wire \DataPath/RegFile/reg_bank_31_20_13876 ;
  wire \DataPath/RegFile/reg_bank_31_21_13877 ;
  wire \DataPath/RegFile/reg_bank_31_22_13878 ;
  wire \DataPath/RegFile/mux61_10_13879 ;
  wire \DataPath/RegFile/reg_bank_14_7_13880 ;
  wire \DataPath/RegFile/reg_bank_15_7_13881 ;
  wire \DataPath/RegFile/reg_bank_13_7_13882 ;
  wire \DataPath/RegFile/reg_bank_12_7_13883 ;
  wire \DataPath/RegFile/reg_bank_31_23_13884 ;
  wire \DataPath/RegFile/reg_bank_31_24_13885 ;
  wire \DataPath/RegFile/reg_bank_31_25_13886 ;
  wire \DataPath/RegFile/reg_bank_31_27_13887 ;
  wire \DataPath/RegFile/reg_bank_31_29_13888 ;
  wire \DataPath/RegFile/reg_bank_31_30_13889 ;
  wire \DataPath/RegFile/reg_bank_31_31_13890 ;
  wire \DataPath/RegFile/mux61_81_13891 ;
  wire \DataPath/RegFile/reg_bank_27_7_13892 ;
  wire \DataPath/RegFile/reg_bank_24_7_13893 ;
  wire \DataPath/RegFile/reg_bank_2_7_13894 ;
  wire \DataPath/RegFile/reg_bank_3_7_13895 ;
  wire \DataPath/RegFile/reg_bank_1_7_13896 ;
  wire \DataPath/RegFile/reg_bank_0_7_13897 ;
  wire \DataPath/RegFile/reg_bank_18_7_13898 ;
  wire \DataPath/RegFile/reg_bank_17_7_13899 ;
  wire \DataPath/RegFile/reg_bank_16_7_13900 ;
  wire \DataPath/RegFile/mux61_9_13901 ;
  wire \DataPath/RegFile/mux61_8_13902 ;
  wire \DataPath/RegFile/mux61_92_13903 ;
  wire \DataPath/RegFile/mux61_91_13904 ;
  wire \DataPath/RegWriteMux/Mmux_f252 ;
  wire N213;
  wire \DataPath/ALU/Sh119 ;
  wire \DataPath/ALU/Sh115 ;
  wire \DataPath/RegFile/reg_bank_23_0_0 ;
  wire \DataPath/RegFile/reg_bank_23_1_13910 ;
  wire \DataPath/RegFile/reg_bank_23_2_13911 ;
  wire \DataPath/RegFile/reg_bank_23_3_0 ;
  wire \DataPath/RegFile/reg_bank_23_4_13913 ;
  wire \DataPath/RegFile/reg_bank_23_5_13914 ;
  wire \DataPath/RegFile/reg_bank_23_6_13915 ;
  wire \DataPath/RegFile/reg_bank_23_7_13916 ;
  wire \DataPath/RegFile/reg_bank_23_8_13917 ;
  wire \DataPath/RegFile/reg_bank_23_9_13918 ;
  wire \DataPath/ALU/m3/Mmux_f489_13919 ;
  wire \DataPath/ALU/Sh1002 ;
  wire \DataPath/RegFile/reg_bank_7_3_13921 ;
  wire \DataPath/RegFile/reg_bank_4_3_0 ;
  wire \DataPath/RegFile/reg_bank_10_3_13923 ;
  wire \DataPath/RegFile/reg_bank_11_3_13924 ;
  wire \DataPath/RegFile/reg_bank_9_3_13925 ;
  wire \DataPath/RegFile/reg_bank_14_0_13926 ;
  wire \DataPath/RegFile/reg_bank_15_0_0 ;
  wire \DataPath/RegFile/reg_bank_13_0_13928 ;
  wire \DataPath/RegFile/reg_bank_12_0_13929 ;
  wire \DataPath/ALU/Sh33 ;
  wire \DataPath/RegFile/mux35_8_13931 ;
  wire \DataPath/RegFile/reg_bank_22_12_13932 ;
  wire \DataPath/RegFile/reg_bank_23_12_13933 ;
  wire \DataPath/RegFile/reg_bank_21_12_13934 ;
  wire \DataPath/RegFile/reg_bank_20_12_13935 ;
  wire \DataPath/RegFile/reg_bank_14_11_13936 ;
  wire \DataPath/RegFile/reg_bank_15_11_13937 ;
  wire \DataPath/RegFile/reg_bank_13_11_13938 ;
  wire \DataPath/RegFile/reg_bank_12_11_13939 ;
  wire \DataPath/RegFile/mux35_9_13940 ;
  wire \DataPath/RegFile/reg_bank_30_12_13941 ;
  wire \DataPath/RegFile/reg_bank_29_12_13942 ;
  wire \DataPath/RegFile/reg_bank_28_12_13943 ;
  wire \DataPath/RegWriteMux/Mmux_f25 ;
  wire N6;
  wire \DataPath/RegFile/reg_bank_7_7_13947 ;
  wire \DataPath/RegFile/reg_bank_4_7_13948 ;
  wire \DataPath/RegFile/reg_bank_10_7_13949 ;
  wire \DataPath/RegFile/reg_bank_11_7_13950 ;
  wire \DataPath/RegFile/reg_bank_9_7_13951 ;
  wire \DataPath/RegFile/mux63_8_13952 ;
  wire \DataPath/RegFile/reg_bank_22_9_13953 ;
  wire \DataPath/RegFile/reg_bank_21_9_13954 ;
  wire \DataPath/RegFile/reg_bank_20_9_13955 ;
  wire \DataPath/RegFile/mux63_9_13956 ;
  wire \DataPath/RegFile/reg_bank_30_9_13957 ;
  wire \DataPath/RegFile/reg_bank_31_9_13958 ;
  wire \DataPath/RegFile/reg_bank_29_9_13959 ;
  wire \DataPath/RegFile/reg_bank_28_9_13960 ;
  wire \DataPath/RegFile/reg_bank_7_1_13961 ;
  wire \DataPath/RegFile/reg_bank_7_2_13962 ;
  wire \DataPath/RegFile/reg_bank_7_4_13963 ;
  wire \DataPath/RegFile/reg_bank_7_5_13964 ;
  wire \DataPath/RegFile/reg_bank_7_6_13965 ;
  wire \DataPath/RegFile/reg_bank_7_9_0 ;
  wire \DataPath/RegFile/mux49_10_13967 ;
  wire \DataPath/RegFile/reg_bank_14_25_13968 ;
  wire \DataPath/RegFile/reg_bank_15_25_13969 ;
  wire \DataPath/RegFile/reg_bank_13_25_13970 ;
  wire \DataPath/RegFile/reg_bank_12_25_13971 ;
  wire \DataPath/RegFile/mux49_81_13972 ;
  wire \DataPath/RegFile/reg_bank_26_25_13973 ;
  wire \DataPath/RegFile/reg_bank_27_25_13974 ;
  wire \DataPath/RegFile/reg_bank_24_25_13975 ;
  wire \DataPath/RegFile/reg_bank_3_25_13976 ;
  wire \DataPath/RegFile/reg_bank_1_25_13977 ;
  wire \DataPath/RegFile/reg_bank_0_25_13978 ;
  wire \DataPath/RegFile/reg_bank_18_25_13979 ;
  wire \DataPath/RegFile/reg_bank_19_25_13980 ;
  wire \DataPath/RegFile/mux49_9_13981 ;
  wire \DataPath/RegFile/mux49_8_13982 ;
  wire \DataPath/RegFile/mux49_92_13983 ;
  wire \DataPath/RegFile/mux49_91_13984 ;
  wire \DataPath/ALU/Sh109 ;
  wire \DataPath/RegFile/_n14901_inv ;
  wire \DataPath/RegFile/reg_bank_6_20_13987 ;
  wire \DataPath/RegFile/reg_bank_6_21_13988 ;
  wire \DataPath/RegFile/reg_bank_6_23_13989 ;
  wire \DataPath/RegFile/reg_bank_6_24_13990 ;
  wire \DataPath/RegFile/reg_bank_6_25_13991 ;
  wire \DataPath/RegFile/reg_bank_6_26_13992 ;
  wire \DataPath/RegFile/reg_bank_6_27_13993 ;
  wire \DataPath/RegFile/reg_bank_6_28_13994 ;
  wire \DataPath/RegFile/reg_bank_6_29_13995 ;
  wire \DataPath/RegFile/reg_bank_6_10_13996 ;
  wire \DataPath/RegFile/reg_bank_6_12_13997 ;
  wire \DataPath/RegFile/reg_bank_6_13_13998 ;
  wire \DataPath/RegFile/_n7701_inv ;
  wire \DataPath/RegFile/reg_bank_24_1_14000 ;
  wire \DataPath/RegFile/reg_bank_24_2_14001 ;
  wire \DataPath/RegFile/reg_bank_6_16_14002 ;
  wire \DataPath/RegFile/reg_bank_6_17_14003 ;
  wire \DataPath/RegFile/reg_bank_24_4_14004 ;
  wire \DataPath/RegFile/reg_bank_6_18_14005 ;
  wire \DataPath/RegFile/reg_bank_24_5_14006 ;
  wire \DataPath/RegFile/reg_bank_6_19_14007 ;
  wire \DataPath/RegFile/reg_bank_24_6_14008 ;
  wire \DataPath/RegFile/reg_bank_24_9_14009 ;
  wire \DataPath/RegWriteMux/Mmux_f11 ;
  wire \DataPath/RegFile/reg_bank_6_30_14012 ;
  wire \DataPath/RegFile/reg_bank_7_25_14013 ;
  wire \DataPath/RegFile/reg_bank_5_25_14014 ;
  wire \DataPath/RegFile/reg_bank_4_25_14015 ;
  wire \DataPath/RegFile/reg_bank_10_25_14016 ;
  wire \DataPath/RegFile/reg_bank_11_25_14017 ;
  wire \DataPath/RegFile/reg_bank_9_25_14018 ;
  wire \DataPath/RegFile/reg_bank_8_25_14019 ;
  wire \DataPath/RegFile/mux36_8_14021 ;
  wire \DataPath/RegFile/reg_bank_22_13_14022 ;
  wire \DataPath/RegFile/reg_bank_23_13_14023 ;
  wire \DataPath/RegFile/reg_bank_21_13_14024 ;
  wire \DataPath/RegFile/reg_bank_20_13_14025 ;
  wire \DataPath/RegFile/mux36_9_14026 ;
  wire \DataPath/RegFile/reg_bank_30_13_14027 ;
  wire \DataPath/RegFile/reg_bank_29_13_14028 ;
  wire \DataPath/RegFile/reg_bank_28_13_14029 ;
  wire \DataPath/ALU/m3/Mmux_f48 ;
  wire \DataPath/ALU/m3/Mmux_f485_14031 ;
  wire N169_0;
  wire N66;
  wire N67;
  wire \DataPath/ALU/m3/Mmux_f427_14035 ;
  wire \DataPath/ALU/m3/Mmux_f426_14038 ;
  wire \DataPath/ALU/m3/Mmux_f4722 ;
  wire \DataPath/ALU/m3/Mmux_f4911 ;
  wire \DataPath/ALU/m3/Mmux_f4131 ;
  wire \DataPath/ALU/m3/Mmux_f4272 ;
  wire \DataPath/ALU/m3/Mmux_f4210_0 ;
  wire \DataPath/ALU/Sh242 ;
  wire \DataPath/RegFile/_n5301_inv ;
  wire \DataPath/RegFile/reg_bank_29_0_14046 ;
  wire \DataPath/RegFile/reg_bank_29_1_14047 ;
  wire \DataPath/RegFile/reg_bank_29_2_14048 ;
  wire \DataPath/RegFile/reg_bank_29_3_14049 ;
  wire \DataPath/RegFile/reg_bank_29_4_14050 ;
  wire \DataPath/RegFile/reg_bank_29_5_14051 ;
  wire \DataPath/RegFile/reg_bank_29_6_14052 ;
  wire \DataPath/RegFile/reg_bank_29_7_14053 ;
  wire \DataPath/RegFile/reg_bank_29_8_14054 ;
  wire \DataPath/RegFile/mux12_10_14055 ;
  wire \DataPath/RegFile/reg_bank_14_20_14056 ;
  wire \DataPath/RegFile/reg_bank_15_20_14057 ;
  wire \DataPath/RegFile/reg_bank_13_20_14058 ;
  wire \DataPath/RegFile/reg_bank_12_20_14059 ;
  wire \DataPath/ALU/Sh46 ;
  wire \DataPath/RegFile/mux12_81_14061 ;
  wire \DataPath/RegFile/reg_bank_26_20_14062 ;
  wire \DataPath/RegFile/reg_bank_27_20_14063 ;
  wire \DataPath/RegFile/reg_bank_24_20_14064 ;
  wire \DataPath/RegFile/reg_bank_3_20_14065 ;
  wire \DataPath/RegFile/reg_bank_1_20_14066 ;
  wire \DataPath/RegFile/reg_bank_0_20_14067 ;
  wire \DataPath/RegFile/reg_bank_18_20_14068 ;
  wire \DataPath/RegFile/reg_bank_19_20_14069 ;
  wire \DataPath/RegFile/mux12_9_14070 ;
  wire \DataPath/RegFile/mux12_8_14071 ;
  wire \DataPath/RegFile/mux12_92_14072 ;
  wire \DataPath/RegFile/mux12_91_14073 ;
  wire \DataPath/RegWriteMux/Mmux_f223_14074 ;
  wire \DataPath/ALU/Sh45 ;
  wire N30;
  wire \DataPath/RegFile/mux34_10_14078 ;
  wire \DataPath/RegFile/mux33_8_14079 ;
  wire \DataPath/RegFile/mux33_9_14080 ;
  wire \DataPath/ALU/m3/Mmux_f382_14081 ;
  wire N18;
  wire \DataPath/RegFile/mux34_81_14083 ;
  wire \DataPath/RegFile/mux34_9_14084 ;
  wire \DataPath/RegFile/mux34_8_14085 ;
  wire \DataPath/RegFile/mux34_92_14086 ;
  wire \DataPath/RegFile/mux34_91_14087 ;
  wire N41;
  wire N42;
  wire \DataPath/RegFile/reg_bank_9_1_14090 ;
  wire N190;
  wire \DataPath/RegFile/reg_bank_9_2_14097 ;
  wire \DataPath/RegFile/reg_bank_9_4_14098 ;
  wire \DataPath/RegFile/reg_bank_9_5_14099 ;
  wire \DataPath/RegFile/reg_bank_9_6_14100 ;
  wire \DataPath/RegFile/reg_bank_9_9_14101 ;
  wire \DataPath/RegFile/reg_bank_7_20_14102 ;
  wire \DataPath/RegFile/reg_bank_5_20_14103 ;
  wire \DataPath/RegFile/reg_bank_4_20_14104 ;
  wire \DataPath/RegFile/reg_bank_10_20_14105 ;
  wire \DataPath/RegFile/reg_bank_11_20_14106 ;
  wire \DataPath/RegFile/reg_bank_9_20_14107 ;
  wire \DataPath/RegFile/reg_bank_8_20_14108 ;
  wire N44;
  wire N45;
  wire \DataPath/RegFile/reg_bank_9_21_14111 ;
  wire N47;
  wire N48;
  wire \DataPath/RegFile/reg_bank_9_23_14114 ;
  wire \DataPath/RegFile/reg_bank_9_24_14115 ;
  wire \DataPath/RegFile/reg_bank_9_26_14116 ;
  wire \DataPath/RegFile/reg_bank_9_27_14117 ;
  wire \DataPath/RegFile/reg_bank_9_28_14118 ;
  wire \DataPath/ALU/alu_op<0>2 ;
  wire \DataPath/ALU/Sh129 ;
  wire \DataPath/ALU/Sh145 ;
  wire \DataPath/ALU/out6_14122 ;
  wire \DataPath/RegFile/reg_bank_9_29_14123 ;
  wire \DataPath/RegFile/reg_bank_9_10_14124 ;
  wire \DataPath/ALU/Sh113 ;
  wire N62;
  wire \DataPath/RegWriteMux/Mmux_f94_14127 ;
  wire \DataPath/RegWriteMux/Mmux_f93_14128 ;
  wire \DataPath/RegFile/reg_bank_9_12_14129 ;
  wire \DataPath/RegFile/reg_bank_9_13_14130 ;
  wire \DataPath/RegFile/reg_bank_9_15_14131 ;
  wire \DataPath/RegFile/reg_bank_9_16_14132 ;
  wire \DataPath/RegFile/reg_bank_9_17_14133 ;
  wire \DataPath/RegFile/reg_bank_9_18_14134 ;
  wire \DataPath/RegFile/reg_bank_9_19_14135 ;
  wire \DataPath/ALU/Sh146 ;
  wire \DataPath/ALU/Sh126 ;
  wire \DataPath/ALU/Sh114 ;
  wire \DataPath/ALU/Sh118 ;
  wire \DataPath/ALU/Sh122 ;
  wire \DataPath/RegWriteMux/Mmux_f102_14141 ;
  wire \DataPath/RegWriteMux/Mmux_f101_14142 ;
  wire N50;
  wire N51;
  wire N28;
  wire \DataPath/ALU/m3/Mmux_f_81_14146 ;
  wire \DataPath/ALU/outreg<1>1_0 ;
  wire \DataPath/RegFile/reg_bank_31_0_14149 ;
  wire \DataPath/RegFile/reg_bank_31_1_14150 ;
  wire \DataPath/RegFile/reg_bank_31_3_14151 ;
  wire \DataPath/RegFile/reg_bank_31_4_14152 ;
  wire \DataPath/RegFile/reg_bank_31_5_14153 ;
  wire \DataPath/RegFile/reg_bank_9_30_14154 ;
  wire \DataPath/RegFile/reg_bank_31_6_14155 ;
  wire \DataPath/RegFile/reg_bank_31_7_14156 ;
  wire \DataPath/RegFile/reg_bank_31_8_14157 ;
  wire \DataPath/RegWriteMux/Mmux_f133_14158 ;
  wire \DataPath/RegWriteMux/Mmux_f132_0 ;
  wire \DataPath/ALU/Sh144 ;
  wire \DataPath/RegWriteMux/Mmux_f84_14161 ;
  wire \DataPath/RegWriteMux/Mmux_f83_14162 ;
  wire \DataPath/RegFile/mux23_10_14163 ;
  wire \DataPath/RegFile/reg_bank_14_30_14164 ;
  wire \DataPath/RegFile/reg_bank_15_30_14165 ;
  wire \DataPath/RegFile/reg_bank_13_30_14166 ;
  wire \DataPath/RegFile/reg_bank_12_30_14167 ;
  wire \DataPath/RegFile/mux23_81_14168 ;
  wire \DataPath/RegFile/reg_bank_26_30_14169 ;
  wire \DataPath/RegFile/reg_bank_27_30_0 ;
  wire \DataPath/RegFile/reg_bank_24_30_14171 ;
  wire \DataPath/RegFile/reg_bank_3_30_14172 ;
  wire \DataPath/RegFile/reg_bank_1_30_14173 ;
  wire \DataPath/RegFile/reg_bank_0_30_14174 ;
  wire \DataPath/RegFile/reg_bank_18_30_14175 ;
  wire \DataPath/RegFile/reg_bank_19_30_0 ;
  wire \DataPath/RegFile/mux23_9_14177 ;
  wire \DataPath/RegFile/mux23_8_14178 ;
  wire \DataPath/RegFile/mux23_92_14179 ;
  wire \DataPath/RegFile/mux23_91_14180 ;
  wire \DataPath/RegFile/_n6261_inv ;
  wire N38;
  wire N39;
  wire \DataPath/RegFile/reg_bank_27_1_14184 ;
  wire \DataPath/RegFile/reg_bank_27_2_14185 ;
  wire \DataPath/RegFile/reg_bank_27_4_14186 ;
  wire \DataPath/RegFile/reg_bank_27_5_14187 ;
  wire \DataPath/RegFile/reg_bank_27_6_14188 ;
  wire \DataPath/RegFile/reg_bank_27_9_14189 ;
  wire \DataPath/RegFile/mux39_8_14190 ;
  wire \DataPath/RegFile/reg_bank_22_16_14191 ;
  wire \DataPath/RegFile/reg_bank_23_16_14192 ;
  wire \DataPath/RegFile/reg_bank_21_16_14193 ;
  wire \DataPath/RegFile/reg_bank_20_16_14194 ;
  wire \DataPath/RegFile/mux39_9_14195 ;
  wire \DataPath/RegFile/reg_bank_30_16_14196 ;
  wire \DataPath/RegFile/reg_bank_29_16_14197 ;
  wire \DataPath/RegFile/reg_bank_28_16_14198 ;
  wire \DataPath/RegFile/reg_bank_7_30_14199 ;
  wire \DataPath/RegFile/reg_bank_5_30_14200 ;
  wire \DataPath/RegFile/reg_bank_4_30_14201 ;
  wire \DataPath/RegFile/reg_bank_10_30_14202 ;
  wire \DataPath/RegFile/reg_bank_11_30_14203 ;
  wire \DataPath/RegFile/reg_bank_8_30_14204 ;
  wire \ControlUnit/func[5]_GND_2_o_select_23_OUT<2> ;
  wire N178;
  wire \DataPath/ALU/Sh1292_14207 ;
  wire \DataPath/ALU/mux_2x1_s/Mmux_f111 ;
  wire \DataPath/RegFile/reg_bank_0_21_14209 ;
  wire \DataPath/RegFile/reg_bank_0_23_14210 ;
  wire \DataPath/RegFile/reg_bank_0_24_14211 ;
  wire \DataPath/RegFile/reg_bank_0_26_14212 ;
  wire \DataPath/RegFile/reg_bank_0_27_14213 ;
  wire \DataPath/RegFile/reg_bank_0_28_14214 ;
  wire \DataPath/RegFile/reg_bank_0_29_14215 ;
  wire N149;
  wire \DataPath/RegFile/reg_bank_0_10_14221 ;
  wire \DataPath/RegFile/reg_bank_0_12_14222 ;
  wire \DataPath/RegFile/reg_bank_0_13_14223 ;
  wire \DataPath/RegFile/reg_bank_0_15_14224 ;
  wire \DataPath/RegFile/reg_bank_0_16_14225 ;
  wire \DataPath/RegFile/reg_bank_0_17_14226 ;
  wire \DataPath/RegFile/reg_bank_0_18_14227 ;
  wire \DataPath/RegFile/reg_bank_0_19_14228 ;
  wire N152;
  wire N146;
  wire \DataPath/RegFile/_n14421_inv ;
  wire \DataPath/RegFile/reg_bank_10_12_14233 ;
  wire \DataPath/RegFile/reg_bank_10_13_14234 ;
  wire \DataPath/RegFile/mux3_81_14235 ;
  wire \DataPath/RegFile/reg_bank_26_12_14236 ;
  wire \DataPath/RegFile/reg_bank_27_12_14237 ;
  wire \DataPath/RegFile/reg_bank_24_12_14238 ;
  wire \DataPath/RegFile/reg_bank_3_12_0 ;
  wire \DataPath/RegFile/reg_bank_1_12_14240 ;
  wire \DataPath/RegFile/reg_bank_18_12_14241 ;
  wire \DataPath/RegFile/mux3_9_14242 ;
  wire \DataPath/RegFile/mux3_8_14243 ;
  wire \DataPath/RegFile/mux3_92_14244 ;
  wire \DataPath/RegFile/mux3_10_14245 ;
  wire \DataPath/RegFile/mux3_91_14246 ;
  wire \DataPath/RegFile/reg_bank_10_15_14247 ;
  wire \DataPath/RegFile/reg_bank_10_16_14248 ;
  wire \DataPath/RegFile/reg_bank_10_17_14249 ;
  wire \DataPath/RegFile/reg_bank_10_18_14250 ;
  wire \DataPath/RegFile/reg_bank_10_19_14251 ;
  wire \DataPath/RegFile/reg_bank_10_21_14252 ;
  wire \DataPath/RegFile/reg_bank_10_23_14253 ;
  wire \DataPath/RegFile/reg_bank_10_24_14254 ;
  wire \DataPath/RegFile/reg_bank_10_26_14255 ;
  wire \DataPath/RegFile/reg_bank_10_27_14256 ;
  wire \DataPath/RegFile/reg_bank_10_28_14257 ;
  wire \DataPath/RegFile/reg_bank_10_29_14258 ;
  wire \DataPath/RegFile/_n5781_inv ;
  wire \DataPath/RegFile/reg_bank_28_0_14260 ;
  wire \DataPath/RegFile/reg_bank_28_1_14261 ;
  wire \DataPath/RegFile/reg_bank_28_2_14262 ;
  wire \DataPath/RegFile/reg_bank_28_3_14263 ;
  wire \DataPath/RegFile/reg_bank_28_4_14264 ;
  wire \DataPath/RegFile/reg_bank_28_5_14265 ;
  wire \DataPath/RegFile/reg_bank_28_6_14266 ;
  wire \DataPath/RegFile/reg_bank_28_7_14267 ;
  wire \DataPath/RegFile/reg_bank_28_8_14268 ;
  wire \DataPath/ALU/Sh1451 ;
  wire \DataPath/RegFile/reg_bank_7_12_14270 ;
  wire \DataPath/RegFile/reg_bank_5_12_14271 ;
  wire \DataPath/RegFile/reg_bank_4_12_14272 ;
  wire \DataPath/RegFile/reg_bank_11_12_14273 ;
  wire \DataPath/RegFile/reg_bank_8_12_14274 ;
  wire \DataPath/ALU/mux_2x1_s/Mmux_f231_14275 ;
  wire \DataPath/ALU/mux_2x1_s/Mmux_f2311 ;
  wire \DataPath/ALU/Sh1441 ;
  wire \DataPath/ALU/Sh248_0 ;
  wire \DataPath/RegWriteMux/Mmux_f103_14280 ;
  wire \DataPath/ALU/m3/Mmux_f1411_0 ;
  wire \DataPath/RegFile/mux16_10_14282 ;
  wire \DataPath/RegFile/reg_bank_14_24_14283 ;
  wire \DataPath/RegFile/reg_bank_15_24_14284 ;
  wire \DataPath/RegFile/reg_bank_13_24_14285 ;
  wire \DataPath/RegFile/reg_bank_12_24_14286 ;
  wire \DataPath/RegFile/reg_bank_14_12_14287 ;
  wire \DataPath/RegFile/reg_bank_15_12_14288 ;
  wire \DataPath/RegFile/reg_bank_13_12_14289 ;
  wire \DataPath/RegFile/reg_bank_12_12_14290 ;
  wire \DataPath/ALU/outreg<0>1_0 ;
  wire \DataPath/RegWriteMux/Mmux_f111_14293 ;
  wire \DataPath/ALU/Sh3 ;
  wire \DataPath/RegFile/mux16_81_14295 ;
  wire \DataPath/RegFile/reg_bank_26_24_14296 ;
  wire \DataPath/RegFile/reg_bank_27_24_14297 ;
  wire \DataPath/RegFile/reg_bank_24_24_14298 ;
  wire \DataPath/RegFile/reg_bank_3_24_14299 ;
  wire \DataPath/RegFile/reg_bank_1_24_14300 ;
  wire \DataPath/RegFile/reg_bank_18_24_14301 ;
  wire \DataPath/RegFile/reg_bank_19_24_14302 ;
  wire \DataPath/RegFile/mux16_9_14303 ;
  wire \DataPath/RegFile/mux16_8_14304 ;
  wire \DataPath/RegFile/mux16_92_14305 ;
  wire \DataPath/RegFile/mux16_91_14306 ;
  wire \DataPath/RegWriteMux/Mmux_f112_14307 ;
  wire \DataPath/RegWriteMux/Mmux_f14 ;
  wire \DataPath/ALU/m3/Mmux_f4011 ;
  wire \DataPath/RegWriteMux/Mmux_f144_14310 ;
  wire \DataPath/RegFile/mux28_10_14311 ;
  wire \DataPath/RegFile/reg_bank_14_6_14312 ;
  wire \DataPath/RegFile/reg_bank_15_6_14313 ;
  wire \DataPath/RegFile/reg_bank_13_6_14314 ;
  wire \DataPath/RegFile/reg_bank_12_6_14315 ;
  wire \DataPath/RegWriteMux/Mmux_f135_14316 ;
  wire \DataPath/RegWriteMux/Mmux_f162_14317 ;
  wire \DataPath/ALU/Sh471 ;
  wire \DataPath/RegFile/mux28_81_14319 ;
  wire \DataPath/RegWriteMux/Mmux_f163_14320 ;
  wire \DataPath/RegFile/reg_bank_2_6_14321 ;
  wire \DataPath/RegFile/reg_bank_3_6_14322 ;
  wire \DataPath/RegFile/reg_bank_1_6_14323 ;
  wire \DataPath/RegFile/reg_bank_0_6_14324 ;
  wire \DataPath/RegFile/reg_bank_18_6_14325 ;
  wire \DataPath/RegFile/reg_bank_17_6_14326 ;
  wire \DataPath/RegFile/reg_bank_16_6_14327 ;
  wire \DataPath/RegFile/mux28_9_14328 ;
  wire \DataPath/RegFile/mux28_8_14329 ;
  wire \DataPath/RegFile/mux28_92_14330 ;
  wire \DataPath/RegFile/mux28_91_14331 ;
  wire \DataPath/RegWriteMux/Mmux_f165_14332 ;
  wire \DataPath/ALU/Sh1431 ;
  wire \DataPath/RegWriteMux/Mmux_f16 ;
  wire \DataPath/ALU/m3/Mmux_f4211_14335 ;
  wire \DataPath/ALU/m3/Mmux_f424_14336 ;
  wire \DataPath/ALU/m3/Mmux_f5411_0 ;
  wire \DataPath/RegWriteMux/Mmux_f151_14338 ;
  wire N191;
  wire \DataPath/ALU/alu_op<0>1 ;
  wire \DataPath/ALU/m3/Mmux_f_9_14344 ;
  wire \DataPath/RegWriteMux/Mmux_f181_14345 ;
  wire \DataPath/ALU/Sh41_14346 ;
  wire \DataPath/RegFile/_n4821_inv ;
  wire \DataPath/RegFile/reg_bank_30_0_14348 ;
  wire \DataPath/RegFile/reg_bank_30_1_14349 ;
  wire \DataPath/RegFile/mux32_10_14350 ;
  wire \DataPath/RegFile/reg_bank_30_2_14351 ;
  wire \DataPath/RegWriteMux/Mmux_f182_14352 ;
  wire \DataPath/RegWriteMux/Mmux_f183_14353 ;
  wire \DataPath/RegFile/reg_bank_30_3_14354 ;
  wire \DataPath/RegFile/reg_bank_30_4_14355 ;
  wire \DataPath/RegFile/reg_bank_30_5_14356 ;
  wire \DataPath/RegFile/reg_bank_30_6_14357 ;
  wire \DataPath/RegFile/reg_bank_30_7_14358 ;
  wire \DataPath/RegFile/reg_bank_30_8_14359 ;
  wire \DataPath/RegWriteMux/Mmux_f171_14360 ;
  wire \DataPath/ALU/Sh40 ;
  wire \DataPath/RegWriteMux/Mmux_f172_14362 ;
  wire \DataPath/RegFile/mux32_81_14363 ;
  wire \DataPath/RegFile/mux32_9_14364 ;
  wire \DataPath/RegFile/mux32_8_14365 ;
  wire \DataPath/RegFile/mux32_92_14366 ;
  wire \DataPath/RegFile/mux32_91_14367 ;
  wire \DataPath/ALU/Sh222 ;
  wire \DataPath/RegFile/reg_bank_7_24_14369 ;
  wire \DataPath/RegFile/reg_bank_5_24_14370 ;
  wire \DataPath/RegFile/reg_bank_4_24_14371 ;
  wire \DataPath/RegFile/reg_bank_11_24_14372 ;
  wire \DataPath/RegFile/reg_bank_8_24_14373 ;
  wire \DataPath/RegWriteMux/Mmux_f31 ;
  wire \DataPath/ALU/Sh107 ;
  wire \DataPath/ALU/Sh111_14376 ;
  wire \DataPath/RegWriteMux/Mmux_f193_14377 ;
  wire \DataPath/ALU/Sh250 ;
  wire \DataPath/RegWriteMux/Mmux_f19 ;
  wire \DataPath/RegFile/reg_bank_4_6_14380 ;
  wire \DataPath/RegFile/reg_bank_10_6_14381 ;
  wire \DataPath/RegFile/reg_bank_11_6_14382 ;
  wire \DataPath/RegFile/mux37_8_14383 ;
  wire \DataPath/RegFile/reg_bank_22_14_14384 ;
  wire \DataPath/RegFile/reg_bank_23_14_14385 ;
  wire \DataPath/RegFile/reg_bank_21_14_14386 ;
  wire \DataPath/RegFile/mux37_9_14387 ;
  wire \DataPath/RegFile/reg_bank_30_14_14388 ;
  wire \DataPath/RegFile/reg_bank_29_14_14389 ;
  wire \DataPath/RegFile/reg_bank_28_14_14390 ;
  wire \DataPath/RegWriteMux/Mmux_f202_14391 ;
  wire \DataPath/ALU/Sh591 ;
  wire \DataPath/ALU/Sh43 ;
  wire \DataPath/RegWriteMux/Mmux_f205_0 ;
  wire \DataPath/RegWriteMux/Mmux_f6 ;
  wire \DataPath/ALU/Sh110 ;
  wire \DataPath/RegFile/reg_bank_22_0_14397 ;
  wire \DataPath/RegFile/reg_bank_21_0_14398 ;
  wire \DataPath/RegFile/reg_bank_20_0_14399 ;
  wire \DataPath/RegWriteMux/Mmux_f216_14400 ;
  wire \DataPath/RegWriteMux/Mmux_f211 ;
  wire \DataPath/RegWriteMux/Mmux_f241_14402 ;
  wire \DataPath/RegWriteMux/Mmux_f244_14403 ;
  wire \DataPath/RegFile/reg_bank_19_16_14404 ;
  wire \DataPath/RegFile/reg_bank_19_17_14405 ;
  wire \DataPath/RegFile/reg_bank_19_18_14406 ;
  wire \DataPath/RegFile/reg_bank_19_19_14407 ;
  wire \DataPath/RegFile/reg_bank_19_21_14408 ;
  wire \DataPath/RegFile/mux59_10_14409 ;
  wire \DataPath/RegFile/reg_bank_14_5_14410 ;
  wire \DataPath/RegFile/reg_bank_15_5_14411 ;
  wire \DataPath/RegFile/reg_bank_13_5_14412 ;
  wire \DataPath/RegFile/reg_bank_12_5_14413 ;
  wire \DataPath/RegFile/reg_bank_19_23_14414 ;
  wire \DataPath/RegFile/reg_bank_19_26_14415 ;
  wire \DataPath/RegFile/reg_bank_19_27_14416 ;
  wire \DataPath/RegFile/reg_bank_19_28_0 ;
  wire \DataPath/RegWriteMux/Mmux_f322_14418 ;
  wire \DataPath/ALU/Sh105 ;
  wire \DataPath/RegFile/reg_bank_19_29_0 ;
  wire \DataPath/RegFile/mux59_81_14421 ;
  wire \DataPath/RegFile/reg_bank_2_5_14422 ;
  wire \DataPath/RegFile/reg_bank_3_5_14423 ;
  wire \DataPath/RegFile/reg_bank_1_5_14424 ;
  wire \DataPath/RegFile/reg_bank_0_5_14425 ;
  wire \DataPath/RegFile/reg_bank_18_5_14426 ;
  wire \DataPath/RegFile/reg_bank_17_5_14427 ;
  wire \DataPath/RegFile/reg_bank_16_5_14428 ;
  wire \DataPath/RegFile/mux59_9_14429 ;
  wire \DataPath/RegFile/mux59_8_14430 ;
  wire \DataPath/RegFile/mux59_92_14431 ;
  wire \DataPath/RegFile/mux59_91_14432 ;
  wire \DataPath/ALU/Sh47 ;
  wire \DataPath/RegWriteMux/Mmux_f253_14434 ;
  wire \DataPath/ALU/Sh159 ;
  wire \DataPath/ALU/Diff/a<0>_mmx_out ;
  wire N36_0;
  wire \DataPath/RegWriteMux/Mmux_f21 ;
  wire \DataPath/ALU/Sh106 ;
  wire \DataPath/RegWriteMux/Mmux_f283_14440 ;
  wire \DataPath/RegWriteMux/Mmux_f281_14441 ;
  wire \DataPath/ALU/m3/Mmux_f61 ;
  wire \DataPath/RegWriteMux/Mmux_f42_14443 ;
  wire \DataPath/RegWriteMux/Mmux_f29 ;
  wire \DataPath/RegWriteMux/Mmux_f293_14445 ;
  wire \DataPath/RegWriteMux/Mmux_f292_14446 ;
  wire \DataPath/RegWriteMux/Mmux_f312_14447 ;
  wire \DataPath/ALU/mux_2x1_s/Mmux_f11_14448 ;
  wire \DataPath/ALU/mux_2x1_s/Mmux_f121_14449 ;
  wire \DataPath/RegFile/reg_bank_4_5_14450 ;
  wire \DataPath/RegFile/reg_bank_10_5_14451 ;
  wire \DataPath/RegFile/reg_bank_11_5_14452 ;
  wire \DataPath/RegFile/mux38_8_14453 ;
  wire \DataPath/RegFile/reg_bank_22_15_14454 ;
  wire \DataPath/RegFile/reg_bank_23_15_14455 ;
  wire \DataPath/RegFile/reg_bank_21_15_14456 ;
  wire \DataPath/RegFile/reg_bank_20_15_14457 ;
  wire \DataPath/RegFile/mux38_9_14458 ;
  wire \DataPath/RegFile/reg_bank_30_15_14459 ;
  wire \DataPath/RegFile/reg_bank_29_15_14460 ;
  wire \DataPath/RegFile/reg_bank_28_15_14461 ;
  wire \DataPath/RegFile/mux17_10_14462 ;
  wire \DataPath/RegFile/mux15_8_14466 ;
  wire \DataPath/RegFile/reg_bank_22_23_14467 ;
  wire \DataPath/RegFile/reg_bank_23_23_14468 ;
  wire \DataPath/RegFile/reg_bank_21_23_14469 ;
  wire \DataPath/RegFile/reg_bank_20_23_14470 ;
  wire \DataPath/RegFile/mux15_9_14471 ;
  wire \DataPath/RegFile/reg_bank_30_23_14472 ;
  wire \DataPath/RegFile/reg_bank_29_23_14473 ;
  wire \DataPath/RegFile/reg_bank_28_23_14474 ;
  wire \DataPath/RegWriteMux/Mmux_f305_14475 ;
  wire \DataPath/RegWriteMux/Mmux_f304_14476 ;
  wire \DataPath/RegFile/mux17_81_14477 ;
  wire \DataPath/RegFile/mux17_9_14478 ;
  wire \DataPath/RegFile/mux17_8_14479 ;
  wire \DataPath/RegFile/mux17_92_14480 ;
  wire \DataPath/RegFile/mux17_91_14481 ;
  wire \DataPath/RegWriteMux/Mmux_f30 ;
  wire \DataPath/ALU/Diff/a<4>6 ;
  wire \DataPath/RegWriteMux/Mmux_f321_14484 ;
  wire \DataPath/RegFile/reg_bank_0_1_14485 ;
  wire \DataPath/RegFile/reg_bank_0_2_14486 ;
  wire \DataPath/RegWriteMux/Mmux_f324_14487 ;
  wire \DataPath/ALU/Sh249 ;
  wire \DataPath/RegFile/reg_bank_0_4_14489 ;
  wire \DataPath/RegFile/mux21_10_14490 ;
  wire \DataPath/RegFile/reg_bank_14_29_14491 ;
  wire \DataPath/RegFile/reg_bank_15_29_14492 ;
  wire \DataPath/RegFile/reg_bank_13_29_14493 ;
  wire \DataPath/RegFile/reg_bank_12_29_14494 ;
  wire \DataPath/RegFile/reg_bank_0_9_14495 ;
  wire \DataPath/RegWriteMux/Mmux_f311_14496 ;
  wire \DataPath/RegWriteMux/Mmux_f314_14497 ;
  wire \DataPath/RegFile/mux21_81_14498 ;
  wire \DataPath/RegFile/reg_bank_26_29_14499 ;
  wire \DataPath/RegFile/reg_bank_27_29_0 ;
  wire \DataPath/RegFile/reg_bank_24_29_14501 ;
  wire \DataPath/RegFile/reg_bank_3_29_14502 ;
  wire \DataPath/RegFile/reg_bank_1_29_14503 ;
  wire \DataPath/RegFile/reg_bank_18_29_14504 ;
  wire \DataPath/RegFile/mux21_9_14505 ;
  wire \DataPath/RegFile/mux21_8_14506 ;
  wire \DataPath/RegFile/mux21_92_14507 ;
  wire \DataPath/RegFile/mux21_91_14508 ;
  wire \DataPath/RegFile/mux43_10_14509 ;
  wire \DataPath/RegFile/reg_bank_14_1_14510 ;
  wire \DataPath/RegFile/reg_bank_15_1_0 ;
  wire \DataPath/RegFile/reg_bank_13_1_14512 ;
  wire \DataPath/RegFile/reg_bank_12_1_14513 ;
  wire \DataPath/RegWriteMux/Mmux_f9 ;
  wire \DataPath/RegFile/mux43_81_14515 ;
  wire \DataPath/RegFile/reg_bank_2_1_14516 ;
  wire \DataPath/RegFile/reg_bank_3_1_14517 ;
  wire \DataPath/RegFile/reg_bank_1_1_14518 ;
  wire \DataPath/RegFile/reg_bank_18_1_14519 ;
  wire \DataPath/RegFile/reg_bank_17_1_14520 ;
  wire \DataPath/RegFile/reg_bank_16_1_14521 ;
  wire \DataPath/RegFile/mux43_9_14522 ;
  wire \DataPath/RegFile/mux43_8_14523 ;
  wire \DataPath/RegFile/mux43_92_14524 ;
  wire \DataPath/RegFile/mux43_91_14525 ;
  wire N154;
  wire \DataPath/RegFile/reg_bank_4_21_0 ;
  wire \DataPath/RegFile/reg_bank_4_23_0 ;
  wire \DataPath/RegFile/reg_bank_4_26_14529 ;
  wire \DataPath/RegFile/reg_bank_4_27_14530 ;
  wire \DataPath/RegFile/reg_bank_4_28_14531 ;
  wire \DataPath/RegFile/reg_bank_4_29_14532 ;
  wire \DataPath/RegFile/reg_bank_7_29_14533 ;
  wire \DataPath/RegFile/reg_bank_5_29_14534 ;
  wire \DataPath/RegFile/reg_bank_11_29_14535 ;
  wire \DataPath/RegFile/reg_bank_8_29_14536 ;
  wire \DataPath/RegFile/reg_bank_4_10_14537 ;
  wire \DataPath/RegFile/reg_bank_4_13_14538 ;
  wire \DataPath/RegFile/reg_bank_4_15_14539 ;
  wire \DataPath/RegFile/reg_bank_4_16_14540 ;
  wire \DataPath/RegFile/reg_bank_4_17_14541 ;
  wire \DataPath/RegFile/reg_bank_4_18_14542 ;
  wire \DataPath/RegFile/reg_bank_4_19_14543 ;
  wire \DataPath/RegWriteMux/Mmux_f72_14544 ;
  wire \DataPath/ALU/m3/Mmux_f3613_14545 ;
  wire \DataPath/RegFile/reg_bank_4_1_0 ;
  wire \DataPath/RegFile/reg_bank_10_1_14548 ;
  wire \DataPath/RegFile/reg_bank_11_1_14549 ;
  wire \DataPath/RegFile/reg_bank_24_10_14550 ;
  wire \DataPath/RegFile/reg_bank_24_13_14551 ;
  wire \DataPath/RegFile/reg_bank_24_15_14552 ;
  wire \DataPath/RegFile/reg_bank_24_16_14553 ;
  wire \DataPath/RegFile/reg_bank_24_17_14554 ;
  wire \DataPath/RegFile/reg_bank_24_18_14555 ;
  wire \DataPath/RegFile/reg_bank_24_19_14556 ;
  wire \DataPath/RegFile/reg_bank_22_24_14557 ;
  wire \DataPath/RegFile/reg_bank_23_24_14558 ;
  wire \DataPath/RegFile/reg_bank_21_24_14559 ;
  wire \DataPath/RegFile/reg_bank_20_24_14560 ;
  wire \DataPath/RegFile/reg_bank_24_21_14561 ;
  wire \DataPath/RegFile/reg_bank_30_24_14562 ;
  wire \DataPath/RegFile/reg_bank_29_24_14563 ;
  wire \DataPath/RegFile/reg_bank_28_24_14564 ;
  wire \DataPath/RegFile/reg_bank_24_23_14565 ;
  wire \DataPath/RegFile/reg_bank_24_26_14566 ;
  wire \DataPath/RegFile/reg_bank_24_27_14567 ;
  wire \DataPath/RegFile/reg_bank_24_28_14568 ;
  wire N148;
  wire N145;
  wire \DataPath/RegFile/reg_bank_30_17_14572 ;
  wire \DataPath/RegFile/reg_bank_30_18_14573 ;
  wire \DataPath/RegFile/reg_bank_30_19_14574 ;
  wire \DataPath/RegFile/reg_bank_30_20_14575 ;
  wire \DataPath/RegFile/reg_bank_30_21_14576 ;
  wire \DataPath/RegFile/reg_bank_30_22_14577 ;
  wire \DataPath/RegFile/mux60_10_14578 ;
  wire \DataPath/RegFile/reg_bank_30_25_14579 ;
  wire \DataPath/RegFile/reg_bank_30_27_14580 ;
  wire \DataPath/RegFile/reg_bank_30_29_14581 ;
  wire \DataPath/RegFile/reg_bank_30_30_14582 ;
  wire \DataPath/RegFile/reg_bank_30_31_14583 ;
  wire \DataPath/RegFile/mux60_81_14584 ;
  wire \DataPath/RegFile/mux60_9_14585 ;
  wire \DataPath/RegFile/mux60_8_14586 ;
  wire \DataPath/RegFile/mux60_92_14587 ;
  wire \DataPath/RegFile/mux60_91_14588 ;
  wire \DataPath/RegWriteMux/Mmux_f7 ;
  wire \DataPath/RegFile/mux36_10_14590 ;
  wire \DataPath/RegFile/reg_bank_14_13_14591 ;
  wire \DataPath/RegFile/reg_bank_15_13_14592 ;
  wire \DataPath/RegFile/reg_bank_13_13_14593 ;
  wire \DataPath/RegFile/reg_bank_12_13_14594 ;
  wire \DataPath/RegFile/mux13_8_14595 ;
  wire \DataPath/RegFile/reg_bank_23_21_14596 ;
  wire \DataPath/RegFile/reg_bank_21_21_14597 ;
  wire \DataPath/RegFile/reg_bank_20_21_14598 ;
  wire \DataPath/RegFile/mux13_9_14599 ;
  wire \DataPath/RegFile/reg_bank_29_21_14600 ;
  wire \DataPath/RegFile/reg_bank_28_21_14601 ;
  wire \DataPath/RegFile/mux36_81_14602 ;
  wire \DataPath/RegFile/reg_bank_26_13_14603 ;
  wire \DataPath/RegFile/reg_bank_27_13_14604 ;
  wire \DataPath/RegFile/reg_bank_3_13_0 ;
  wire \DataPath/RegFile/reg_bank_1_13_14606 ;
  wire \DataPath/RegFile/reg_bank_18_13_14607 ;
  wire \DataPath/RegFile/mux36_92_14608 ;
  wire \DataPath/RegFile/mux36_91_14609 ;
  wire \DataPath/RegFile/reg_bank_2_2_14610 ;
  wire \DataPath/RegFile/reg_bank_2_4_14611 ;
  wire \DataPath/RegFile/mux48_10_14612 ;
  wire \DataPath/RegFile/reg_bank_2_9_14613 ;
  wire \DataPath/RegFile/mux48_81_14614 ;
  wire \DataPath/RegFile/mux48_9_14615 ;
  wire \DataPath/RegFile/mux48_8_14616 ;
  wire \DataPath/RegFile/mux48_92_14617 ;
  wire \DataPath/RegFile/mux48_91_14618 ;
  wire \DataPath/RegFile/reg_bank_7_21_14619 ;
  wire \DataPath/RegFile/reg_bank_7_23_14620 ;
  wire \DataPath/RegFile/reg_bank_7_26_14621 ;
  wire \DataPath/RegFile/reg_bank_7_27_14622 ;
  wire \DataPath/RegFile/reg_bank_7_28_14623 ;
  wire \DataPath/RegFile/reg_bank_7_13_0 ;
  wire \DataPath/RegFile/reg_bank_5_13_14625 ;
  wire \DataPath/RegFile/reg_bank_11_13_14626 ;
  wire \DataPath/RegFile/reg_bank_8_13_14627 ;
  wire \DataPath/RegFile/reg_bank_7_10_0 ;
  wire \DataPath/RegFile/reg_bank_7_15_0 ;
  wire \DataPath/RegFile/reg_bank_7_16_14630 ;
  wire \DataPath/RegFile/reg_bank_7_17_14631 ;
  wire \DataPath/RegFile/reg_bank_7_18_14632 ;
  wire \DataPath/RegFile/reg_bank_7_19_14633 ;
  wire \DataPath/RegFile/_n13941_inv ;
  wire \DataPath/RegFile/reg_bank_11_2_14635 ;
  wire \DataPath/RegFile/reg_bank_11_4_14636 ;
  wire \DataPath/RegFile/reg_bank_11_9_14637 ;
  wire \DataPath/RegFile/reg_bank_22_22_14638 ;
  wire \DataPath/RegFile/reg_bank_23_22_14639 ;
  wire \DataPath/RegFile/reg_bank_20_22_14640 ;
  wire \DataPath/RegFile/reg_bank_29_22_14641 ;
  wire \DataPath/RegFile/reg_bank_28_22_14642 ;
  wire \DataPath/RegFile/reg_bank_22_7_14643 ;
  wire \DataPath/RegFile/reg_bank_21_7_14644 ;
  wire \DataPath/RegFile/reg_bank_20_7_14645 ;
  wire N161;
  wire N160;
  wire N158;
  wire N157;
  wire \DataPath/RegFile/reg_bank_1_2_14651 ;
  wire \DataPath/RegFile/reg_bank_1_4_14652 ;
  wire \DataPath/RegFile/reg_bank_1_9_14653 ;
  wire \DataPath/RegFile/mux25_10_14654 ;
  wire \DataPath/RegFile/_n13461_inv ;
  wire \DataPath/RegFile/reg_bank_12_2_14656 ;
  wire \DataPath/RegFile/reg_bank_12_4_14657 ;
  wire \DataPath/RegFile/reg_bank_12_9_14658 ;
  wire \DataPath/RegFile/mux25_81_14659 ;
  wire \DataPath/RegFile/mux25_9_14660 ;
  wire \DataPath/RegFile/mux25_8_14661 ;
  wire \DataPath/RegFile/mux25_92_14662 ;
  wire \DataPath/RegFile/mux25_91_14663 ;
  wire \DataPath/RegFile/mux37_10_14664 ;
  wire \DataPath/RegFile/mux37_81_14665 ;
  wire N164;
  wire N188;
  wire N163;
  wire N187;
  wire N32;
  wire \DataPath/ALU/Diff/a<4>11 ;
  wire \DataPath/RegFile/mux37_92_14672 ;
  wire \DataPath/RegFile/mux37_91_14673 ;
  wire \DataPath/RegFile/mux41_10_14674 ;
  wire \DataPath/RegFile/reg_bank_14_18_14675 ;
  wire \DataPath/RegFile/reg_bank_15_18_14676 ;
  wire \DataPath/RegFile/reg_bank_13_18_14677 ;
  wire \DataPath/RegFile/reg_bank_12_18_14678 ;
  wire \DataPath/RegFile/mux19_8_14679 ;
  wire \DataPath/RegFile/reg_bank_22_27_14680 ;
  wire \DataPath/RegFile/reg_bank_23_27_14681 ;
  wire \DataPath/RegFile/reg_bank_21_27_14682 ;
  wire \DataPath/RegFile/reg_bank_20_27_14683 ;
  wire \DataPath/RegFile/mux19_9_14684 ;
  wire \DataPath/RegFile/reg_bank_29_27_0 ;
  wire \DataPath/RegFile/reg_bank_28_27_14686 ;
  wire \DataPath/RegFile/mux41_81_14687 ;
  wire \DataPath/RegFile/reg_bank_26_18_14688 ;
  wire \DataPath/RegFile/reg_bank_27_18_14689 ;
  wire \DataPath/RegFile/reg_bank_3_18_14690 ;
  wire \DataPath/RegFile/reg_bank_1_18_0 ;
  wire \DataPath/RegFile/reg_bank_18_18_14692 ;
  wire \DataPath/RegFile/mux41_9_14693 ;
  wire \DataPath/RegFile/mux41_8_14694 ;
  wire \DataPath/RegFile/mux41_92_14695 ;
  wire \DataPath/RegFile/mux41_91_14696 ;
  wire N171;
  wire \DataPath/RegFile/mux62_8_14698 ;
  wire \DataPath/RegFile/reg_bank_22_8_14699 ;
  wire \DataPath/RegFile/reg_bank_21_8_14700 ;
  wire \DataPath/RegFile/reg_bank_20_8_14701 ;
  wire \DataPath/RegFile/mux62_9_14702 ;
  wire \DataPath/RegFile/reg_bank_5_18_14703 ;
  wire \DataPath/RegFile/reg_bank_11_18_14704 ;
  wire \DataPath/RegFile/reg_bank_8_18_14705 ;
  wire \DataPath/RegFile/reg_bank_12_10_14706 ;
  wire \DataPath/RegFile/mux9_81_14707 ;
  wire \DataPath/RegFile/mux9_9_14708 ;
  wire \DataPath/RegFile/mux9_8_14709 ;
  wire \DataPath/RegFile/mux9_92_14710 ;
  wire \DataPath/RegFile/mux9_10_14711 ;
  wire \DataPath/RegFile/mux9_91_14712 ;
  wire \DataPath/RegFile/reg_bank_12_15_14713 ;
  wire \DataPath/RegFile/reg_bank_12_16_14714 ;
  wire \DataPath/RegFile/reg_bank_12_17_14715 ;
  wire \DataPath/RegFile/reg_bank_12_19_14716 ;
  wire \DataPath/RegFile/reg_bank_12_21_14717 ;
  wire \DataPath/RegFile/reg_bank_12_23_14718 ;
  wire \DataPath/RegFile/reg_bank_12_26_14719 ;
  wire \DataPath/RegFile/reg_bank_12_27_14720 ;
  wire \DataPath/RegFile/reg_bank_12_28_14721 ;
  wire \DataPath/RegFile/mux31_8_14722 ;
  wire \DataPath/RegFile/mux31_9_14723 ;
  wire \DataPath/ALU/m3/Mmux_f50 ;
  wire \DataPath/ALU/Diff/a<0>3_0 ;
  wire \DataPath/ALU/m3/Mmux_f425_14727 ;
  wire N194;
  wire \DataPath/RegFile/reg_bank_10_2_14729 ;
  wire \DataPath/RegFile/reg_bank_10_4_14730 ;
  wire \DataPath/RegFile/reg_bank_10_9_14731 ;
  wire \DataPath/RegWriteMux/Mmux_f3 ;
  wire \DataPath/RegFile/reg_bank_22_25_14733 ;
  wire \DataPath/RegFile/reg_bank_23_25_14734 ;
  wire \DataPath/RegFile/reg_bank_21_25_14735 ;
  wire \DataPath/RegFile/reg_bank_20_25_14736 ;
  wire \DataPath/RegFile/reg_bank_29_25_14737 ;
  wire \DataPath/RegFile/reg_bank_28_25_14738 ;
  wire \DataPath/RegFile/reg_bank_1_21_14739 ;
  wire \DataPath/RegFile/reg_bank_1_23_14740 ;
  wire \DataPath/RegFile/reg_bank_22_6_14741 ;
  wire \DataPath/RegFile/reg_bank_21_6_14742 ;
  wire \DataPath/RegFile/reg_bank_20_6_0 ;
  wire \DataPath/RegFile/reg_bank_1_26_14744 ;
  wire \DataPath/RegFile/reg_bank_1_27_14745 ;
  wire \DataPath/RegFile/reg_bank_1_28_14746 ;
  wire \DataPath/RegFile/reg_bank_1_10_14747 ;
  wire \DataPath/RegFile/reg_bank_1_15_14748 ;
  wire \DataPath/RegFile/reg_bank_1_16_0 ;
  wire \DataPath/RegFile/reg_bank_1_17_0 ;
  wire \DataPath/RegFile/reg_bank_1_19_0 ;
  wire \DataPath/RegFile/reg_bank_21_17_14752 ;
  wire \DataPath/RegFile/reg_bank_21_18_14753 ;
  wire \DataPath/RegFile/reg_bank_21_19_14754 ;
  wire \DataPath/RegFile/reg_bank_21_20_14755 ;
  wire \DataPath/RegFile/reg_bank_21_29_14756 ;
  wire \DataPath/RegFile/reg_bank_21_30_14757 ;
  wire \DataPath/RegFile/reg_bank_21_31_14758 ;
  wire \DataPath/RegFile/_n12981_inv ;
  wire \DataPath/RegFile/reg_bank_13_10_14760 ;
  wire \DataPath/RegFile/mux6_81_14761 ;
  wire \DataPath/RegFile/reg_bank_26_15_14762 ;
  wire \DataPath/RegFile/reg_bank_27_15_14763 ;
  wire \DataPath/RegFile/reg_bank_3_15_0 ;
  wire \DataPath/RegFile/reg_bank_18_15_14765 ;
  wire \DataPath/RegFile/mux6_9_14766 ;
  wire \DataPath/RegFile/mux6_8_14767 ;
  wire \DataPath/RegFile/mux6_92_14768 ;
  wire \DataPath/RegFile/mux6_10_14769 ;
  wire \DataPath/RegFile/mux6_91_14770 ;
  wire \DataPath/RegFile/reg_bank_13_15_14771 ;
  wire \DataPath/RegFile/reg_bank_13_16_14772 ;
  wire \DataPath/RegFile/reg_bank_13_17_14773 ;
  wire \DataPath/RegFile/reg_bank_13_19_14774 ;
  wire \DataPath/ALU/Diff/a<4>3_14775 ;
  wire \DataPath/ALU/Diff/a<4>2_14776 ;
  wire N185;
  wire \DataPath/RegFile/reg_bank_13_21_14778 ;
  wire \DataPath/RegFile/mux53_10_14779 ;
  wire \DataPath/RegFile/reg_bank_13_23_14780 ;
  wire \DataPath/RegFile/reg_bank_13_26_14781 ;
  wire \DataPath/RegFile/reg_bank_13_27_14782 ;
  wire \DataPath/RegFile/reg_bank_13_28_14783 ;
  wire \DataPath/RegFile/mux53_81_14784 ;
  wire \DataPath/RegFile/mux53_9_14785 ;
  wire \DataPath/RegFile/mux53_8_14786 ;
  wire \DataPath/RegFile/mux53_92_14787 ;
  wire \DataPath/RegFile/mux53_91_14788 ;
  wire \DataPath/RegFile/reg_bank_5_15_14789 ;
  wire \DataPath/RegFile/_n12021_inv ;
  wire \DataPath/RegFile/reg_bank_11_15_14791 ;
  wire \DataPath/RegFile/reg_bank_8_15_14792 ;
  wire \DataPath/RegFile/reg_bank_15_2_14793 ;
  wire \DataPath/RegFile/reg_bank_15_4_14794 ;
  wire \DataPath/RegFile/reg_bank_15_9_14795 ;
  wire N151;
  wire \DataPath/RegFile/mux18_8_14797 ;
  wire \DataPath/RegFile/mux18_9_14798 ;
  wire \DataPath/RegFile/mux19_10_14799 ;
  wire \DataPath/RegFile/reg_bank_14_27_14800 ;
  wire \DataPath/RegFile/reg_bank_15_27_14801 ;
  wire \DataPath/ALU/Sh1012 ;
  wire \DataPath/RegFile/reg_bank_14_15_14803 ;
  wire \DataPath/RegFile/reg_bank_15_15_14804 ;
  wire \DataPath/RegFile/mux19_81_14805 ;
  wire \DataPath/RegFile/reg_bank_26_27_14806 ;
  wire \DataPath/RegFile/reg_bank_27_27_14807 ;
  wire \DataPath/RegFile/reg_bank_3_27_14808 ;
  wire \DataPath/RegFile/reg_bank_18_27_14809 ;
  wire \DataPath/RegFile/mux19_92_14810 ;
  wire \DataPath/RegFile/mux19_91_14811 ;
  wire \DataPath/RegFile/mux45_10_14812 ;
  wire \DataPath/RegFile/reg_bank_14_21_14813 ;
  wire \DataPath/RegFile/reg_bank_15_21_14814 ;
  wire \DataPath/RegFile/mux45_81_14816 ;
  wire \DataPath/RegFile/reg_bank_26_21_14817 ;
  wire \DataPath/RegFile/reg_bank_3_21_14818 ;
  wire \DataPath/RegFile/reg_bank_18_21_14819 ;
  wire \DataPath/RegFile/mux45_9_14820 ;
  wire \DataPath/RegFile/mux45_8_14821 ;
  wire \DataPath/RegFile/mux45_92_14822 ;
  wire \DataPath/RegFile/mux45_91_14823 ;
  wire \DataPath/RegFile/reg_bank_5_27_14824 ;
  wire \DataPath/RegFile/reg_bank_11_27_14825 ;
  wire \DataPath/RegFile/reg_bank_8_27_14826 ;
  wire \DataPath/RegFile/reg_bank_16_2_14827 ;
  wire \DataPath/RegFile/reg_bank_16_4_14828 ;
  wire \DataPath/RegFile/reg_bank_16_9_14829 ;
  wire \DataPath/RegFile/reg_bank_11_21_14830 ;
  wire \DataPath/RegFile/reg_bank_8_21_14831 ;
  wire \DataPath/RegFile/reg_bank_26_10_14832 ;
  wire \DataPath/RegFile/reg_bank_26_16_14833 ;
  wire \DataPath/RegFile/reg_bank_26_17_14834 ;
  wire \DataPath/RegFile/reg_bank_26_19_14835 ;
  wire \DataPath/RegFile/reg_bank_26_23_14836 ;
  wire \DataPath/RegFile/reg_bank_26_26_14837 ;
  wire \DataPath/RegFile/reg_bank_26_28_14838 ;
  wire \DataPath/RegFile/reg_bank_18_10_14839 ;
  wire \DataPath/RegFile/reg_bank_18_16_14840 ;
  wire \DataPath/RegFile/reg_bank_18_17_14841 ;
  wire \DataPath/RegFile/reg_bank_18_19_14842 ;
  wire \DataPath/RegFile/mux58_10_14843 ;
  wire \DataPath/RegFile/reg_bank_14_4_14844 ;
  wire \DataPath/RegFile/reg_bank_13_4_14845 ;
  wire \DataPath/RegFile/reg_bank_18_23_14846 ;
  wire \ControlUnit/_n0069 ;
  wire \DataPath/RegFile/reg_bank_18_26_14848 ;
  wire N53;
  wire \DataPath/RegWriteMux/Mmux_f224_0 ;
  wire \DataPath/RegFile/reg_bank_18_28_14851 ;
  wire \DataPath/RegFile/mux58_81_14852 ;
  wire \DataPath/RegFile/reg_bank_3_4_14853 ;
  wire \DataPath/RegFile/reg_bank_18_4_14854 ;
  wire \DataPath/RegFile/reg_bank_17_4_14855 ;
  wire \DataPath/RegFile/mux58_9_14856 ;
  wire \DataPath/RegFile/mux58_8_14857 ;
  wire \DataPath/RegFile/mux58_92_14858 ;
  wire \DataPath/RegFile/mux58_91_14859 ;
  wire \DataPath/RegFile/mux62_10_14860 ;
  wire \DataPath/RegFile/mux62_81_14861 ;
  wire \DataPath/RegFile/mux62_92_14862 ;
  wire \DataPath/RegFile/mux62_91_14863 ;
  wire \DataPath/RegFile/reg_bank_13_2_14864 ;
  wire \DataPath/RegFile/reg_bank_13_9_14865 ;
  wire N2;
  wire \DataPath/RegFile/reg_bank_4_4_14867 ;
  wire \DataPath/RegFile/mux20_10_14868 ;
  wire \DataPath/RegFile/reg_bank_14_28_14869 ;
  wire \DataPath/RegFile/reg_bank_15_28_14870 ;
  wire \DataPath/RegFile/mux20_81_14871 ;
  wire \DataPath/RegFile/reg_bank_27_28_0 ;
  wire \DataPath/RegFile/reg_bank_3_28_14873 ;
  wire \DataPath/RegFile/mux20_92_14874 ;
  wire \DataPath/RegFile/mux20_91_14875 ;
  wire \DataPath/RegWriteMux/Mmux_f18 ;
  wire \DataPath/RegFile/reg_bank_5_23_14878 ;
  wire \DataPath/RegFile/reg_bank_5_26_14879 ;
  wire \DataPath/RegFile/reg_bank_5_28_14880 ;
  wire \DataPath/RegFile/reg_bank_11_28_14881 ;
  wire \DataPath/RegFile/reg_bank_8_28_14882 ;
  wire \DataPath/RegFile/reg_bank_5_10_14883 ;
  wire \DataPath/RegFile/reg_bank_14_2_14884 ;
  wire \DataPath/RegFile/reg_bank_5_16_14885 ;
  wire \DataPath/RegFile/reg_bank_5_17_14886 ;
  wire \DataPath/RegFile/reg_bank_5_19_14887 ;
  wire \DataPath/RegFile/reg_bank_14_9_14888 ;
  wire \DataPath/RegFile/reg_bank_27_10_14889 ;
  wire \DataPath/RegFile/reg_bank_27_16_14890 ;
  wire \DataPath/RegFile/reg_bank_27_17_14891 ;
  wire \DataPath/RegFile/reg_bank_27_19_14892 ;
  wire \DataPath/RegFile/mux46_8_14893 ;
  wire \DataPath/RegFile/mux46_9_14894 ;
  wire \DataPath/RegFile/reg_bank_27_23_14895 ;
  wire \DataPath/RegFile/reg_bank_27_26_14896 ;
  wire \DataPath/ALU/Sh1603_14897 ;
  wire \DataPath/ALU/Sh1601_14898 ;
  wire \DataPath/RegFile/mux51_10_14899 ;
  wire \DataPath/RegWriteMux/Mmux_f71_14900 ;
  wire \DataPath/RegFile/mux51_81_14901 ;
  wire \DataPath/RegFile/mux51_9_14902 ;
  wire \DataPath/RegFile/mux51_8_14903 ;
  wire \DataPath/RegFile/mux51_92_14904 ;
  wire \DataPath/RegFile/mux51_91_14905 ;
  wire \DataPath/ALU/Diff/a<0>5_14906 ;
  wire \DataPath/ALU/Diff/a<0>1_14907 ;
  wire \DataPath/ALU/Diff/a<0>2_14908 ;
  wire \DataPath/ALU/Diff/a<0>6_14909 ;
  wire \DataPath/RegWriteMux/Mmux_f52_14910 ;
  wire \DataPath/RegWriteMux/Mmux_f5 ;
  wire \DataPath/ALU/Sh253 ;
  wire N175;
  wire \DataPath/RegFile/mux39_10_14914 ;
  wire \DataPath/RegFile/reg_bank_14_16_14915 ;
  wire \DataPath/RegFile/reg_bank_15_16_14916 ;
  wire \DataPath/RegFile/reg_bank_22_1_14917 ;
  wire \DataPath/RegFile/reg_bank_21_1_14918 ;
  wire \DataPath/RegFile/reg_bank_20_1_14919 ;
  wire \DataPath/RegFile/mux39_81_14920 ;
  wire \DataPath/RegFile/reg_bank_3_16_14921 ;
  wire \DataPath/RegFile/mux39_92_14922 ;
  wire \DataPath/RegFile/mux39_91_14923 ;
  wire \DataPath/ALU/out1_14924 ;
  wire \DataPath/RegFile/reg_bank_11_16_14925 ;
  wire \DataPath/RegFile/reg_bank_8_16_14926 ;
  wire \DataPath/RegFile/mux7_81_14927 ;
  wire \DataPath/RegFile/mux7_9_14928 ;
  wire \DataPath/RegFile/mux7_8_14929 ;
  wire \DataPath/RegFile/mux7_92_14930 ;
  wire \DataPath/RegFile/mux7_10_14931 ;
  wire \DataPath/RegFile/mux7_91_14932 ;
  wire \DataPath/RegFile/mux44_8_14933 ;
  wire \DataPath/RegFile/reg_bank_22_20_14934 ;
  wire \DataPath/RegFile/reg_bank_23_20_14935 ;
  wire \DataPath/RegFile/mux44_9_14936 ;
  wire \DataPath/RegFile/reg_bank_29_20_14937 ;
  wire \DataPath/RegFile/reg_bank_28_20_14938 ;
  wire \DataPath/RegFile/mux11_8_14939 ;
  wire \DataPath/RegFile/mux11_9_14940 ;
  wire \DataPath/RegFile/mux24_10_14941 ;
  wire \DataPath/RegFile/mux24_81_14942 ;
  wire \DataPath/RegFile/mux24_9_14943 ;
  wire \DataPath/RegFile/mux24_8_14944 ;
  wire \DataPath/RegFile/mux24_92_14945 ;
  wire \DataPath/RegFile/mux24_91_14946 ;
  wire \DataPath/RegFile/reg_bank_17_2_14947 ;
  wire \DataPath/RegFile/reg_bank_17_9_14948 ;
  wire \DataPath/RegFile/mux40_10_14949 ;
  wire \DataPath/RegFile/reg_bank_14_17_14950 ;
  wire \DataPath/RegFile/reg_bank_15_17_14951 ;
  wire \DataPath/RegFile/mux40_81_14952 ;
  wire \DataPath/RegFile/reg_bank_3_17_14953 ;
  wire \DataPath/RegFile/mux40_9_14954 ;
  wire \DataPath/RegFile/mux40_8_14955 ;
  wire \DataPath/RegFile/mux40_92_14956 ;
  wire \DataPath/RegFile/mux40_91_14957 ;
  wire \DataPath/ALU/Sh5 ;
  wire N16_0;
  wire \DataPath/RegFile/reg_bank_11_17_14960 ;
  wire \DataPath/RegFile/reg_bank_8_17_14961 ;
  wire \DataPath/RegFile/reg_bank_15_10_14962 ;
  wire \DataPath/RegFile/mux4_81_14963 ;
  wire \DataPath/RegFile/mux4_9_14964 ;
  wire \DataPath/RegFile/mux4_8_14965 ;
  wire \DataPath/RegFile/mux4_92_14966 ;
  wire \DataPath/RegFile/mux4_10_14967 ;
  wire \DataPath/RegFile/mux4_91_14968 ;
  wire \DataPath/RegFile/reg_bank_15_19_14969 ;
  wire \DataPath/RegFile/mux55_10_14970 ;
  wire \DataPath/RegFile/reg_bank_15_23_14971 ;
  wire \DataPath/RegFile/reg_bank_15_26_14972 ;
  wire \DataPath/RegFile/reg_bank_18_2_14973 ;
  wire \DataPath/RegFile/mux55_81_14974 ;
  wire \DataPath/RegFile/mux55_9_14975 ;
  wire \DataPath/RegFile/mux55_8_14976 ;
  wire \DataPath/RegFile/mux55_92_14977 ;
  wire \DataPath/RegFile/mux55_91_14978 ;
  wire \DataPath/RegFile/reg_bank_18_9_14979 ;
  wire \DataPath/RegWriteMux/Mmux_f62_14980 ;
  wire \DataPath/RegWriteMux/Mmux_f61_14981 ;
  wire \DataPath/RegWriteMux/Mmux_f82_14982 ;
  wire \DataPath/RegWriteMux/Mmux_f92_14983 ;
  wire \DataPath/ALU/Sh2411 ;
  wire \DataPath/ALU/m3/Mmux_f484_14985 ;
  wire \DataPath/RegFile/mux13_10_14986 ;
  wire \DataPath/RegFile/reg_bank_22_30_14987 ;
  wire \DataPath/RegFile/reg_bank_23_30_14988 ;
  wire \DataPath/RegFile/reg_bank_20_30_14989 ;
  wire \DataPath/RegFile/reg_bank_29_30_14990 ;
  wire \DataPath/RegFile/reg_bank_28_30_14991 ;
  wire \DataPath/RegFile/mux13_81_14992 ;
  wire \DataPath/RegFile/mux13_92_14993 ;
  wire \DataPath/RegFile/mux13_91_14994 ;
  wire \DataPath/RegWriteMux/Mmux_f23_14995 ;
  wire \DataPath/RegWriteMux/Mmux_f33_14996 ;
  wire \DataPath/RegWriteMux/Mmux_f43_14997 ;
  wire \DataPath/RegWriteMux/Mmux_f44_14998 ;
  wire \DataPath/RegWriteMux/Mmux_f4 ;
  wire \DataPath/RegFile/mux47_8_15000 ;
  wire \DataPath/RegFile/mux47_9_15001 ;
  wire \DataPath/RegFile/mux10_8_15002 ;
  wire \DataPath/RegFile/reg_bank_22_19_15003 ;
  wire \DataPath/RegFile/reg_bank_23_19_15004 ;
  wire \DataPath/RegFile/reg_bank_20_19_15005 ;
  wire \DataPath/RegFile/mux10_9_15006 ;
  wire \DataPath/RegFile/reg_bank_29_19_15007 ;
  wire \DataPath/RegFile/reg_bank_28_19_15008 ;
  wire \DataPath/RegFile/reg_bank_20_18_15009 ;
  wire \DataPath/RegFile/reg_bank_22_31_15010 ;
  wire \DataPath/RegFile/reg_bank_23_31_15011 ;
  wire \DataPath/RegFile/reg_bank_20_31_0 ;
  wire \DataPath/RegFile/reg_bank_29_31_15013 ;
  wire \DataPath/RegFile/reg_bank_28_31_15014 ;
  wire \DataPath/RegFile/reg_bank_20_29_15015 ;
  wire \DataPath/RegFile/mux1_81_15016 ;
  wire \DataPath/RegFile/reg_bank_3_10_15017 ;
  wire \DataPath/RegFile/mux1_92_15018 ;
  wire \DataPath/RegFile/mux1_10_15019 ;
  wire \DataPath/RegFile/mux1_91_15020 ;
  wire \DataPath/RegFile/reg_bank_11_10_15021 ;
  wire \DataPath/RegFile/reg_bank_8_10_15022 ;
  wire \DataPath/ALU/Sh13111_15023 ;
  wire \DataPath/ALU/Sh1311 ;
  wire \DataPath/RegFile/mux18_10_15025 ;
  wire \DataPath/RegFile/reg_bank_14_26_15026 ;
  wire \DataPath/RegFile/reg_bank_22_3_15027 ;
  wire \DataPath/RegFile/reg_bank_21_3_15028 ;
  wire \DataPath/RegFile/reg_bank_20_3_15029 ;
  wire \DataPath/RegFile/reg_bank_14_10_15030 ;
  wire \DataPath/RegFile/mux18_81_15031 ;
  wire \DataPath/RegFile/reg_bank_3_26_15032 ;
  wire \DataPath/RegFile/mux18_92_15033 ;
  wire \DataPath/RegFile/mux18_91_15034 ;
  wire \DataPath/RegFile/mux22_10_15035 ;
  wire \DataPath/RegFile/reg_bank_22_29_15036 ;
  wire \DataPath/RegFile/reg_bank_23_29_15037 ;
  wire \DataPath/RegFile/reg_bank_29_29_15038 ;
  wire \DataPath/RegFile/reg_bank_28_29_15039 ;
  wire \DataPath/RegFile/mux22_81_15040 ;
  wire \DataPath/RegFile/reg_bank_3_2_15041 ;
  wire \DataPath/RegFile/mux22_9_15042 ;
  wire \DataPath/RegFile/mux22_8_15043 ;
  wire \DataPath/RegFile/mux22_92_15044 ;
  wire \DataPath/RegFile/mux22_91_15045 ;
  wire \DataPath/RegFile/mux44_10_15046 ;
  wire \DataPath/RegFile/mux44_81_15047 ;
  wire \DataPath/RegFile/mux44_92_15048 ;
  wire \DataPath/RegFile/mux44_91_15049 ;
  wire \DataPath/RegFile/reg_bank_11_26_15050 ;
  wire \DataPath/RegFile/reg_bank_8_26_15051 ;
  wire \DataPath/RegFile/reg_bank_3_23_15052 ;
  wire \DataPath/RegFile/reg_bank_4_2_0 ;
  wire \DataPath/RegFile/reg_bank_3_19_15054 ;
  wire \DataPath/RegFile/reg_bank_29_17_15055 ;
  wire \DataPath/RegFile/reg_bank_29_18_15056 ;
  wire \DataPath/RegFile/mux26_8_15057 ;
  wire \DataPath/RegFile/reg_bank_22_4_15058 ;
  wire \DataPath/RegFile/reg_bank_21_4_15059 ;
  wire \DataPath/RegFile/reg_bank_20_4_0 ;
  wire \DataPath/RegFile/mux26_9_15061 ;
  wire \DataPath/RegFile/mux54_8_15062 ;
  wire \DataPath/RegFile/reg_bank_22_2_15063 ;
  wire \DataPath/RegFile/reg_bank_21_2_15064 ;
  wire \DataPath/RegFile/reg_bank_20_2_15065 ;
  wire \DataPath/RegFile/mux54_9_15066 ;
  wire \DataPath/RegFile/mux11_10_15067 ;
  wire \DataPath/RegFile/mux11_81_15068 ;
  wire \DataPath/RegFile/mux11_92_15069 ;
  wire \DataPath/RegFile/mux11_91_15070 ;
  wire \DataPath/RegFile/mux33_10_15071 ;
  wire \DataPath/RegFile/mux33_81_15072 ;
  wire \DataPath/RegFile/mux33_92_15073 ;
  wire \DataPath/RegFile/mux33_91_15074 ;
  wire N155;
  wire \DataPath/ALU/out2_15076 ;
  wire \DataPath/RegFile/reg_bank_22_5_15077 ;
  wire \DataPath/RegFile/reg_bank_21_5_15078 ;
  wire \DataPath/RegFile/reg_bank_20_5_0 ;
  wire N180;
  wire N181;
  wire N182;
  wire N183;
  wire \DataPath/RegFile/mux50_10_15084 ;
  wire \DataPath/RegFile/mux50_81_15085 ;
  wire \DataPath/RegFile/mux50_92_15086 ;
  wire \DataPath/RegFile/mux50_91_15087 ;
  wire \DataPath/RegFile/mux26_10_15088 ;
  wire \DataPath/RegFile/mux26_81_15089 ;
  wire \DataPath/RegFile/mux26_92_15090 ;
  wire \DataPath/RegFile/mux26_91_15091 ;
  wire \DataPath/RegFile/mux38_10_15092 ;
  wire \DataPath/RegFile/mux38_81_15093 ;
  wire \DataPath/RegFile/mux38_92_15094 ;
  wire \DataPath/RegFile/mux38_91_15095 ;
  wire \DataPath/RegFile/mux42_10_15096 ;
  wire \DataPath/RegFile/reg_bank_14_19_15097 ;
  wire \DataPath/RegFile/mux29_8_15098 ;
  wire \DataPath/RegFile/mux29_9_15099 ;
  wire \DataPath/RegFile/mux42_81_15100 ;
  wire \DataPath/RegFile/mux42_9_15101 ;
  wire \DataPath/RegFile/mux42_8_15102 ;
  wire \DataPath/RegFile/mux42_92_15103 ;
  wire \DataPath/RegFile/mux42_91_15104 ;
  wire \DataPath/RegFile/reg_bank_11_19_15105 ;
  wire \DataPath/RegFile/reg_bank_8_19_15106 ;
  wire \DataPath/RegFile/reg_bank_22_18_15107 ;
  wire \DataPath/RegFile/reg_bank_23_18_15108 ;
  wire \DataPath/RegFile/reg_bank_28_18_15109 ;
  wire \DataPath/RegFile/mux15_10_15110 ;
  wire \DataPath/RegFile/mux15_81_15111 ;
  wire \DataPath/RegFile/mux15_92_15112 ;
  wire \DataPath/RegFile/mux15_91_15113 ;
  wire \DataPath/RegFile/mux27_10_15114 ;
  wire \DataPath/RegFile/mux8_8_15115 ;
  wire \DataPath/RegFile/reg_bank_22_17_15116 ;
  wire \DataPath/RegFile/reg_bank_23_17_15117 ;
  wire \DataPath/RegFile/mux8_9_15118 ;
  wire \DataPath/RegFile/reg_bank_28_17_15119 ;
  wire \DataPath/RegFile/mux27_81_15120 ;
  wire \DataPath/RegFile/mux27_9_15121 ;
  wire \DataPath/RegFile/mux27_8_15122 ;
  wire \DataPath/RegFile/mux27_92_15123 ;
  wire \DataPath/RegFile/mux27_91_15124 ;
  wire \DataPath/RegFile/mux31_10_15125 ;
  wire \DataPath/RegFile/mux31_81_15126 ;
  wire \DataPath/RegFile/reg_bank_3_9_15127 ;
  wire \DataPath/RegFile/mux31_92_15128 ;
  wire \DataPath/RegFile/mux31_91_15129 ;
  wire \DataPath/RegFile/reg_bank_11_23_15130 ;
  wire \DataPath/RegFile/reg_bank_8_23_15131 ;
  wire \DataPath/RegFile/reg_bank_4_9_15132 ;
  wire \DataPath/RegFile/mux54_10_15133 ;
  wire \DataPath/RegFile/mux54_81_15134 ;
  wire \DataPath/RegFile/mux54_92_15135 ;
  wire \DataPath/RegFile/mux54_91_15136 ;
  wire \DataPath/ALU/Sh13011_15137 ;
  wire \DataPath/ALU/Sh1301 ;
  wire \DataPath/RegFile/mux46_10_15139 ;
  wire \DataPath/RegFile/mux46_81_15140 ;
  wire \DataPath/RegFile/mux46_92_15141 ;
  wire \DataPath/RegFile/mux46_91_15142 ;
  wire \DataPath/RegFile/mux35_10_15143 ;
  wire \DataPath/RegFile/mux35_81_15144 ;
  wire \DataPath/RegFile/mux35_92_15145 ;
  wire \DataPath/RegFile/mux35_91_15146 ;
  wire \DataPath/RegFile/mux47_10_15147 ;
  wire \DataPath/RegFile/mux47_81_15148 ;
  wire \DataPath/RegFile/mux47_92_15149 ;
  wire \DataPath/RegFile/mux47_91_15150 ;
  wire \DataPath/RegFile/mux52_10_15151 ;
  wire \DataPath/RegFile/mux52_81_15152 ;
  wire \DataPath/RegFile/mux52_9_15153 ;
  wire \DataPath/RegFile/mux52_8_15154 ;
  wire \DataPath/RegFile/mux52_92_15155 ;
  wire \DataPath/RegFile/mux52_91_15156 ;
  wire \DataPath/RegFile/mux10_10_15157 ;
  wire \DataPath/RegFile/mux10_81_15158 ;
  wire \DataPath/RegFile/mux10_92_15159 ;
  wire \DataPath/RegFile/mux10_91_15160 ;
  wire N141;
  wire \DataPath/ALU/m3/Mmux_f422_15162 ;
  wire \DataPath/ALU/m3/Mmux_f4810_15163 ;
  wire \DataPath/ALU/m3/Mmux_f482 ;
  wire \DataPath/RegFile/mux8_81_15165 ;
  wire \DataPath/RegFile/mux8_92_15166 ;
  wire \DataPath/RegFile/mux8_10_15167 ;
  wire \DataPath/RegFile/mux8_91_15168 ;
  wire \DataPath/RegFile/mux63_10_15169 ;
  wire \DataPath/RegFile/mux63_81_15170 ;
  wire \DataPath/RegFile/mux63_92_15171 ;
  wire \DataPath/RegFile/mux63_91_15172 ;
  wire \DataPath/RegFile/mux29_10_15173 ;
  wire \DataPath/RegFile/mux29_81_15174 ;
  wire \DataPath/RegFile/mux29_92_15175 ;
  wire \DataPath/RegFile/mux29_91_15176 ;
  wire \DataPath/RegFile/mux59_82_15177 ;
  wire \DataPath/RegFile/mux59_7_15178 ;
  wire \DataPath/RegFile/reg_bank_20_14_15179 ;
  wire \DataPath/RegFile/mux28_82_15180 ;
  wire \DataPath/RegFile/mux28_7_15181 ;
  wire \DataPath/RegFile/mux60_82_15182 ;
  wire \DataPath/RegFile/mux60_7_15183 ;
  wire \DataPath/RegFile/mux2_82_15184 ;
  wire \DataPath/RegFile/mux2_7_15185 ;
  wire \DataPath/RegFile/mux61_82_15186 ;
  wire \DataPath/RegFile/mux61_7_15187 ;
  wire \DataPath/RegFile/mux30_82_15188 ;
  wire \DataPath/RegFile/mux30_7_15189 ;
  wire \DataPath/RegFile/mux34_82_15190 ;
  wire \DataPath/RegFile/mux34_7_15191 ;
  wire \DataPath/RegFile/mux27_82_15192 ;
  wire \DataPath/RegFile/mux27_7_15193 ;
  wire \DataPath/RegFile/mux26_82_15194 ;
  wire \DataPath/RegFile/mux26_7_15195 ;
  wire \DataPath/RegFile/reg_bank_6_15_15196 ;
  wire \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o ;
  wire \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>3_15198 ;
  wire \DataPath/RegFile/mux29_82_15199 ;
  wire \DataPath/RegFile/mux29_7_15200 ;
  wire \DataPath/RegFile/mux58_82_15201 ;
  wire \DataPath/RegFile/mux58_7_15202 ;
  wire \DataPath/RegFile/mux3_82_15203 ;
  wire \DataPath/RegFile/mux3_7_15204 ;
  wire \DataPath/BranchControl/m5/Mmux_f381 ;
  wire \DataPath/BranchControl/m5/Mmux_f401 ;
  wire \DataPath/RegFile/mux62_82_15207 ;
  wire \DataPath/RegFile/mux62_7_15208 ;
  wire \DataPath/RegFile/mux63_82_15209 ;
  wire \DataPath/RegFile/mux63_7_15210 ;
  wire \DataPath/RegFile/mux5_82_15211 ;
  wire \DataPath/RegFile/mux5_7_15212 ;
  wire \DataPath/RegFile/mux36_82_15213 ;
  wire \DataPath/RegFile/mux36_7_15214 ;
  wire \DataPath/RegFile/reg_bank_31_2_15215 ;
  wire \DataPath/RegWriteMux/Mmux_f284_15216 ;
  wire \DataPath/BranchControl/m5/Mmux_f341 ;
  wire \DataPath/BranchControl/m5/Mmux_f361 ;
  wire \DataPath/RegFile/reg_bank_10_10_15219 ;
  wire \DataPath/RegFile/mux32_82_15220 ;
  wire \DataPath/RegFile/mux32_7_15221 ;
  wire \DataPath/RegFile/mux_82_15222 ;
  wire \DataPath/RegFile/mux_7_15223 ;
  wire \DataPath/RegWriteMux/Mmux_f54_15224 ;
  wire N111;
  wire \DataPath/BranchControl/m5/Mmux_f321 ;
  wire \DataPath/RegFile/mux41_82_15227 ;
  wire \DataPath/RegFile/mux41_7_15228 ;
  wire \DataPath/RegFile/mux35_82_15229 ;
  wire \DataPath/RegFile/mux35_7_15230 ;
  wire \DataPath/RegFile/mux43_82_15231 ;
  wire \DataPath/RegFile/mux43_7_15232 ;
  wire \DataPath/RegFile/mux6_82_15233 ;
  wire \DataPath/RegFile/mux6_7_15234 ;
  wire \DataPath/RegFile/mux25_82_15235 ;
  wire \DataPath/RegFile/mux25_7_15236 ;
  wire \DataPath/RegWriteMux/Mmux_f294_15237 ;
  wire \DataPath/RegWriteMux/Mmux_f63_15238 ;
  wire \DataPath/RegFile/mux1_82_15239 ;
  wire \DataPath/RegFile/mux1_7_15240 ;
  wire \DataPath/RegFile/mux31_82_15241 ;
  wire \DataPath/RegFile/mux31_7_15242 ;
  wire \DataPath/RegFile/mux37_82_15243 ;
  wire \DataPath/RegFile/mux37_7_15244 ;
  wire \DataPath/RegWriteMux/Mmux_f306_15245 ;
  wire \DataPath/RegFile/reg_bank_8_1_15246 ;
  wire \DataPath/RegFile/mux4_82_15247 ;
  wire \DataPath/RegFile/mux4_7_15248 ;
  wire \DataPath/RegFile/mux57_82_15249 ;
  wire \DataPath/RegFile/mux57_7_15250 ;
  wire \DataPath/RegFile/mux11_82_15251 ;
  wire \DataPath/RegFile/mux11_7_15252 ;
  wire \DataPath/RegFile/mux22_82_15253 ;
  wire \DataPath/RegFile/mux22_7_15254 ;
  wire \DataPath/RegFile/mux56_82_15255 ;
  wire \DataPath/RegFile/mux56_7_15256 ;
  wire \DataPath/RegFile/mux53_82_15257 ;
  wire \DataPath/RegFile/mux53_7_15258 ;
  wire \DataPath/RegFile/mux33_82_15259 ;
  wire \DataPath/RegFile/mux33_7_15260 ;
  wire \DataPath/RegFile/mux54_82_15261 ;
  wire \DataPath/RegFile/mux54_7_15262 ;
  wire \DataPath/RegFile/mux21_82_15263 ;
  wire \DataPath/RegFile/mux21_7_15264 ;
  wire \DataPath/RegFile/mux52_82_15265 ;
  wire \DataPath/RegFile/mux52_7_15266 ;
  wire \DataPath/ALU/Diff/a<4>4_15268 ;
  wire N20;
  wire \DataPath/BranchControl/m5/Mmux_f105 ;
  wire \DataPath/RegFile/mux49_82_15271 ;
  wire \DataPath/RegFile/mux49_7_15272 ;
  wire \DataPath/RegFile/mux55_82_15273 ;
  wire \DataPath/RegFile/mux55_7_15274 ;
  wire \DataPath/RegFile/mux38_82_15275 ;
  wire \DataPath/RegFile/mux38_7_15276 ;
  wire \DataPath/RegFile/mux39_82_15277 ;
  wire \DataPath/RegFile/mux39_7_15278 ;
  wire \DataPath/RegFile/mux23_82_15279 ;
  wire \DataPath/RegFile/mux23_7_15280 ;
  wire \DataPath/RegFile/mux20_82_15281 ;
  wire \DataPath/RegFile/mux20_7_15282 ;
  wire \DataPath/RegFile/mux24_82_15283 ;
  wire \DataPath/RegFile/mux24_7_15284 ;
  wire \DataPath/RegFile/mux51_82_15285 ;
  wire \DataPath/RegFile/mux51_7_15286 ;
  wire \DataPath/RegFile/mux19_82_15287 ;
  wire \DataPath/RegFile/mux19_7_15288 ;
  wire \DataPath/RegFile/mux50_82_15289 ;
  wire \DataPath/RegFile/mux50_7_15290 ;
  wire \DataPath/RegFile/mux42_82_15291 ;
  wire \DataPath/RegFile/mux42_7_15292 ;
  wire \DataPath/RegFile/reg_bank_20_17_15293 ;
  wire \DataPath/RegFile/mux9_82_15294 ;
  wire \DataPath/RegFile/mux9_7_15295 ;
  wire \DataPath/RegFile/mux7_82_15296 ;
  wire \DataPath/RegFile/mux7_7_15297 ;
  wire \DataPath/RegFile/mux40_82_15298 ;
  wire \DataPath/RegFile/mux40_7_15299 ;
  wire \DataPath/RegFile/mux10_82_15300 ;
  wire \DataPath/RegFile/mux10_7_15301 ;
  wire \DataPath/RegFile/mux48_82_15302 ;
  wire \DataPath/RegFile/mux48_7_15303 ;
  wire \DataPath/RegWriteMux/Mmux_f325_15304 ;
  wire \DataPath/RegFile/reg_bank_27_21_15305 ;
  wire \DataPath/ALU/Diff/a<4>5_15306 ;
  wire N177;
  wire \DataPath/RegWriteMux/Mmux_f217_15308 ;
  wire \DataPath/ALU/m3/Mmux_f_91_15310 ;
  wire \DataPath/ALU/Diff/a<0>4_15311 ;
  wire N225;
  wire \DataPath/ALU/Sh1291_15313 ;
  wire \DataPath/RegWriteMux/Mmux_f323_15314 ;
  wire \DataPath/RegFile/mux16_82_15315 ;
  wire \DataPath/RegFile/mux16_7_15316 ;
  wire \DataPath/RegFile/mux18_82_15317 ;
  wire \DataPath/RegFile/mux18_7_15318 ;
  wire \DataPath/RegFile/mux8_82_15319 ;
  wire \DataPath/RegFile/mux8_7_15320 ;
  wire \DataPath/RegWriteMux/Mmux_f315_15321 ;
  wire \DataPath/RegFile/mux47_82_15322 ;
  wire \DataPath/RegFile/mux47_7_15323 ;
  wire N211;
  wire N26;
  wire \DataPath/ALU/m3/Mmux_f_8_15326 ;
  wire N64;
  wire \DataPath/RegWriteMux/Mmux_f256 ;
  wire N229;
  wire \DataPath/RegWriteMux/Mmux_f282_15330 ;
  wire \DataPath/RegFile/reg_bank_14_23_15331 ;
  wire N24;
  wire \DataPath/RegWriteMux/Mmux_f184_15333 ;
  wire \DataPath/RegWriteMux/Mmux_f2 ;
  wire \DataPath/RegWriteMux/Mmux_f91_15336 ;
  wire \DataPath/RegWriteMux/Mmux_f81_15337 ;
  wire N143;
  wire N142;
  wire \DataPath/RegWriteMux/Mmux_f41_15340 ;
  wire \DataPath/RegWriteMux/Mmux_f34_15341 ;
  wire \DataPath/RegWriteMux/Mmux_f45_15342 ;
  wire \DataPath/ALU/m3/Mmux_f1012_15343 ;
  wire \DataPath/RegWriteMux/Mmux_f243_15344 ;
  wire \DataPath/RegFile/mux17_82_15345 ;
  wire \DataPath/RegFile/mux17_7_15346 ;
  wire \DataPath/RegFile/mux46_82_15347 ;
  wire \DataPath/RegFile/mux46_7_15348 ;
  wire \DataPath/RegFile/mux15_82_15349 ;
  wire \DataPath/RegFile/mux15_7_15350 ;
  wire \DataPath/RegWriteMux/Mmux_f95_15351 ;
  wire \DataPath/RegWriteMux/Mmux_f194_15352 ;
  wire \DataPath/RegWriteMux/Mmux_f8 ;
  wire \DataPath/RegWriteMux/Mmux_f73_15355 ;
  wire N173;
  wire N227;
  wire \DataPath/ALU/m3/Mmux_f52111_15359 ;
  wire \DataPath/RegWriteMux/Mmux_f152_15360 ;
  wire \DataPath/RegWriteMux/Mmux_f51_15361 ;
  wire \DataPath/ALU/Sh157 ;
  wire \DataPath/RegFile/reg_bank_21_22_15363 ;
  wire \DataPath/RegWriteMux/Mmux_f115_15364 ;
  wire \DataPath/RegWriteMux/Mmux_f136_15365 ;
  wire N14;
  wire \DataPath/RegWriteMux/Mmux_f254_15367 ;
  wire \DataPath/RegWriteMux/Mmux_f313_15368 ;
  wire \DataPath/RegWriteMux/Mmux_f104_15369 ;
  wire \DataPath/RegWriteMux/Mmux_f145_15371 ;
  wire \DataPath/ALU/Sh148 ;
  wire \DataPath/RegFile/reg_bank_22_21_15373 ;
  wire \DataPath/RegFile/mux12_82_15374 ;
  wire \DataPath/RegFile/mux12_7_15375 ;
  wire \DataPath/RegFile/mux13_82_15376 ;
  wire \DataPath/RegFile/mux13_7_15377 ;
  wire \DataPath/RegWriteMux/Mmux_f166_15378 ;
  wire \DataPath/RegWriteMux/Mmux_f32 ;
  wire \DataPath/RegWriteMux/Mmux_f291_15380 ;
  wire \DataPath/RegFile/reg_bank_20_20_15381 ;
  wire \DataPath/RegFile/mux45_82_15382 ;
  wire \DataPath/RegFile/mux45_7_15383 ;
  wire \DataPath/RegFile/mux44_82_15384 ;
  wire \DataPath/RegFile/mux44_7_15385 ;
  wire \DataPath/RegWriteMux/Mmux_f303_15388 ;
  wire \DataPath/RegWriteMux/Mmux_f22 ;
  wire \DataPath/RegWriteMux/Mmux_f192_15390 ;
  wire \DataPath/RegWriteMux/Mmux_f161_15391 ;
  wire \DataPath/RegFile/mux14_82_15392 ;
  wire \DataPath/RegFile/mux14_7_15393 ;
  wire \DataPath/ALU/Sh5611_15394 ;
  wire \DataPath/RegWriteMux/Mmux_f215_15395 ;
  wire \DataPath/ALU/Sh243 ;
  wire \DataPath/RegFile/reg_bank_5_21_15397 ;
  wire \DataPath/ALU/m3/Mmux_f428 ;
  wire \DataPath/RegWriteMux/Mmux_f164_15399 ;
  wire \DataPath/ALU/m3/Mmux_f486_15400 ;
  wire \DataPath/RegWriteMux/Mmux_f134_15401 ;
  wire \DataPath/RegWriteMux/Mmux_f301_15402 ;
  wire \DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/INV_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ramCLKBWRCLK ;
  wire \DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/INV_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ramCLKARDCLK ;
  wire \DataPath/ALUInMux/Mmux_f110_360 ;
  wire \DataPath/ProgramCounter/pc<3>_rt_653 ;
  wire \DataPath/ProgramCounter/pc<5>_rt_642 ;
  wire \DataPath/ProgramCounter/pc<4>_rt_641 ;
  wire \DataPath/ProgramCounter/pc<8>_rt_673 ;
  wire \DataPath/ProgramCounter/pc<6>_rt_671 ;
  wire \DataPath/ProgramCounter/pc<7>_rt_670 ;
  wire \DataPath/ProgramCounter/pc<9>_rt_666 ;
  wire \DataPath/ProgramCounter/pc<16>_rt_717 ;
  wire \DataPath/ProgramCounter/pc<14>_rt_715 ;
  wire \DataPath/ProgramCounter/pc<15>_rt_714 ;
  wire \DataPath/ProgramCounter/pc<17>_rt_710 ;
  wire \DataPath/ProgramCounter/pc<12>_rt_695 ;
  wire \DataPath/ProgramCounter/pc<10>_rt_693 ;
  wire \DataPath/ProgramCounter/pc<11>_rt_692 ;
  wire \DataPath/ProgramCounter/pc<13>_rt_688 ;
  wire \DataPath/ProgramCounter/pc<28>_rt_783 ;
  wire \DataPath/ProgramCounter/pc<26>_rt_781 ;
  wire \DataPath/ProgramCounter/pc<27>_rt_780 ;
  wire \DataPath/ProgramCounter/pc<29>_rt_776 ;
  wire \DataPath/ProgramCounter/pc<24>_rt_761 ;
  wire \DataPath/ProgramCounter/pc<22>_rt_759 ;
  wire \DataPath/ProgramCounter/pc<23>_rt_758 ;
  wire \DataPath/ProgramCounter/pc<25>_rt_754 ;
  wire \DataPath/ProgramCounter/pc<30>_rt_802 ;
  wire \DataPath/ProgramCounter/pc<31>_rt_799 ;
  wire \DataPath/ProgramCounter/pc<20>_rt_739 ;
  wire \DataPath/ProgramCounter/pc<18>_rt_737 ;
  wire \DataPath/ProgramCounter/pc<19>_rt_736 ;
  wire \DataPath/ProgramCounter/pc<21>_rt_732 ;
  wire \DataPath/RegFile/reg_bank_19_6_1135 ;
  wire \DataPath/RegFile/reg_bank_19_4_1133 ;
  wire \DataPath/RegFile/reg_bank_19_7_1132 ;
  wire \DataPath/RegFile/reg_bank_19_5_1131 ;
  wire \DataPath/RegFile/mux59_3_1024 ;
  wire \DataPath/RegFile/mux59_4_1011 ;
  wire \DataPath/RegFile/mux60_3_1324 ;
  wire \DataPath/RegFile/mux60_4_1311 ;
  wire \DataPath/RegFile/mux28_3_1276 ;
  wire \DataPath/RegFile/mux28_4_1263 ;
  wire \DataPath/RegFile/mux2_3_1465 ;
  wire \DataPath/RegFile/mux2_4_1452 ;
  wire \DataPath/RegFile/mux61_3_1570 ;
  wire \DataPath/RegFile/mux61_4_1557 ;
  wire \DataPath/RegFile/mux30_3_1750 ;
  wire \DataPath/RegFile/mux30_4_1737 ;
  wire \DataPath/RegFile/reg_bank_7_15_2462 ;
  wire \DataPath/RegFile/reg_bank_7_13_2461 ;
  wire \DataPath/RegFile/reg_bank_7_12_pack_1 ;
  wire \DataPath/RegFile/reg_bank_7_14_2447 ;
  wire \DataPath/RegFile/mux27_3_2358 ;
  wire \DataPath/RegFile/mux27_4_2345 ;
  wire \DataPath/RegFile/mux26_3_2420 ;
  wire \DataPath/RegFile/mux26_4_2407 ;
  wire \DataPath/RegFile/_n10581_inv323_pack_5 ;
  wire \DataPath/RegFile/mux34_3_2122 ;
  wire \DataPath/RegFile/mux34_4_2109 ;
  wire \DataPath/RegFile/mux58_3_3005 ;
  wire \DataPath/RegFile/mux58_4_2992 ;
  wire \DataPath/RegFile/_n10581_inv321_pack_5 ;
  wire \DataPath/RegFile/mux3_3_3053 ;
  wire \DataPath/RegFile/mux3_4_3040 ;
  wire \DataPath/RegFile/mux29_3_2975 ;
  wire \DataPath/RegFile/mux29_4_2962 ;
  wire \DataPath/RegFile/_n10101_inv324_pack_5 ;
  wire \DataPath/RegFile/mux62_3_3409 ;
  wire \DataPath/RegFile/mux62_4_3396 ;
  wire \DataPath/RegFile/reg_bank_7_9_3200 ;
  wire \DataPath/RegFile/reg_bank_7_8_3199 ;
  wire \DataPath/RegFile/reg_bank_7_10_3195 ;
  wire \DataPath/RegFile/reg_bank_7_11_3189 ;
  wire \DataPath/RegFile/mux36_3_3516 ;
  wire \DataPath/RegFile/mux36_4_3503 ;
  wire \DataPath/RegFile/mux5_3_3486 ;
  wire \DataPath/RegFile/mux5_4_3473 ;
  wire \DataPath/RegFile/mux63_3_3439 ;
  wire \DataPath/RegFile/mux63_4_3426 ;
  wire \DataPath/RegFile/_n12501_inv321_pack_10 ;
  wire \DataPath/RegFile/_n4386_inv1_pack_2 ;
  wire \DataPath/RegFile/reg_bank_27_29_3919 ;
  wire \DataPath/RegFile/reg_bank_27_28_3918 ;
  wire \DataPath/RegFile/reg_bank_27_30_3914 ;
  wire \DataPath/RegFile/reg_bank_27_31_pack_1 ;
  wire \DataPath/RegFile/reg_bank_29_30_pack_5 ;
  wire \DataPath/RegFile/reg_bank_29_29_pack_4 ;
  wire \DataPath/RegFile/reg_bank_29_27_3964 ;
  wire \DataPath/RegFile/reg_bank_29_28_pack_3 ;
  wire N240;
  wire \ControlUnit/alu_op<4>1_4136 ;
  wire N239;
  wire \DataPath/RegFile/mux32_3_4318 ;
  wire \DataPath/RegFile/mux32_4_4305 ;
  wire \DataPath/RegFile/mux_3_4373 ;
  wire \DataPath/RegFile/mux_4_4360 ;
  wire \DataPath/RegFile/reg_bank_15_2_pack_9 ;
  wire \DataPath/RegFile/reg_bank_15_3_4273 ;
  wire \DataPath/RegFile/reg_bank_15_0_4266 ;
  wire \DataPath/RegFile/reg_bank_15_1_4258 ;
  wire \DataPath/RegFile/reg_bank_20_4_4787 ;
  wire \DataPath/RegFile/reg_bank_20_6_4785 ;
  wire \DataPath/RegFile/reg_bank_20_5_4780 ;
  wire \DataPath/RegFile/mux41_3_4754 ;
  wire \DataPath/RegFile/mux41_4_4741 ;
  wire \DataPath/RegFile/mux35_3_4844 ;
  wire \DataPath/RegFile/mux35_4_4831 ;
  wire \DataPath/RegFile/mux25_3_4934 ;
  wire \DataPath/RegFile/mux25_4_4921 ;
  wire \DataPath/RegFile/mux6_3_4904 ;
  wire \DataPath/RegFile/mux6_4_4891 ;
  wire \DataPath/RegFile/mux43_3_4874 ;
  wire \DataPath/RegFile/mux43_4_4861 ;
  wire \DataPath/RegFile/_n12981_inv322_pack_8 ;
  wire \DataPath/RegFile/_n13461_inv321_pack_5 ;
  wire \DataPath/RegFile/mux31_3_5490 ;
  wire \DataPath/RegFile/mux31_4_5477 ;
  wire \DataPath/RegFile/mux37_3_5520 ;
  wire \DataPath/RegFile/mux37_4_5507 ;
  wire \DataPath/RegFile/mux1_3_5460 ;
  wire \DataPath/RegFile/mux1_4_5447 ;
  wire \DataPath/RegFile/mux22_3_5806 ;
  wire \DataPath/RegFile/mux22_4_5793 ;
  wire \DataPath/RegFile/mux4_3_5619 ;
  wire \DataPath/RegFile/mux4_4_5606 ;
  wire \DataPath/RegFile/reg_bank_23_0_5828 ;
  wire \DataPath/RegFile/reg_bank_23_3_5823 ;
  wire \DataPath/RegFile/reg_bank_23_2_pack_4 ;
  wire \DataPath/RegFile/reg_bank_23_1_pack_3 ;
  wire \DataPath/RegFile/mux11_3_5776 ;
  wire \DataPath/RegFile/mux11_4_5763 ;
  wire \DataPath/RegFile/mux57_3_5721 ;
  wire \DataPath/RegFile/mux57_4_5708 ;
  wire \DataPath/RegFile/_n11541_inv321_pack_5 ;
  wire N12;
  wire \DataPath/RegFile/mux33_3_6237 ;
  wire \DataPath/RegFile/mux33_4_6224 ;
  wire \DataPath/RegFile/mux56_3_6078 ;
  wire \DataPath/RegFile/mux56_4_6065 ;
  wire \DataPath/RegFile/mux53_3_6172 ;
  wire \DataPath/RegFile/mux53_4_6159 ;
  wire \DataPath/RegFile/mux54_3_6418 ;
  wire \DataPath/RegFile/mux54_4_6405 ;
  wire \DataPath/RegFile/_n11061_inv322_pack_5 ;
  wire N206_pack_1;
  wire \DataPath/RegFile/mux21_3_6588 ;
  wire \DataPath/RegFile/mux21_4_6575 ;
  wire \DataPath/ALU/Diff/a<0>3_6702 ;
  wire \DataPath/RegFile/reg_bank_19_29_6779 ;
  wire \DataPath/RegFile/reg_bank_19_28_6778 ;
  wire \DataPath/RegFile/reg_bank_19_30_6774 ;
  wire \DataPath/RegFile/reg_bank_19_31_6768 ;
  wire \DataPath/RegFile/mux52_3_6842 ;
  wire \DataPath/RegFile/mux52_4_6829 ;
  wire \DataPath/RegFile/mux9_3_8277 ;
  wire \DataPath/RegFile/mux9_4_8264 ;
  wire \DataPath/RegFile/mux42_3_8081 ;
  wire \DataPath/RegFile/mux42_4_8076 ;
  wire \DataPath/RegFile/reg_bank_18_31_8075 ;
  wire \DataPath/RegFile/mux55_3_7271 ;
  wire \DataPath/RegFile/mux55_4_7258 ;
  wire \DataPath/RegFile/mux49_3_7241 ;
  wire \DataPath/RegFile/mux49_4_7228 ;
  wire \DataPath/alu_in2<18>_pack_1 ;
  wire \DataPath/RegFile/mux39_3_7578 ;
  wire \DataPath/RegFile/mux39_4_7565 ;
  wire N16;
  wire N215;
  wire N21;
  wire N216;
  wire \DataPath/RegFile/mux23_3_7608 ;
  wire \DataPath/RegFile/mux23_4_7595 ;
  wire \DataPath/RegFile/mux38_3_7435 ;
  wire \DataPath/RegFile/mux38_4_7422 ;
  wire \DataPath/RegFile/mux51_3_7909 ;
  wire \DataPath/RegFile/mux51_4_7896 ;
  wire \DataPath/RegFile/mux24_3_7718 ;
  wire \DataPath/RegFile/mux24_4_7705 ;
  wire \DataPath/RegFile/mux20_3_7688 ;
  wire \DataPath/RegFile/mux20_4_7675 ;
  wire \DataPath/RegFile/mux50_3_8026 ;
  wire \DataPath/RegFile/mux50_4_8013 ;
  wire \DataPath/RegFile/mux19_3_7996 ;
  wire \DataPath/RegFile/mux19_4_7983 ;
  wire \DataPath/RegFile/mux7_3_8343 ;
  wire \DataPath/RegFile/mux7_4_8330 ;
  wire \DataPath/RegFile/mux40_3_8391 ;
  wire \DataPath/RegFile/mux40_4_8378 ;
  wire \DataPath/RegFile/mux10_3_8421 ;
  wire \DataPath/RegFile/mux10_4_8408 ;
  wire \DataPath/RegFile/mux48_3_8451 ;
  wire \DataPath/RegFile/mux48_4_8438 ;
  wire \DataPath/RegFile/reg_bank_20_31_8648 ;
  wire N203;
  wire \DataPath/ALU/m3/Mmux_f_41_8841 ;
  wire \DataPath/ALU/outreg<1>1 ;
  wire \DataPath/ALU/m3/Mmux_f_31_8834 ;
  wire \DataPath/RegFile/reg_bank_4_2_8935 ;
  wire \DataPath/RegFile/reg_bank_4_3_8926 ;
  wire \DataPath/RegFile/reg_bank_4_0_8917 ;
  wire \DataPath/RegFile/reg_bank_4_1_8910 ;
  wire \DataPath/ALU/m3/Mmux_f421 ;
  wire \DataPath/RegFile/mux18_3_9154 ;
  wire \DataPath/RegFile/mux18_4_9141 ;
  wire \DataPath/RegFile/mux16_3_9124 ;
  wire \DataPath/RegFile/mux16_4_9111 ;
  wire \DataPath/ALU/Sh571 ;
  wire \DataPath/RegFile/mux47_3_9295 ;
  wire \DataPath/RegFile/mux47_4_9282 ;
  wire \DataPath/RegFile/mux8_3_9184 ;
  wire \DataPath/RegFile/mux8_4_9171 ;
  wire \DataPath/write_reg_data<21>_rt_9263 ;
  wire N252;
  wire N251;
  wire \DataPath/ALU/out ;
  wire \DataPath/RegFile/reg_bank_3_12_9471 ;
  wire \DataPath/RegFile/reg_bank_3_13_9467 ;
  wire \DataPath/RegFile/reg_bank_3_14_9453 ;
  wire \DataPath/RegFile/reg_bank_3_15_9451 ;
  wire \DataPath/ALU/m3/Mmux_f_4 ;
  wire \DataPath/ALU/m3/Mmux_f_3_9564 ;
  wire \DataPath/ALU/outreg<0>1 ;
  wire N253;
  wire \DataPath/ALU/out3_9958 ;
  wire N254;
  wire \DataPath/write_reg_data<22>_rt_9949 ;
  wire N218;
  wire N23;
  wire N217;
  wire \DataPath/RegWriteMux/Mmux_f81_pack_2 ;
  wire N248;
  wire N247;
  wire \DataPath/ALU/m3/Mmux_f502 ;
  wire \DataPath/ALU/m3/Mmux_f1411 ;
  wire \DataPath/write_reg_data<10>_pack_3 ;
  wire N242;
  wire N241;
  wire \DataPath/RegFile/mux15_3_10546 ;
  wire \DataPath/RegFile/mux15_4_10533 ;
  wire \DataPath/RegFile/mux17_3_10404 ;
  wire \DataPath/RegFile/mux17_4_10391 ;
  wire \DataPath/RegFile/mux46_3_10516 ;
  wire \DataPath/RegFile/mux46_4_10503 ;
  wire \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c<1>_pack_3 ;
  wire N238;
  wire N237;
  wire \DataPath/write_reg_data<16>_pack_3 ;
  wire \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c<1>_pack_5 ;
  wire \DataPath/ALU/Sh248 ;
  wire N227_pack_3;
  wire \DataPath/ALU/Sh531 ;
  wire \DataPath/RegWriteMux/Mmux_f224_10921 ;
  wire N245;
  wire \DataPath/write_reg_data<24>_pack_3 ;
  wire N246;
  wire \DataPath/RegFile/reg_bank_1_18_11317 ;
  wire \DataPath/RegFile/reg_bank_1_16_11315 ;
  wire \DataPath/RegFile/reg_bank_1_19_11314 ;
  wire \DataPath/RegFile/reg_bank_1_17_11313 ;
  wire \DataPath/ALU/Sh581 ;
  wire \DataPath/RegWriteMux/Mmux_f132_11115 ;
  wire N36;
  wire N232;
  wire N231;
  wire \DataPath/RegFile/mux12_3_11621 ;
  wire \DataPath/RegFile/mux12_4_11608 ;
  wire \DataPath/RegFile/mux13_3_11662 ;
  wire \DataPath/RegFile/mux13_4_11649 ;
  wire \DataPath/ALU/Sh5911_11536 ;
  wire \DataPath/ALU/Sh271 ;
  wire \DataPath/RegFile/mux44_3_11883 ;
  wire \DataPath/RegFile/mux44_4_11870 ;
  wire N234;
  wire N233;
  wire \DataPath/RegWriteMux/Mmux_f205 ;
  wire N244;
  wire N243;
  wire \DataPath/RegWriteMux/Mmux_f131 ;
  wire \DataPath/RegFile/mux45_3_11853 ;
  wire \DataPath/RegFile/mux45_4_11840 ;
  wire N249;
  wire N250;
  wire \DataPath/ALU/m3/Mmux_f423_11991 ;
  wire \DataPath/ALU/Sh34 ;
  wire \DataPath/ALU/Sh471_pack_5 ;
  wire \DataPath/RegFile/mux14_3_12136 ;
  wire \DataPath/RegFile/mux14_4_12123 ;
  wire \DataPath/RegFile/reg_bank_4_21_12153 ;
  wire \DataPath/RegFile/reg_bank_4_20_pack_1 ;
  wire \DataPath/RegFile/reg_bank_4_22_12148 ;
  wire \DataPath/RegFile/reg_bank_4_23_12142 ;
  wire \DataPath/ALU/Sh561 ;
  wire \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c<1>_pack_3 ;
  wire \DataPath/ALU/m3/Mmux_f4210_12548 ;
  wire N223;
  wire N224;
  wire N236;
  wire N235;
  wire \DataPath/ALU/m3/Mmux_f5411 ;
  wire \DataPath/RegWriteMux/Mmux_f164_pack_8 ;
  wire N169;
  wire N222;
  wire N221;
  wire \DataPath/ALU/m3/Mmux_f503_pack_5 ;
  wire N220;
  wire N219;
  wire \DataPath/ALU/Sh1391 ;
  wire \NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<10> ;
  wire \NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<11> ;
  wire \NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<12> ;
  wire \NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<13> ;
  wire \NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<14> ;
  wire \NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<5> ;
  wire \NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<6> ;
  wire \NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<7> ;
  wire \NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<8> ;
  wire \NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<9> ;
  wire \NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK ;
  wire \NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<5> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<6> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<7> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<8> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<9> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<5> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<6> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<7> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<8> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<9> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<0> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<1> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<10> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<11> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<12> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<13> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<14> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<15> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<2> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<3> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<4> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<5> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<6> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<7> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<8> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<9> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<0> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<1> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<10> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<11> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<12> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<13> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<14> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<15> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<2> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<3> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<4> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<5> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<6> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<7> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<8> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<9> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE<0> ;
  wire \NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE<1> ;
  wire \NlwBufferSignal_final_res_11_OBUF/I ;
  wire \NlwBufferSignal_final_res_10_OBUF/I ;
  wire \NlwBufferSignal_final_res_12_OBUF/I ;
  wire \NlwBufferSignal_final_res_13_OBUF/I ;
  wire \NlwBufferSignal_final_res_14_OBUF/I ;
  wire \NlwBufferSignal_final_res_15_OBUF/I ;
  wire \NlwBufferSignal_final_res_4_OBUF/I ;
  wire \NlwBufferSignal_final_res_0_OBUF/I ;
  wire \NlwBufferSignal_final_res_3_OBUF/I ;
  wire \NlwBufferSignal_clk_BUFGP/BUFG/IN ;
  wire \NlwBufferSignal_final_res_9_OBUF/I ;
  wire \NlwBufferSignal_final_res_1_OBUF/I ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_4/IN ;
  wire \NlwBufferSignal_final_res_8_OBUF/I ;
  wire \NlwBufferSignal_final_res_5_OBUF/I ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_8/IN ;
  wire \NlwBufferSignal_final_res_7_OBUF/I ;
  wire \NlwBufferSignal_final_res_2_OBUF/I ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_12/IN ;
  wire \NlwBufferSignal_final_res_6_OBUF/I ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_12/IN ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_10/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_9/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_8/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_4/IN ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_27/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_4/IN ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_6/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_5/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_4/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_28/IN ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_25/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_27/IN ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_31/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_30/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_29/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_24/IN ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_23/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_0/IN ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_21/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_20/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_19/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_0/IN ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_17/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_16/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_15/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_0/IN ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_13/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_12/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_11/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_2/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_1/CLK ;
  wire \NlwBufferSignal_DataPath/ProgramCounter/pc_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_26_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_10_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_25_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_11/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_8_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_15/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_12/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_31/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_31/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_14_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_12_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_14/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_14/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_12/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_13/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_13/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_11/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_10/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_10/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_9/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_9/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_8/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_8/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_30_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_28_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_30/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_30/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_29/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_29/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_28/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_28/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_15_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_27_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_15/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_24_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_13_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_16_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_21_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_29_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_9_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_23_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_2_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_31_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_18_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_22_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_11_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_18/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_18/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_17/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_17/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_16/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_19_16/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_19/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_19/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_4_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_0_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_3_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_4/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_4/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_1/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_7/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_7/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_6/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_6/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_6_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_5/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_5/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_1_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_5_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_27/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_27/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_26/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_26/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_25/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_25/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_24/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_17_24/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_23/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_23/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_22/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_22/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_21/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_21/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_20/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_7_20/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_3/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_3/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_0/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_0/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_2/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_2/IN ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_1/CLK ;
  wire \NlwBufferSignal_DataPath/RegFile/reg_bank_20_1/IN ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEINA_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEINB_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[0]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[1]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[10]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[11]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[12]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[13]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[14]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[15]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[16]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[17]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[18]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[19]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[2]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[20]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[21]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[22]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[23]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[24]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[25]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[26]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[27]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[28]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[29]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[3]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[30]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[31]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[4]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[5]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[6]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[7]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[8]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[9]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP[0]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP[1]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP[2]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP[3]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP[0]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP[1]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP[2]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP[3]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[0]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[1]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[2]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[3]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[4]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[5]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[6]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[7]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[0]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[1]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[2]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[3]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[4]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[5]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[6]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[7]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[8]_UNCONNECTED ;
  wire \NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire \NLW_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPADOP[0]_UNCONNECTED ;
  wire \NLW_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPADOP[1]_UNCONNECTED ;
  wire \NLW_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPBDOP[0]_UNCONNECTED ;
  wire \NLW_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPBDOP[1]_UNCONNECTED ;
  wire \NLW_N0_28.D5LUT_O_UNCONNECTED ;
  wire \NLW_ProtoComp24.CYINITGND_O_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_29.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_30.B5LUT_O_UNCONNECTED ;
  wire \NLW_N1.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_24.D5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_25.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_26.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_27.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_16.D5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_17.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_18.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_19.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_20.D5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_21.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_22.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_23.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_12.D5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<19>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<19>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<19>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_13.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_14.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_15.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_8.D5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<23>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<23>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<23>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_9.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_10.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_11.A5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_xor<31>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_xor<31>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_xor<31>_CO[2]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_xor<31>_CO[3]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_xor<31>_DI[3]_UNCONNECTED ;
  wire \NLW_N0.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_2.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_3.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_4.D5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<27>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<27>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/ALU/Madd_complement_cy<27>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_5.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_6.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_7.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_58.D5LUT_O_UNCONNECTED ;
  wire \NLW_ProtoComp27.CYINITGND_O_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<5>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<5>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<5>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_59.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_60.B5LUT_O_UNCONNECTED ;
  wire \NLW_N1_2.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_54.D5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<9>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<9>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<9>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_55.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_56.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_57.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_46.D5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<17>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<17>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<17>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_47.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_48.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_49.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_50.D5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<13>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<13>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<13>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_51.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_52.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_53.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_34.D5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<29>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<29>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<29>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_35.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_36.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_37.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_38.D5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<25>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<25>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<25>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_39.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_40.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_41.A5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_CO[2]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_CO[3]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_DI[1]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_DI[2]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_DI[3]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_O[2]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_O[3]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_S[2]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_S[3]_UNCONNECTED ;
  wire \NLW_N0_33.A5LUT_O_UNCONNECTED ;
  wire \NLW_N0_42.D5LUT_O_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<21>_CO[0]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<21>_CO[1]_UNCONNECTED ;
  wire \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<21>_CO[2]_UNCONNECTED ;
  wire \NLW_N0_43.C5LUT_O_UNCONNECTED ;
  wire \NLW_N0_44.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0_45.A5LUT_O_UNCONNECTED ;
  wire GND;
  wire VCC;
  wire [25 : 6] \DataPath/instruction ;
  wire [1 : 0] reg_write;
  wire [3 : 0] alu_op;
  wire [4 : 0] \DataPath/ALU/shift_amt ;
  wire [5 : 0] func;
  wire [3 : 1] \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c ;
  wire [31 : 0] \DataPath/alu_in2 ;
  wire [1 : 1] \DataPath/ALU/mainAdder/c ;
  wire [5 : 0] opcode;
  wire [3 : 1] \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c ;
  wire [3 : 1] \DataPath/ALU/mainAdder/cla_16bit_2/n0007 ;
  wire [3 : 1] \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c ;
  wire [2 : 2] \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_4/c ;
  wire [1 : 0] reg_write_mux_ctrl;
  wire [31 : 0] \DataPath/mem_out ;
  wire [3 : 1] \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c ;
  wire [0 : 0] \DataPath/ALU/mainAdder/cla_16bit_1/g ;
  wire [3 : 1] \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c ;
  wire [3 : 2] \DataPath/ALU/mainAdder/cla_16bit_1/n0007 ;
  wire [3 : 1] \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c ;
  wire [4 : 0] \DataPath/alu_res ;
  wire [31 : 0] \DataPath/ProgramCounter/pc ;
  wire [31 : 0] \DataPath/ALU/Diff/a ;
  wire [31 : 0] \DataPath/write_reg_data ;
  wire [4 : 0] br_op;
  wire [1 : 0] \DataPath/ALU/bit_and ;
  wire [3 : 2] \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_1/c ;
  wire [4 : 3] \ControlUnit/alu_op ;
  wire [1 : 1] \ControlUnit/reg_write_mux_ctrl ;
  wire [31 : 1] \DataPath/ALU/n0028 ;
  wire [31 : 0] \DataPath/ALU/complement ;
  wire [2 : 2] \DataPath/BranchControl/Madd_pc_plus4_lut ;
  wire [31 : 2] \DataPath/BranchControl/pc_plus4 ;
  wire [31 : 0] \DataPath/reg_val2 ;
  wire [31 : 0] \DataPath/reg_val1 ;
  wire [31 : 0] \DataPath/pc_new ;
  initial $sdf_annotate("netgen/par/kgpminirisc_timesim.sdf");
  X_RAMB36E1 #(
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .READ_WIDTH_A ( 36 ),
    .READ_WIDTH_B ( 36 ),
    .WRITE_WIDTH_A ( 36 ),
    .WRITE_WIDTH_B ( 36 ),
    .EN_ECC_READ ( "FALSE" ),
    .EN_ECC_WRITE ( "FALSE" ),
    .RAM_EXTENSION_A ( "NONE" ),
    .RAM_EXTENSION_B ( "NONE" ),
    .RAM_MODE ( "TDP" ),
    .RDADDR_COLLISION_HWCONFIG ( "DELAYED_WRITE" ),
    .RSTREG_PRIORITY_A ( "REGCE" ),
    .RSTREG_PRIORITY_B ( "REGCE" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h01480000294A00017A89FFFF2908000106A002802AB50001068000402A940001 ),
    .INIT_01 ( 256'h798D00000194000001880000298C000128000001B940001D014B000001750001 ),
    .INIT_02 ( 256'hA00000060500004028000001B9C0001901CF000001C9000001ED000129CE0001 ),
    .INIT_03 ( 256'hA000001F067FFFC02A73000128000001A000001F026800002A73000128000001 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000028000001 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_40 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_41 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_42 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_43 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_44 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_45 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_46 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_47 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_48 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_49 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_4A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_4B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_4C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_4D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_4E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_4F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_50 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_51 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_52 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_53 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_54 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_55 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_56 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_57 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_58 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_59 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_5A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_5B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_5C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_5D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_5E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_5F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_60 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_61 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_62 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_63 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_64 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_65 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_66 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_67 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_68 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_69 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_6A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_6B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_6C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_6D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_6E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_6F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_70 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_71 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_72 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_73 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_74 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_75 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_76 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_77 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_78 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_79 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_7A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_7B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_7C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_7D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_7E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_7F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_DEVICE ( "7SERIES" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB36_X0Y11" ))
  \DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram  (
    .CASCADEINA
(\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEINA_UNCONNECTED )
,
    .CASCADEINB
(\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEINB_UNCONNECTED )
,
    .CASCADEOUTA
(\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED )
,
    .CASCADEOUTB
(\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED )
,
    .CLKARDCLK
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK )
,
    .CLKBWRCLK
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK )
,
    .DBITERR
(\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED )
,
    .ENARDEN(1'b1),
    .ENBWREN(1'b0),
    .INJECTDBITERR(1'b0),
    .INJECTSBITERR(1'b0),
    .REGCEAREGCE(1'b0),
    .REGCEB(1'b0),
    .RSTRAMARSTRAM(1'b0),
    .RSTRAMB(1'b0),
    .RSTREGARSTREG(1'b0),
    .RSTREGB(1'b0),
    .SBITERR
(\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED )
,
    .ADDRARDADDR({1'b1, 
\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<14> 
, 
\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<13> 
, 
\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<12> 
, 
\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<11> 
, 
\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<10> 
, 
\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<9> 
, 
\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<8> 
, 
\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<7> 
, 
\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<6> 
, 
\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<5> 
, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRBWRADDR({1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIADI({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIBDI({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPADIP({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPBDIP({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOADO({opcode[5], opcode[4], opcode[3], opcode[2], opcode[1], opcode[0], \DataPath/instruction [25], \DataPath/instruction [24], 
\DataPath/instruction [23], \DataPath/instruction [22], \DataPath/instruction [21], \DataPath/instruction [20], \DataPath/instruction [19], 
\DataPath/instruction [18], \DataPath/instruction [17], \DataPath/instruction [16], \DataPath/instruction [15], \DataPath/instruction [14], 
\DataPath/instruction [13], \DataPath/instruction [12], \DataPath/instruction [11], \DataPath/instruction [10], \DataPath/instruction [9], 
\DataPath/instruction [8], \DataPath/instruction [7], \DataPath/instruction [6], func[5], func[4], func[3], func[2], func[1], func[0]}),
    .DOBDO({
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[31]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[30]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[29]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[28]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[27]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[26]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[25]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[24]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[23]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[22]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[21]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[20]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[19]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[18]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[17]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[16]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[15]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[14]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[13]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[12]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[11]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[10]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[9]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[8]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[7]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[6]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[5]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[4]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[3]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[2]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[1]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO[0]_UNCONNECTED 
}),
    .DOPADOP({
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP[3]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP[2]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP[1]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP[0]_UNCONNECTED 
}),
    .DOPBDOP({
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP[3]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP[2]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP[1]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP[0]_UNCONNECTED 
}),
    .ECCPARITY({
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[7]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[6]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[5]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[4]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[3]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[2]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[1]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY[0]_UNCONNECTED 
}),
    .RDADDRECC({
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[8]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[7]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[6]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[5]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[4]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[3]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[2]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[1]_UNCONNECTED 
, 
\NLW_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC[0]_UNCONNECTED 
}),
    .WEA({1'b0, 1'b0, 1'b0, 1'b0}),
    .WEBWE({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_INV 
  \INV_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ramCLKBWRCLK  (
    .I(clk_BUFGP),
    .O
(\DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/INV_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ramCLKBWRCLK )

  );
  X_INV 
  \INV_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ramCLKARDCLK  (
    .I(clk_BUFGP),
    .O
(\DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/INV_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ramCLKARDCLK )

  );
  X_RAMB18E1 #(
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .READ_WIDTH_A ( 18 ),
    .READ_WIDTH_B ( 18 ),
    .WRITE_WIDTH_A ( 18 ),
    .WRITE_WIDTH_B ( 18 ),
    .RAM_MODE ( "TDP" ),
    .RDADDR_COLLISION_HWCONFIG ( "DELAYED_WRITE" ),
    .RSTREG_PRIORITY_A ( "REGCE" ),
    .RSTREG_PRIORITY_B ( "REGCE" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h00000000FFFFFFFC00000020FFFFFFEF0000001D00000036FFFFFFF900000020 ),
    .INIT_01 ( 256'h000000000000000000000000000000000000000000000011FFFFFFEC0000000A ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "7SERIES" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB18_X1Y26" ))
  \DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram  (
    .CLKARDCLK
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK )
,
    .CLKBWRCLK
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK )
,
    .ENARDEN
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN )
,
    .ENBWREN
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN )
,
    .REGCEAREGCE(1'b0),
    .REGCEB(1'b0),
    .RSTRAMARSTRAM(1'b0),
    .RSTRAMB(1'b0),
    .RSTREGARSTREG(1'b0),
    .RSTREGB(1'b0),
    .ADDRARDADDR({1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<9> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<8> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<7> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<6> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<5> 
, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRBWRADDR({1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<9> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<8> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<7> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<6> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<5> 
, 1'b1, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIADI({
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<15> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<14> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<13> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<12> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<11> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<10> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<9> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<8> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<7> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<6> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<5> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<4> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<3> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<2> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<1> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<0> 
}),
    .DIBDI({
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<15> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<14> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<13> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<12> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<11> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<10> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<9> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<8> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<7> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<6> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<5> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<4> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<3> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<2> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<1> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<0> 
}),
    .DIPADIP({1'b0, 1'b0}),
    .DIPBDIP({1'b0, 1'b0}),
    .DOADO({\DataPath/mem_out [15], \DataPath/mem_out [14], \DataPath/mem_out [13], \DataPath/mem_out [12], \DataPath/mem_out [11], 
\DataPath/mem_out [10], \DataPath/mem_out [9], \DataPath/mem_out [8], \DataPath/mem_out [7], \DataPath/mem_out [6], \DataPath/mem_out [5], 
\DataPath/mem_out [4], \DataPath/mem_out [3], \DataPath/mem_out [2], \DataPath/mem_out [1], \DataPath/mem_out [0]}),
    .DOBDO({\DataPath/mem_out [31], \DataPath/mem_out [30], \DataPath/mem_out [29], \DataPath/mem_out [28], \DataPath/mem_out [27], 
\DataPath/mem_out [26], \DataPath/mem_out [25], \DataPath/mem_out [24], \DataPath/mem_out [23], \DataPath/mem_out [22], \DataPath/mem_out [21], 
\DataPath/mem_out [20], \DataPath/mem_out [19], \DataPath/mem_out [18], \DataPath/mem_out [17], \DataPath/mem_out [16]}),
    .DOPADOP({
\NLW_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPADOP[1]_UNCONNECTED 
, 
\NLW_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPADOP[0]_UNCONNECTED 
}),
    .DOPBDOP({
\NLW_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPBDOP[1]_UNCONNECTED 
, 
\NLW_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPBDOP[0]_UNCONNECTED 
}),
    .WEA({
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA<1> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA<0> 
}),
    .WEBWE({1'b0, 1'b0, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE<1> 
, 
\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE<0> 
})
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<3>/DataPath/ALU/Madd_complement_cy<3>_DMUX_Delay  (
    .I(\DataPath/ALU/complement [3]),
    .O(\DataPath/ALU/complement<3>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<3>/DataPath/ALU/Madd_complement_cy<3>_CMUX_Delay  (
    .I(\DataPath/ALU/complement [2]),
    .O(\DataPath/ALU/complement<2>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<3>/DataPath/ALU/Madd_complement_cy<3>_BMUX_Delay  (
    .I(\DataPath/ALU/complement [1]),
    .O(\DataPath/ALU/complement<1>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<3>/DataPath/ALU/Madd_complement_cy<3>_AMUX_Delay  (
    .I(\DataPath/ALU/complement [0]),
    .O(\DataPath/ALU/complement<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 64'h220A775F220A775F ))
  \DataPath/ALU/n0028<3>1  (
    .ADR0(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(\DataPath/instruction [9]),
    .ADR1(func[3]),
    .ADR4(\DataPath/reg_val2<3>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 32'h00000000 ))
  \N0_28.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_28.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X36Y64" ))
  \ProtoComp24.CYINITGND  (
    .O(\NLW_ProtoComp24.CYINITGND_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y64" ))
  \DataPath/ALU/Madd_complement_cy<3>  (
    .CI(1'b0),
    .CYINIT(1'b0),
    .CO({\DataPath/ALU/Madd_complement_cy[3] , \NLW_DataPath/ALU/Madd_complement_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DataPath/ALU/Madd_complement_cy<3>_CO[1]_UNCONNECTED , \NLW_DataPath/ALU/Madd_complement_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\DataPath/ALU/complement [3], \DataPath/ALU/complement [2], \DataPath/ALU/complement [1], \DataPath/ALU/complement [0]}),
    .S({\DataPath/ALU/n0028 [3], \DataPath/ALU/n0028 [2], \DataPath/ALU/n0028 [1], \DataPath/ALUInMux/Mmux_f110_360 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 64'h20702F7F20702F7F ))
  \DataPath/ALU/n0028<2>1  (
    .ADR2(alu_mux_ctrl),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [8]),
    .ADR1(func[2]),
    .ADR4(\DataPath/reg_val2<2>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 32'h00000000 ))
  \N0_29.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_29.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 64'h404F707F404F707F ))
  \DataPath/ALU/n0028<1>1  (
    .ADR2(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(\DataPath/instruction [7]),
    .ADR0(func[1]),
    .ADR3(\DataPath/reg_val2<1>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 32'h00000000 ))
  \N0_30.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_30.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 64'hCFAFC0A0CFAFC0A0 ))
  \DataPath/ALUInMux/Mmux_f1101  (
    .ADR2(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(func[0]),
    .ADR0(\DataPath/instruction [6]),
    .ADR4(\DataPath/reg_val2<0>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALUInMux/Mmux_f110_360 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 32'hFFFFFFFF ))
  \N1.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<7>/DataPath/ALU/Madd_complement_cy<7>_DMUX_Delay  (
    .I(\DataPath/ALU/complement [7]),
    .O(\DataPath/ALU/complement<7>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<7>/DataPath/ALU/Madd_complement_cy<7>_CMUX_Delay  (
    .I(\DataPath/ALU/complement [6]),
    .O(\DataPath/ALU/complement<6>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<7>/DataPath/ALU/Madd_complement_cy<7>_BMUX_Delay  (
    .I(\DataPath/ALU/complement [5]),
    .O(\DataPath/ALU/complement<5>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<7>/DataPath/ALU/Madd_complement_cy<7>_AMUX_Delay  (
    .I(\DataPath/ALU/complement [4]),
    .O(\DataPath/ALU/complement<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 64'h10B01FBF10B01FBF ))
  \DataPath/ALU/n0028<7>1  (
    .ADR2(alu_mux_ctrl),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [13]),
    .ADR3(\DataPath/instruction [7]),
    .ADR4(\DataPath/reg_val2<7>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [7])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 32'h00000000 ))
  \N0_24.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_24.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y65" ))
  \DataPath/ALU/Madd_complement_cy<7>  (
    .CI(\DataPath/ALU/Madd_complement_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DataPath/ALU/Madd_complement_cy[7] , \NLW_DataPath/ALU/Madd_complement_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DataPath/ALU/Madd_complement_cy<7>_CO[1]_UNCONNECTED , \NLW_DataPath/ALU/Madd_complement_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/ALU/complement [7], \DataPath/ALU/complement [6], \DataPath/ALU/complement [5], \DataPath/ALU/complement [4]}),
    .S({\DataPath/ALU/n0028 [7], \DataPath/ALU/n0028 [6], \DataPath/ALU/n0028 [5], \DataPath/ALU/n0028 [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 64'h0A335F330A335F33 ))
  \DataPath/ALU/n0028<6>1  (
    .ADR3(alu_mux_ctrl),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(\DataPath/instruction [12]),
    .ADR2(\DataPath/instruction [6]),
    .ADR1(\DataPath/reg_val2<6>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 32'h00000000 ))
  \N0_25.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_25.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 64'h440F770F440F770F ))
  \DataPath/ALU/n0028<5>1  (
    .ADR3(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(\DataPath/instruction [11]),
    .ADR0(func[5]),
    .ADR2(\DataPath/reg_val2<5>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 32'h00000000 ))
  \N0_26.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_26.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 64'h440C773F440C773F ))
  \DataPath/ALU/n0028<4>1  (
    .ADR1(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(\DataPath/instruction [10]),
    .ADR0(func[4]),
    .ADR4(\DataPath/reg_val2<4>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 32'h00000000 ))
  \N0_27.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_27.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<15>/DataPath/ALU/Madd_complement_cy<15>_DMUX_Delay  (
    .I(\DataPath/ALU/complement [15]),
    .O(\DataPath/ALU/complement<15>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<15>/DataPath/ALU/Madd_complement_cy<15>_CMUX_Delay  (
    .I(\DataPath/ALU/complement [14]),
    .O(\DataPath/ALU/complement<14>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<15>/DataPath/ALU/Madd_complement_cy<15>_BMUX_Delay  (
    .I(\DataPath/ALU/complement [13]),
    .O(\DataPath/ALU/complement<13>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<15>/DataPath/ALU/Madd_complement_cy<15>_AMUX_Delay  (
    .I(\DataPath/ALU/complement [12]),
    .O(\DataPath/ALU/complement<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 64'h03CF555503CF5555 ))
  \DataPath/ALU/n0028<15>1  (
    .ADR4(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(\DataPath/instruction [20]),
    .ADR3(\DataPath/instruction [15]),
    .ADR0(\DataPath/reg_val2<15>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [15])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 32'h00000000 ))
  \N0_16.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_16.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y67" ))
  \DataPath/ALU/Madd_complement_cy<15>  (
    .CI(\DataPath/ALU/Madd_complement_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DataPath/ALU/Madd_complement_cy[15] , \NLW_DataPath/ALU/Madd_complement_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DataPath/ALU/Madd_complement_cy<15>_CO[1]_UNCONNECTED , \NLW_DataPath/ALU/Madd_complement_cy<15>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/ALU/complement [15], \DataPath/ALU/complement [14], \DataPath/ALU/complement [13], \DataPath/ALU/complement [12]}),
    .S({\DataPath/ALU/n0028 [15], \DataPath/ALU/n0028 [14], \DataPath/ALU/n0028 [13], \DataPath/ALU/n0028 [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 64'h05C535F505C535F5 ))
  \DataPath/ALU/n0028<14>1  (
    .ADR2(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(\DataPath/instruction [20]),
    .ADR3(\DataPath/instruction [14]),
    .ADR0(\DataPath/reg_val2<14>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [14])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 32'h00000000 ))
  \N0_17.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_17.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 64'h40734C7F40734C7F ))
  \DataPath/ALU/n0028<13>1  (
    .ADR1(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [13]),
    .ADR3(\DataPath/reg_val2<13>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [13])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 32'h00000000 ))
  \N0_18.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_18.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 64'h530053FF530053FF ))
  \DataPath/ALU/n0028<12>1  (
    .ADR3(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [18]),
    .ADR0(\DataPath/instruction [12]),
    .ADR4(\DataPath/reg_val2<12>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [12])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 32'h00000000 ))
  \N0_19.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_19.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<11>/DataPath/ALU/Madd_complement_cy<11>_DMUX_Delay  (
    .I(\DataPath/ALU/complement [11]),
    .O(\DataPath/ALU/complement<11>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<11>/DataPath/ALU/Madd_complement_cy<11>_CMUX_Delay  (
    .I(\DataPath/ALU/complement [10]),
    .O(\DataPath/ALU/complement<10>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<11>/DataPath/ALU/Madd_complement_cy<11>_BMUX_Delay  (
    .I(\DataPath/ALU/complement [9]),
    .O(\DataPath/ALU/complement<9>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<11>/DataPath/ALU/Madd_complement_cy<11>_AMUX_Delay  (
    .I(\DataPath/ALU/complement [8]),
    .O(\DataPath/ALU/complement<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 64'h0533AF330533AF33 ))
  \DataPath/ALU/n0028<11>1  (
    .ADR3(alu_mux_ctrl),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [11]),
    .ADR1(\DataPath/reg_val2<11>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [11])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 32'h00000000 ))
  \N0_20.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_20.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y66" ))
  \DataPath/ALU/Madd_complement_cy<11>  (
    .CI(\DataPath/ALU/Madd_complement_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DataPath/ALU/Madd_complement_cy[11] , \NLW_DataPath/ALU/Madd_complement_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DataPath/ALU/Madd_complement_cy<11>_CO[1]_UNCONNECTED , \NLW_DataPath/ALU/Madd_complement_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/ALU/complement [11], \DataPath/ALU/complement [10], \DataPath/ALU/complement [9], \DataPath/ALU/complement [8]}),
    .S({\DataPath/ALU/n0028 [11], \DataPath/ALU/n0028 [10], \DataPath/ALU/n0028 [9], \DataPath/ALU/n0028 [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 64'h33550F0F33550F0F ))
  \DataPath/ALU/n0028<10>1  (
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [16]),
    .ADR1(\DataPath/instruction [10]),
    .ADR2(\DataPath/reg_val2<10>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [10])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 32'h00000000 ))
  \N0_21.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_21.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 64'h1D001DFF1D001DFF ))
  \DataPath/ALU/n0028<9>1  (
    .ADR3(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [15]),
    .ADR2(\DataPath/instruction [9]),
    .ADR4(\DataPath/reg_val2<9>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [9])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 32'h00000000 ))
  \N0_22.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_22.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 64'h1D1D11DD1D1D11DD ))
  \DataPath/ALU/n0028<8>1  (
    .ADR1(alu_mux_ctrl),
    .ADR4(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [14]),
    .ADR2(\DataPath/instruction [8]),
    .ADR0(\DataPath/reg_val2<8>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 32'h00000000 ))
  \N0_23.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_23.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<19>/DataPath/ALU/Madd_complement_cy<19>_DMUX_Delay  (
    .I(\DataPath/ALU/complement [19]),
    .O(\DataPath/ALU/complement<19>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<19>/DataPath/ALU/Madd_complement_cy<19>_CMUX_Delay  (
    .I(\DataPath/ALU/complement [18]),
    .O(\DataPath/ALU/complement<18>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<19>/DataPath/ALU/Madd_complement_cy<19>_BMUX_Delay  (
    .I(\DataPath/ALU/complement [17]),
    .O(\DataPath/ALU/complement<17>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<19>/DataPath/ALU/Madd_complement_cy<19>_AMUX_Delay  (
    .I(\DataPath/ALU/complement [16]),
    .O(\DataPath/ALU/complement<16>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y68" ),
    .INIT ( 64'h350535F5350535F5 ))
  \DataPath/ALU/n0028<19>1  (
    .ADR2(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(\DataPath/instruction [20]),
    .ADR1(\DataPath/instruction [15]),
    .ADR0(\DataPath/reg_val2<19>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [19])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y68" ),
    .INIT ( 32'h00000000 ))
  \N0_12.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_12.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y68" ))
  \DataPath/ALU/Madd_complement_cy<19>  (
    .CI(\DataPath/ALU/Madd_complement_cy[15] ),
    .CYINIT(1'b0),
    .CO({\DataPath/ALU/Madd_complement_cy[19] , \NLW_DataPath/ALU/Madd_complement_cy<19>_CO[2]_UNCONNECTED , 
\NLW_DataPath/ALU/Madd_complement_cy<19>_CO[1]_UNCONNECTED , \NLW_DataPath/ALU/Madd_complement_cy<19>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/ALU/complement [19], \DataPath/ALU/complement [18], \DataPath/ALU/complement [17], \DataPath/ALU/complement [16]}),
    .S({\DataPath/ALU/n0028 [19], \DataPath/ALU/n0028 [18], \DataPath/ALU/n0028 [17], \DataPath/ALU/n0028 [16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y68" ),
    .INIT ( 64'h270527AF270527AF ))
  \DataPath/ALU/n0028<18>1  (
    .ADR0(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(\DataPath/instruction [20]),
    .ADR1(\DataPath/instruction [15]),
    .ADR2(\DataPath/reg_val2<18>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [18])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y68" ),
    .INIT ( 32'h00000000 ))
  \N0_13.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_13.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y68" ),
    .INIT ( 64'h330F5555330F5555 ))
  \DataPath/ALU/n0028<17>1  (
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(\DataPath/instruction [20]),
    .ADR1(\DataPath/instruction [15]),
    .ADR0(\DataPath/reg_val2<17>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [17])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y68" ),
    .INIT ( 32'h00000000 ))
  \N0_14.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_14.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y68" ),
    .INIT ( 64'h330F5555330F5555 ))
  \DataPath/ALU/n0028<16>1  (
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(\DataPath/instruction [20]),
    .ADR1(\DataPath/instruction [15]),
    .ADR0(\DataPath/reg_val2<16>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [16])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y68" ),
    .INIT ( 32'h00000000 ))
  \N0_15.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_15.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<23>/DataPath/ALU/Madd_complement_cy<23>_DMUX_Delay  (
    .I(\DataPath/ALU/complement [23]),
    .O(\DataPath/ALU/complement<23>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<23>/DataPath/ALU/Madd_complement_cy<23>_CMUX_Delay  (
    .I(\DataPath/ALU/complement [22]),
    .O(\DataPath/ALU/complement<22>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<23>/DataPath/ALU/Madd_complement_cy<23>_BMUX_Delay  (
    .I(\DataPath/ALU/complement [21]),
    .O(\DataPath/ALU/complement<21>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<23>/DataPath/ALU/Madd_complement_cy<23>_AMUX_Delay  (
    .I(\DataPath/ALU/complement [20]),
    .O(\DataPath/ALU/complement<20>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y69" ),
    .INIT ( 64'h11BB1B1B11BB1B1B ))
  \DataPath/ALU/n0028<23>1  (
    .ADR0(alu_mux_ctrl),
    .ADR4(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(\DataPath/instruction [20]),
    .ADR3(\DataPath/instruction [15]),
    .ADR1(\DataPath/reg_val2<23>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [23])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y69" ),
    .INIT ( 32'h00000000 ))
  \N0_8.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_8.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y69" ))
  \DataPath/ALU/Madd_complement_cy<23>  (
    .CI(\DataPath/ALU/Madd_complement_cy[19] ),
    .CYINIT(1'b0),
    .CO({\DataPath/ALU/Madd_complement_cy[23] , \NLW_DataPath/ALU/Madd_complement_cy<23>_CO[2]_UNCONNECTED , 
\NLW_DataPath/ALU/Madd_complement_cy<23>_CO[1]_UNCONNECTED , \NLW_DataPath/ALU/Madd_complement_cy<23>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/ALU/complement [23], \DataPath/ALU/complement [22], \DataPath/ALU/complement [21], \DataPath/ALU/complement [20]}),
    .S({\DataPath/ALU/n0028 [23], \DataPath/ALU/n0028 [22], \DataPath/ALU/n0028 [21], \DataPath/ALU/n0028 [20]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y69" ),
    .INIT ( 64'h05AF272705AF2727 ))
  \DataPath/ALU/n0028<22>1  (
    .ADR0(alu_mux_ctrl),
    .ADR4(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [20]),
    .ADR3(\DataPath/instruction [15]),
    .ADR2(\DataPath/reg_val2<22>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [22])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y69" ),
    .INIT ( 32'h00000000 ))
  \N0_9.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_9.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y69" ),
    .INIT ( 64'h11DD0F0F11DD0F0F ))
  \DataPath/ALU/n0028<21>1  (
    .ADR4(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [20]),
    .ADR3(\DataPath/instruction [15]),
    .ADR2(\DataPath/reg_val2<21>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [21])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y69" ),
    .INIT ( 32'h00000000 ))
  \N0_10.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_10.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y69" ),
    .INIT ( 64'h0F5533330F553333 ))
  \DataPath/ALU/n0028<20>1  (
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [15]),
    .ADR1(\DataPath/reg_val2<20>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [20])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y69" ),
    .INIT ( 32'h00000000 ))
  \N0_11.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_11.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DataPath/ALU/complement<31>/DataPath/ALU/complement<31>_DMUX_Delay  (
    .I(\DataPath/ALU/complement [31]),
    .O(\DataPath/ALU/complement<31>_0 )
  );
  X_BUF   \DataPath/ALU/complement<31>/DataPath/ALU/complement<31>_CMUX_Delay  (
    .I(\DataPath/ALU/complement [30]),
    .O(\DataPath/ALU/complement<30>_0 )
  );
  X_BUF   \DataPath/ALU/complement<31>/DataPath/ALU/complement<31>_BMUX_Delay  (
    .I(\DataPath/ALU/complement [29]),
    .O(\DataPath/ALU/complement<29>_0 )
  );
  X_BUF   \DataPath/ALU/complement<31>/DataPath/ALU/complement<31>_AMUX_Delay  (
    .I(\DataPath/ALU/complement [28]),
    .O(\DataPath/ALU/complement<28>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y71" ),
    .INIT ( 64'h02570257A2F7A2F7 ))
  \DataPath/ALU/n0028<31>1  (
    .ADR4(1'b1),
    .ADR0(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [20]),
    .ADR5(\DataPath/instruction [15]),
    .ADR3(\DataPath/reg_val2<31>_0 ),
    .O(\DataPath/ALU/n0028 [31])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y71" ))
  \DataPath/ALU/Madd_complement_xor<31>  (
    .CI(\DataPath/ALU/Madd_complement_cy[27] ),
    .CYINIT(1'b0),
    .CO({\NLW_DataPath/ALU/Madd_complement_xor<31>_CO[3]_UNCONNECTED , \NLW_DataPath/ALU/Madd_complement_xor<31>_CO[2]_UNCONNECTED , 
\NLW_DataPath/ALU/Madd_complement_xor<31>_CO[1]_UNCONNECTED , \NLW_DataPath/ALU/Madd_complement_xor<31>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DataPath/ALU/Madd_complement_xor<31>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/ALU/complement [31], \DataPath/ALU/complement [30], \DataPath/ALU/complement [29], \DataPath/ALU/complement [28]}),
    .S({\DataPath/ALU/n0028 [31], \DataPath/ALU/n0028 [30], \DataPath/ALU/n0028 [29], \DataPath/ALU/n0028 [28]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y71" ),
    .INIT ( 64'h02A257F702A257F7 ))
  \DataPath/ALU/n0028<30>1  (
    .ADR0(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [20]),
    .ADR3(\DataPath/instruction [15]),
    .ADR4(\DataPath/reg_val2<30>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [30])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y71" ),
    .INIT ( 32'h00000000 ))
  \N0.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y71" ),
    .INIT ( 64'h10D01FDF10D01FDF ))
  \DataPath/ALU/n0028<29>1  (
    .ADR2(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [20]),
    .ADR3(\DataPath/instruction [15]),
    .ADR4(\DataPath/reg_val2<29>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [29])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y71" ),
    .INIT ( 32'h00000000 ))
  \N0_2.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_2.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y71" ),
    .INIT ( 64'h0353F3530353F353 ))
  \DataPath/ALU/n0028<28>1  (
    .ADR2(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [20]),
    .ADR4(\DataPath/instruction [15]),
    .ADR1(\DataPath/reg_val2<28>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [28])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y71" ),
    .INIT ( 32'h00000000 ))
  \N0_3.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_3.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<27>/DataPath/ALU/Madd_complement_cy<27>_DMUX_Delay  (
    .I(\DataPath/ALU/complement [27]),
    .O(\DataPath/ALU/complement<27>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<27>/DataPath/ALU/Madd_complement_cy<27>_CMUX_Delay  (
    .I(\DataPath/ALU/complement [26]),
    .O(\DataPath/ALU/complement<26>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<27>/DataPath/ALU/Madd_complement_cy<27>_BMUX_Delay  (
    .I(\DataPath/ALU/complement [25]),
    .O(\DataPath/ALU/complement<25>_0 )
  );
  X_BUF   \DataPath/ALU/Madd_complement_cy<27>/DataPath/ALU/Madd_complement_cy<27>_AMUX_Delay  (
    .I(\DataPath/ALU/complement [24]),
    .O(\DataPath/ALU/complement<24>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y70" ),
    .INIT ( 64'h0F3355550F335555 ))
  \DataPath/ALU/n0028<27>1  (
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [15]),
    .ADR0(\DataPath/reg_val2<27>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [27])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y70" ),
    .INIT ( 32'h00000000 ))
  \N0_4.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_4.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y70" ))
  \DataPath/ALU/Madd_complement_cy<27>  (
    .CI(\DataPath/ALU/Madd_complement_cy[23] ),
    .CYINIT(1'b0),
    .CO({\DataPath/ALU/Madd_complement_cy[27] , \NLW_DataPath/ALU/Madd_complement_cy<27>_CO[2]_UNCONNECTED , 
\NLW_DataPath/ALU/Madd_complement_cy<27>_CO[1]_UNCONNECTED , \NLW_DataPath/ALU/Madd_complement_cy<27>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/ALU/complement [27], \DataPath/ALU/complement [26], \DataPath/ALU/complement [25], \DataPath/ALU/complement [24]}),
    .S({\DataPath/ALU/n0028 [27], \DataPath/ALU/n0028 [26], \DataPath/ALU/n0028 [25], \DataPath/ALU/n0028 [24]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y70" ),
    .INIT ( 64'h0F3355550F335555 ))
  \DataPath/ALU/n0028<26>1  (
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [15]),
    .ADR0(\DataPath/reg_val2<26>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [26])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y70" ),
    .INIT ( 32'h00000000 ))
  \N0_5.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_5.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y70" ),
    .INIT ( 64'h0F3355550F335555 ))
  \DataPath/ALU/n0028<25>1  (
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [15]),
    .ADR0(\DataPath/reg_val2<25>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [25])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y70" ),
    .INIT ( 32'h00000000 ))
  \N0_6.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_6.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y70" ),
    .INIT ( 64'h0F5533330F553333 ))
  \DataPath/ALU/n0028<24>1  (
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [15]),
    .ADR1(\DataPath/reg_val2<24>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/n0028 [24])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y70" ),
    .INIT ( 32'h00000000 ))
  \N0_7.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_7.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<5>/DataPath/BranchControl/Madd_pc_plus4_cy<5>_DMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [5]),
    .O(\DataPath/BranchControl/pc_plus4<5>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<5>/DataPath/BranchControl/Madd_pc_plus4_cy<5>_CMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [4]),
    .O(\DataPath/BranchControl/pc_plus4<4>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<5>/DataPath/BranchControl/Madd_pc_plus4_cy<5>_BMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [3]),
    .O(\DataPath/BranchControl/pc_plus4<3>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<5>/DataPath/BranchControl/Madd_pc_plus4_cy<5>_AMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [2]),
    .O(\DataPath/BranchControl/pc_plus4<2>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y76" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \DataPath/ProgramCounter/pc<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DataPath/ProgramCounter/pc [5]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<5>_rt_642 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y76" ),
    .INIT ( 32'h00000000 ))
  \N0_58.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_58.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X8Y76" ))
  \ProtoComp27.CYINITGND  (
    .O(\NLW_ProtoComp27.CYINITGND_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X8Y76" ))
  \DataPath/BranchControl/Madd_pc_plus4_cy<5>  (
    .CI(1'b0),
    .CYINIT(1'b0),
    .CO({\DataPath/BranchControl/Madd_pc_plus4_cy[5] , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<5>_CO[2]_UNCONNECTED , 
\NLW_DataPath/BranchControl/Madd_pc_plus4_cy<5>_CO[1]_UNCONNECTED , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<5>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\DataPath/BranchControl/pc_plus4 [5], \DataPath/BranchControl/pc_plus4 [4], \DataPath/BranchControl/pc_plus4 [3], 
\DataPath/BranchControl/pc_plus4 [2]}),
    .S({\DataPath/ProgramCounter/pc<5>_rt_642 , \DataPath/ProgramCounter/pc<4>_rt_641 , \DataPath/ProgramCounter/pc<3>_rt_653 , 
\DataPath/BranchControl/Madd_pc_plus4_lut [2]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y76" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \DataPath/ProgramCounter/pc<4>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DataPath/ProgramCounter/pc [4]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<4>_rt_641 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y76" ),
    .INIT ( 32'h00000000 ))
  \N0_59.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_59.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y76" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DataPath/ProgramCounter/pc<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DataPath/ProgramCounter/pc [3]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<3>_rt_653 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y76" ),
    .INIT ( 32'h00000000 ))
  \N0_60.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_60.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y76" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DataPath/BranchControl/Madd_pc_plus4_lut<2>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DataPath/ProgramCounter/pc [2]),
    .ADR5(1'b1),
    .O(\DataPath/BranchControl/Madd_pc_plus4_lut [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y76" ),
    .INIT ( 32'hFFFFFFFF ))
  \N1_2.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_2.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<9>/DataPath/BranchControl/Madd_pc_plus4_cy<9>_DMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [9]),
    .O(\DataPath/BranchControl/pc_plus4<9>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<9>/DataPath/BranchControl/Madd_pc_plus4_cy<9>_CMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [8]),
    .O(\DataPath/BranchControl/pc_plus4<8>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<9>/DataPath/BranchControl/Madd_pc_plus4_cy<9>_BMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [7]),
    .O(\DataPath/BranchControl/pc_plus4<7>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<9>/DataPath/BranchControl/Madd_pc_plus4_cy<9>_AMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [6]),
    .O(\DataPath/BranchControl/pc_plus4<6>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y77" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \DataPath/ProgramCounter/pc<9>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DataPath/ProgramCounter/pc [9]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<9>_rt_666 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y77" ),
    .INIT ( 32'h00000000 ))
  \N0_54.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_54.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X8Y77" ))
  \DataPath/BranchControl/Madd_pc_plus4_cy<9>  (
    .CI(\DataPath/BranchControl/Madd_pc_plus4_cy[5] ),
    .CYINIT(1'b0),
    .CO({\DataPath/BranchControl/Madd_pc_plus4_cy[9] , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<9>_CO[2]_UNCONNECTED , 
\NLW_DataPath/BranchControl/Madd_pc_plus4_cy<9>_CO[1]_UNCONNECTED , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<9>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/BranchControl/pc_plus4 [9], \DataPath/BranchControl/pc_plus4 [8], \DataPath/BranchControl/pc_plus4 [7], 
\DataPath/BranchControl/pc_plus4 [6]}),
    .S({\DataPath/ProgramCounter/pc<9>_rt_666 , \DataPath/ProgramCounter/pc<8>_rt_673 , \DataPath/ProgramCounter/pc<7>_rt_670 , 
\DataPath/ProgramCounter/pc<6>_rt_671 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y77" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \DataPath/ProgramCounter/pc<8>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\DataPath/ProgramCounter/pc [8]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<8>_rt_673 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y77" ),
    .INIT ( 32'h00000000 ))
  \N0_55.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_55.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y77" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \DataPath/ProgramCounter/pc<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\DataPath/ProgramCounter/pc [7]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<7>_rt_670 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y77" ),
    .INIT ( 32'h00000000 ))
  \N0_56.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_56.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y77" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \DataPath/ProgramCounter/pc<6>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\DataPath/ProgramCounter/pc [6]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<6>_rt_671 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y77" ),
    .INIT ( 32'h00000000 ))
  \N0_57.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_57.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<17>/DataPath/BranchControl/Madd_pc_plus4_cy<17>_DMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [17]),
    .O(\DataPath/BranchControl/pc_plus4<17>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<17>/DataPath/BranchControl/Madd_pc_plus4_cy<17>_CMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [16]),
    .O(\DataPath/BranchControl/pc_plus4<16>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<17>/DataPath/BranchControl/Madd_pc_plus4_cy<17>_BMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [15]),
    .O(\DataPath/BranchControl/pc_plus4<15>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<17>/DataPath/BranchControl/Madd_pc_plus4_cy<17>_AMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [14]),
    .O(\DataPath/BranchControl/pc_plus4<14>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y79" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \DataPath/ProgramCounter/pc<17>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\DataPath/ProgramCounter/pc [17]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<17>_rt_710 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y79" ),
    .INIT ( 32'h00000000 ))
  \N0_46.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_46.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X8Y79" ))
  \DataPath/BranchControl/Madd_pc_plus4_cy<17>  (
    .CI(\DataPath/BranchControl/Madd_pc_plus4_cy[13] ),
    .CYINIT(1'b0),
    .CO({\DataPath/BranchControl/Madd_pc_plus4_cy[17] , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<17>_CO[2]_UNCONNECTED , 
\NLW_DataPath/BranchControl/Madd_pc_plus4_cy<17>_CO[1]_UNCONNECTED , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<17>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/BranchControl/pc_plus4 [17], \DataPath/BranchControl/pc_plus4 [16], \DataPath/BranchControl/pc_plus4 [15], 
\DataPath/BranchControl/pc_plus4 [14]}),
    .S({\DataPath/ProgramCounter/pc<17>_rt_710 , \DataPath/ProgramCounter/pc<16>_rt_717 , \DataPath/ProgramCounter/pc<15>_rt_714 , 
\DataPath/ProgramCounter/pc<14>_rt_715 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y79" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \DataPath/ProgramCounter/pc<16>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DataPath/ProgramCounter/pc [16]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<16>_rt_717 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y79" ),
    .INIT ( 32'h00000000 ))
  \N0_47.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_47.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y79" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \DataPath/ProgramCounter/pc<15>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DataPath/ProgramCounter/pc [15]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<15>_rt_714 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y79" ),
    .INIT ( 32'h00000000 ))
  \N0_48.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_48.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y79" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \DataPath/ProgramCounter/pc<14>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\DataPath/ProgramCounter/pc [14]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<14>_rt_715 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y79" ),
    .INIT ( 32'h00000000 ))
  \N0_49.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_49.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<13>/DataPath/BranchControl/Madd_pc_plus4_cy<13>_DMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [13]),
    .O(\DataPath/BranchControl/pc_plus4<13>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<13>/DataPath/BranchControl/Madd_pc_plus4_cy<13>_CMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [12]),
    .O(\DataPath/BranchControl/pc_plus4<12>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<13>/DataPath/BranchControl/Madd_pc_plus4_cy<13>_BMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [11]),
    .O(\DataPath/BranchControl/pc_plus4<11>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<13>/DataPath/BranchControl/Madd_pc_plus4_cy<13>_AMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [10]),
    .O(\DataPath/BranchControl/pc_plus4<10>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y78" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \DataPath/ProgramCounter/pc<13>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DataPath/ProgramCounter/pc [13]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<13>_rt_688 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y78" ),
    .INIT ( 32'h00000000 ))
  \N0_50.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_50.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X8Y78" ))
  \DataPath/BranchControl/Madd_pc_plus4_cy<13>  (
    .CI(\DataPath/BranchControl/Madd_pc_plus4_cy[9] ),
    .CYINIT(1'b0),
    .CO({\DataPath/BranchControl/Madd_pc_plus4_cy[13] , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<13>_CO[2]_UNCONNECTED , 
\NLW_DataPath/BranchControl/Madd_pc_plus4_cy<13>_CO[1]_UNCONNECTED , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<13>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/BranchControl/pc_plus4 [13], \DataPath/BranchControl/pc_plus4 [12], \DataPath/BranchControl/pc_plus4 [11], 
\DataPath/BranchControl/pc_plus4 [10]}),
    .S({\DataPath/ProgramCounter/pc<13>_rt_688 , \DataPath/ProgramCounter/pc<12>_rt_695 , \DataPath/ProgramCounter/pc<11>_rt_692 , 
\DataPath/ProgramCounter/pc<10>_rt_693 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y78" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \DataPath/ProgramCounter/pc<12>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DataPath/ProgramCounter/pc [12]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<12>_rt_695 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y78" ),
    .INIT ( 32'h00000000 ))
  \N0_51.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_51.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y78" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \DataPath/ProgramCounter/pc<11>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\DataPath/ProgramCounter/pc [11]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<11>_rt_692 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y78" ),
    .INIT ( 32'h00000000 ))
  \N0_52.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_52.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y78" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \DataPath/ProgramCounter/pc<10>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\DataPath/ProgramCounter/pc [10]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<10>_rt_693 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y78" ),
    .INIT ( 32'h00000000 ))
  \N0_53.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_53.A5LUT_O_UNCONNECTED )
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y69" ))
  \final_res<11>  (
    .PAD(final_res[11])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y69" ))
  final_res_11_OBUF (
    .I(\NlwBufferSignal_final_res_11_OBUF/I ),
    .O(final_res[11])
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y56" ))
  \final_res<10>  (
    .PAD(final_res[10])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y56" ))
  final_res_10_OBUF (
    .I(\NlwBufferSignal_final_res_10_OBUF/I ),
    .O(final_res[10])
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<29>/DataPath/BranchControl/Madd_pc_plus4_cy<29>_DMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [29]),
    .O(\DataPath/BranchControl/pc_plus4<29>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<29>/DataPath/BranchControl/Madd_pc_plus4_cy<29>_CMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [28]),
    .O(\DataPath/BranchControl/pc_plus4<28>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<29>/DataPath/BranchControl/Madd_pc_plus4_cy<29>_BMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [27]),
    .O(\DataPath/BranchControl/pc_plus4<27>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<29>/DataPath/BranchControl/Madd_pc_plus4_cy<29>_AMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [26]),
    .O(\DataPath/BranchControl/pc_plus4<26>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y82" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DataPath/ProgramCounter/pc<29>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DataPath/ProgramCounter/pc [29]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<29>_rt_776 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y82" ),
    .INIT ( 32'h00000000 ))
  \N0_34.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_34.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X8Y82" ))
  \DataPath/BranchControl/Madd_pc_plus4_cy<29>  (
    .CI(\DataPath/BranchControl/Madd_pc_plus4_cy[25] ),
    .CYINIT(1'b0),
    .CO({\DataPath/BranchControl/Madd_pc_plus4_cy[29] , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<29>_CO[2]_UNCONNECTED , 
\NLW_DataPath/BranchControl/Madd_pc_plus4_cy<29>_CO[1]_UNCONNECTED , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<29>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/BranchControl/pc_plus4 [29], \DataPath/BranchControl/pc_plus4 [28], \DataPath/BranchControl/pc_plus4 [27], 
\DataPath/BranchControl/pc_plus4 [26]}),
    .S({\DataPath/ProgramCounter/pc<29>_rt_776 , \DataPath/ProgramCounter/pc<28>_rt_783 , \DataPath/ProgramCounter/pc<27>_rt_780 , 
\DataPath/ProgramCounter/pc<26>_rt_781 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y82" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DataPath/ProgramCounter/pc<28>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DataPath/ProgramCounter/pc [28]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<28>_rt_783 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y82" ),
    .INIT ( 32'h00000000 ))
  \N0_35.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_35.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y82" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \DataPath/ProgramCounter/pc<27>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\DataPath/ProgramCounter/pc [27]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<27>_rt_780 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y82" ),
    .INIT ( 32'h00000000 ))
  \N0_36.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_36.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y82" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \DataPath/ProgramCounter/pc<26>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\DataPath/ProgramCounter/pc [26]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<26>_rt_781 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y82" ),
    .INIT ( 32'h00000000 ))
  \N0_37.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_37.A5LUT_O_UNCONNECTED )
  );
  X_IPAD #(
    .LOC ( "IOB_X0Y101" ))
  rst_163 (
    .PAD(rst)
  );
  X_BUF #(
    .LOC ( "IOB_X0Y101" ))
  rst_IBUF (
    .O(rst_IBUF_13324),
    .I(rst)
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y68" ))
  \final_res<12>  (
    .PAD(final_res[12])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y68" ))
  final_res_12_OBUF (
    .I(\NlwBufferSignal_final_res_12_OBUF/I ),
    .O(final_res[12])
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y55" ))
  \final_res<13>  (
    .PAD(final_res[13])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y55" ))
  final_res_13_OBUF (
    .I(\NlwBufferSignal_final_res_13_OBUF/I ),
    .O(final_res[13])
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<25>/DataPath/BranchControl/Madd_pc_plus4_cy<25>_DMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [25]),
    .O(\DataPath/BranchControl/pc_plus4<25>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<25>/DataPath/BranchControl/Madd_pc_plus4_cy<25>_CMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [24]),
    .O(\DataPath/BranchControl/pc_plus4<24>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<25>/DataPath/BranchControl/Madd_pc_plus4_cy<25>_BMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [23]),
    .O(\DataPath/BranchControl/pc_plus4<23>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<25>/DataPath/BranchControl/Madd_pc_plus4_cy<25>_AMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [22]),
    .O(\DataPath/BranchControl/pc_plus4<22>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y81" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DataPath/ProgramCounter/pc<25>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DataPath/ProgramCounter/pc [25]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<25>_rt_754 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y81" ),
    .INIT ( 32'h00000000 ))
  \N0_38.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_38.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X8Y81" ))
  \DataPath/BranchControl/Madd_pc_plus4_cy<25>  (
    .CI(\DataPath/BranchControl/Madd_pc_plus4_cy[21] ),
    .CYINIT(1'b0),
    .CO({\DataPath/BranchControl/Madd_pc_plus4_cy[25] , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<25>_CO[2]_UNCONNECTED , 
\NLW_DataPath/BranchControl/Madd_pc_plus4_cy<25>_CO[1]_UNCONNECTED , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<25>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/BranchControl/pc_plus4 [25], \DataPath/BranchControl/pc_plus4 [24], \DataPath/BranchControl/pc_plus4 [23], 
\DataPath/BranchControl/pc_plus4 [22]}),
    .S({\DataPath/ProgramCounter/pc<25>_rt_754 , \DataPath/ProgramCounter/pc<24>_rt_761 , \DataPath/ProgramCounter/pc<23>_rt_758 , 
\DataPath/ProgramCounter/pc<22>_rt_759 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y81" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \DataPath/ProgramCounter/pc<24>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DataPath/ProgramCounter/pc [24]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<24>_rt_761 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y81" ),
    .INIT ( 32'h00000000 ))
  \N0_39.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_39.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y81" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \DataPath/ProgramCounter/pc<23>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DataPath/ProgramCounter/pc [23]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<23>_rt_758 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y81" ),
    .INIT ( 32'h00000000 ))
  \N0_40.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_40.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y81" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DataPath/ProgramCounter/pc<22>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DataPath/ProgramCounter/pc [22]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<22>_rt_759 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y81" ),
    .INIT ( 32'h00000000 ))
  \N0_41.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_41.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DataPath/BranchControl/pc_plus4<31>/DataPath/BranchControl/pc_plus4<31>_BMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [31]),
    .O(\DataPath/BranchControl/pc_plus4<31>_0 )
  );
  X_BUF   \DataPath/BranchControl/pc_plus4<31>/DataPath/BranchControl/pc_plus4<31>_AMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [30]),
    .O(\DataPath/BranchControl/pc_plus4<30>_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X8Y83" ))
  \DataPath/BranchControl/Madd_pc_plus4_xor<31>  (
    .CI(\DataPath/BranchControl/Madd_pc_plus4_cy[29] ),
    .CYINIT(1'b0),
    .CO({\NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_CO[3]_UNCONNECTED , \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_CO[2]_UNCONNECTED , 
\NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_CO[1]_UNCONNECTED , \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_DI[3]_UNCONNECTED , \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_DI[2]_UNCONNECTED , 
\NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_DI[1]_UNCONNECTED , 1'b0}),
    .O({\NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_O[3]_UNCONNECTED , \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_O[2]_UNCONNECTED , 
\DataPath/BranchControl/pc_plus4 [31], \DataPath/BranchControl/pc_plus4 [30]}),
    .S({\NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_S[3]_UNCONNECTED , \NLW_DataPath/BranchControl/Madd_pc_plus4_xor<31>_S[2]_UNCONNECTED , 
\DataPath/ProgramCounter/pc<31>_rt_799 , \DataPath/ProgramCounter/pc<30>_rt_802 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y83" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \DataPath/ProgramCounter/pc<31>_rt  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR0(\DataPath/ProgramCounter/pc [31]),
    .O(\DataPath/ProgramCounter/pc<31>_rt_799 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y83" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \DataPath/ProgramCounter/pc<30>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DataPath/ProgramCounter/pc [30]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<30>_rt_802 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y83" ),
    .INIT ( 32'h00000000 ))
  \N0_33.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_33.A5LUT_O_UNCONNECTED )
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y59" ))
  \final_res<14>  (
    .PAD(final_res[14])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y59" ))
  final_res_14_OBUF (
    .I(\NlwBufferSignal_final_res_14_OBUF/I ),
    .O(final_res[14])
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y57" ))
  \final_res<15>  (
    .PAD(final_res[15])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y57" ))
  final_res_15_OBUF (
    .I(\NlwBufferSignal_final_res_15_OBUF/I ),
    .O(final_res[15])
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<21>/DataPath/BranchControl/Madd_pc_plus4_cy<21>_DMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [21]),
    .O(\DataPath/BranchControl/pc_plus4<21>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<21>/DataPath/BranchControl/Madd_pc_plus4_cy<21>_CMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [20]),
    .O(\DataPath/BranchControl/pc_plus4<20>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<21>/DataPath/BranchControl/Madd_pc_plus4_cy<21>_BMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [19]),
    .O(\DataPath/BranchControl/pc_plus4<19>_0 )
  );
  X_BUF   \DataPath/BranchControl/Madd_pc_plus4_cy<21>/DataPath/BranchControl/Madd_pc_plus4_cy<21>_AMUX_Delay  (
    .I(\DataPath/BranchControl/pc_plus4 [18]),
    .O(\DataPath/BranchControl/pc_plus4<18>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y80" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \DataPath/ProgramCounter/pc<21>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\DataPath/ProgramCounter/pc [21]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<21>_rt_732 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y80" ),
    .INIT ( 32'h00000000 ))
  \N0_42.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_42.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X8Y80" ))
  \DataPath/BranchControl/Madd_pc_plus4_cy<21>  (
    .CI(\DataPath/BranchControl/Madd_pc_plus4_cy[17] ),
    .CYINIT(1'b0),
    .CO({\DataPath/BranchControl/Madd_pc_plus4_cy[21] , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<21>_CO[2]_UNCONNECTED , 
\NLW_DataPath/BranchControl/Madd_pc_plus4_cy<21>_CO[1]_UNCONNECTED , \NLW_DataPath/BranchControl/Madd_pc_plus4_cy<21>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DataPath/BranchControl/pc_plus4 [21], \DataPath/BranchControl/pc_plus4 [20], \DataPath/BranchControl/pc_plus4 [19], 
\DataPath/BranchControl/pc_plus4 [18]}),
    .S({\DataPath/ProgramCounter/pc<21>_rt_732 , \DataPath/ProgramCounter/pc<20>_rt_739 , \DataPath/ProgramCounter/pc<19>_rt_736 , 
\DataPath/ProgramCounter/pc<18>_rt_737 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y80" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \DataPath/ProgramCounter/pc<20>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DataPath/ProgramCounter/pc [20]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<20>_rt_739 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y80" ),
    .INIT ( 32'h00000000 ))
  \N0_43.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_43.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y80" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \DataPath/ProgramCounter/pc<19>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DataPath/ProgramCounter/pc [19]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<19>_rt_736 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y80" ),
    .INIT ( 32'h00000000 ))
  \N0_44.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_44.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y80" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \DataPath/ProgramCounter/pc<18>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\DataPath/ProgramCounter/pc [18]),
    .ADR5(1'b1),
    .O(\DataPath/ProgramCounter/pc<18>_rt_737 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y80" ),
    .INIT ( 32'h00000000 ))
  \N0_45.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0_45.A5LUT_O_UNCONNECTED )
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y86" ))
  \final_res<4>  (
    .PAD(final_res[4])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y86" ))
  final_res_4_OBUF (
    .I(\NlwBufferSignal_final_res_4_OBUF/I ),
    .O(final_res[4])
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y114" ))
  \final_res<0>  (
    .PAD(final_res[0])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y114" ))
  final_res_0_OBUF (
    .I(\NlwBufferSignal_final_res_0_OBUF/I ),
    .O(final_res[0])
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y84" ))
  \final_res<3>  (
    .PAD(final_res[3])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y84" ))
  final_res_3_OBUF (
    .I(\NlwBufferSignal_final_res_3_OBUF/I ),
    .O(final_res[3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X1Y60" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/RegFile/mux61_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_6_7_13499 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_7_13947 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_7_13644 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_7_13948 ),
    .O(\DataPath/RegFile/mux61_91_13904 )
  );
  X_CKBUF #(
    .LOC ( "BUFGCTRL_X0Y31" ))
  \clk_BUFGP/BUFG  (
    .I(\NlwBufferSignal_clk_BUFGP/BUFG/IN ),
    .O(clk_BUFGP)
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y71" ))
  \final_res<9>  (
    .PAD(final_res[9])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y71" ))
  final_res_9_OBUF (
    .I(\NlwBufferSignal_final_res_9_OBUF/I ),
    .O(final_res[9])
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y102" ))
  \final_res<1>  (
    .PAD(final_res[1])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y102" ))
  final_res_1_OBUF (
    .I(\NlwBufferSignal_final_res_1_OBUF/I ),
    .O(final_res[1])
  );
  X_FF #(
    .LOC ( "SLICE_X1Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_7  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_7/IN ),
    .O(\DataPath/RegFile/reg_bank_28_7_14267 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_6  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_6/IN ),
    .O(\DataPath/RegFile/reg_bank_28_6_14266 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_5  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_5/IN ),
    .O(\DataPath/RegFile/reg_bank_28_5_14265 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_4  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_4/IN ),
    .O(\DataPath/RegFile/reg_bank_28_4_14264 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y67" ))
  \final_res<8>  (
    .PAD(final_res[8])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y67" ))
  final_res_8_OBUF (
    .I(\NlwBufferSignal_final_res_8_OBUF/I ),
    .O(final_res[8])
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y63" ))
  \final_res<5>  (
    .PAD(final_res[5])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y63" ))
  final_res_5_OBUF (
    .I(\NlwBufferSignal_final_res_5_OBUF/I ),
    .O(final_res[5])
  );
  X_FF #(
    .LOC ( "SLICE_X0Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_11  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_11/IN ),
    .O(\DataPath/RegFile/reg_bank_23_11_13848 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X0Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_10  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_10/IN ),
    .O(\DataPath/RegFile/reg_bank_23_10_13654 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X0Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_9  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_9/IN ),
    .O(\DataPath/RegFile/reg_bank_23_9_13918 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X0Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_8  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_8/IN ),
    .O(\DataPath/RegFile/reg_bank_23_8_13917 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y64" ))
  \final_res<7>  (
    .PAD(final_res[7])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y64" ))
  final_res_7_OBUF (
    .I(\NlwBufferSignal_final_res_7_OBUF/I ),
    .O(final_res[7])
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y115" ))
  \final_res<2>  (
    .PAD(final_res[2])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y115" ))
  final_res_2_OBUF (
    .I(\NlwBufferSignal_final_res_2_OBUF/I ),
    .O(final_res[2])
  );
  X_IPAD #(
    .LOC ( "IOB_X1Y126" ))
  clk_214 (
    .PAD(clk)
  );
  X_BUF #(
    .LOC ( "IOB_X1Y126" ))
  \clk_BUFGP/IBUFG  (
    .O(\clk_BUFGP/IBUFG_13341 ),
    .I(clk)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_7  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_7/IN ),
    .O(\DataPath/RegFile/reg_bank_4_7_13948 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_6  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_6/IN ),
    .O(\DataPath/RegFile/reg_bank_4_6_14380 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_5  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_5/IN ),
    .O(\DataPath/RegFile/reg_bank_4_5_14450 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_4  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_4/IN ),
    .O(\DataPath/RegFile/reg_bank_4_4_14867 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X0Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_7  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_7/IN ),
    .O(\DataPath/RegFile/reg_bank_15_7_13881 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X0Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_6  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_6/IN ),
    .O(\DataPath/RegFile/reg_bank_15_6_14313 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X0Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_5  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_5/IN ),
    .O(\DataPath/RegFile/reg_bank_15_5_14411 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X0Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_4  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_4/IN ),
    .O(\DataPath/RegFile/reg_bank_15_4_14794 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_15  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_15/IN ),
    .O(\DataPath/RegFile/reg_bank_8_15_14792 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_14  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_14/IN ),
    .O(\DataPath/RegFile/reg_bank_8_14_13585 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_13  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_13/IN ),
    .O(\DataPath/RegFile/reg_bank_8_13_14627 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_12  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_12/IN ),
    .O(\DataPath/RegFile/reg_bank_8_12_14274 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X0Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_15  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_15/IN ),
    .O(\DataPath/RegFile/reg_bank_21_15_14456 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X0Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_14  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_14/IN ),
    .O(\DataPath/RegFile/reg_bank_21_14_14386 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X0Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_13  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_13/IN ),
    .O(\DataPath/RegFile/reg_bank_21_13_14024 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X0Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_12  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_12/IN ),
    .O(\DataPath/RegFile/reg_bank_21_12_13934 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y60" ),
    .INIT ( 64'hF0CCF0CCAAFFAA00 ))
  \DataPath/RegFile/mux3_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_10_12_14233 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_12_14273 ),
    .ADR0(\DataPath/RegFile/reg_bank_9_12_14129 ),
    .ADR4(\DataPath/RegFile/reg_bank_8_12_14274 ),
    .O(\DataPath/RegFile/mux3_92_14244 )
  );
  X_OPAD #(
    .LOC ( "IOB_X0Y66" ))
  \final_res<6>  (
    .PAD(final_res[6])
  );
  X_OBUF #(
    .LOC ( "IOB_X0Y66" ))
  final_res_6_OBUF (
    .I(\NlwBufferSignal_final_res_6_OBUF/I ),
    .O(final_res[6])
  );
  X_FF #(
    .LOC ( "SLICE_X1Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_11  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_11/IN ),
    .O(\DataPath/RegFile/reg_bank_21_11_13849 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_10  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_10/IN ),
    .O(\DataPath/RegFile/reg_bank_21_10_13655 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_9  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_9/IN ),
    .O(\DataPath/RegFile/reg_bank_21_9_13954 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_8  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_8/IN ),
    .O(\DataPath/RegFile/reg_bank_21_8_14700 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_11  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_11/IN ),
    .O(\DataPath/RegFile/reg_bank_22_11_13847 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_10  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_10/IN ),
    .O(\DataPath/RegFile/reg_bank_22_10_13653 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_9  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_9/IN ),
    .O(\DataPath/RegFile/reg_bank_22_9_13953 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_8  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_8/IN ),
    .O(\DataPath/RegFile/reg_bank_22_8_14699 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_11  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_11/IN ),
    .O(\DataPath/RegFile/reg_bank_24_11_13803 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_10  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_10/IN ),
    .O(\DataPath/RegFile/reg_bank_24_10_14550 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_9  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_9/IN ),
    .O(\DataPath/RegFile/reg_bank_24_9_14009 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_8  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_8/IN ),
    .O(\DataPath/RegFile/reg_bank_24_8_13670 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y54" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux2_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_22_11_13847 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_11_13848 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_11_13849 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_11_13850 ),
    .O(\DataPath/RegFile/mux2_8_13809 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_14  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_14/IN ),
    .O(\DataPath/RegFile/reg_bank_20_14_15179 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y59" ),
    .INIT ( 64'hAACCFFF0AACC00F0 ))
  \DataPath/RegFile/mux37_8  (
    .ADR4(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_22_14_14384 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_14_15179 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_14_14385 ),
    .ADR5(\DataPath/RegFile/reg_bank_21_14_14386 ),
    .O(\DataPath/RegFile/mux37_8_14383 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_13  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_13/IN ),
    .O(\DataPath/RegFile/reg_bank_20_13_14025 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y59" ),
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \DataPath/RegFile/mux5_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_22_14_14384 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_14_14385 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_14_14386 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_14_15179 ),
    .O(\DataPath/RegFile/mux5_8_13535 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_12  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_12/IN ),
    .O(\DataPath/RegFile/reg_bank_20_12_13935 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y59" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux59_91  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_6_5_13491 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_5_13964 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_5_13642 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_5_14450 ),
    .O(\DataPath/RegFile/mux59_91_14432 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_11  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_11/IN ),
    .O(\DataPath/RegFile/reg_bank_20_11_13850 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_11  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_11/IN ),
    .O(\DataPath/RegFile/reg_bank_27_11_13802 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y54" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux2_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_26_11_13801 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_11_13802 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_11_13753 ),
    .ADR1(\DataPath/RegFile/reg_bank_24_11_13803 ),
    .O(\DataPath/RegFile/mux2_81_13800 )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_10  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_10/IN ),
    .O(\DataPath/RegFile/reg_bank_27_10_14889 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_9  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_9/IN ),
    .O(\DataPath/RegFile/reg_bank_27_9_14189 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y54" ),
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \DataPath/RegFile/mux30_81  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_26_8_13668 ),
    .ADR0(\DataPath/RegFile/reg_bank_27_8_13669 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_8_13593 ),
    .ADR1(\DataPath/RegFile/reg_bank_24_8_13670 ),
    .O(\DataPath/RegFile/mux30_81_13667 )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_8  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_8/IN ),
    .O(\DataPath/RegFile/reg_bank_27_8_13669 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/reg_bank_19_7/DataPath/RegFile/reg_bank_19_7_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_19_7_1132 ),
    .O(\DataPath/RegFile/reg_bank_19_7_0 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_19_7/DataPath/RegFile/reg_bank_19_7_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_19_6_1135 ),
    .O(\DataPath/RegFile/reg_bank_19_6_0 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_19_7/DataPath/RegFile/reg_bank_19_7_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_19_5_1131 ),
    .O(\DataPath/RegFile/reg_bank_19_5_0 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_19_7/DataPath/RegFile/reg_bank_19_7_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_19_4_1133 ),
    .O(\DataPath/RegFile/reg_bank_19_4_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_7  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_7/IN ),
    .O(\DataPath/RegFile/reg_bank_19_7_1132 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_6  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_6/IN ),
    .O(\DataPath/RegFile/reg_bank_19_6_1135 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_5  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_5/IN ),
    .O(\DataPath/RegFile/reg_bank_19_5_1131 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_4  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_4/IN ),
    .O(\DataPath/RegFile/reg_bank_19_4_1133 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_7  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_7/IN ),
    .O(\DataPath/RegFile/reg_bank_30_7_14358 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_6  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_6/IN ),
    .O(\DataPath/RegFile/reg_bank_30_6_14357 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y58" ),
    .INIT ( 64'hFFF00F00CACACACA ))
  \DataPath/RegFile/mux28_9  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_31_6_14155 ),
    .ADR1(\DataPath/RegFile/reg_bank_30_6_14357 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_6_14052 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_6_14266 ),
    .O(\DataPath/RegFile/mux28_9_14328 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_5  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_5/IN ),
    .O(\DataPath/RegFile/reg_bank_30_5_14356 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y58" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux59_8  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_22_5_15077 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_5_13914 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_5_15078 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_5_0 ),
    .O(\DataPath/RegFile/mux59_8_14430 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_4  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_4/IN ),
    .O(\DataPath/RegFile/reg_bank_30_4_14355 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y58" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux26_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_10_4_14730 ),
    .ADR0(\DataPath/RegFile/reg_bank_11_4_14636 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_4_14098 ),
    .ADR2(\DataPath/RegFile/reg_bank_8_4_13790 ),
    .O(\DataPath/RegFile/mux26_92_15090 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_11  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_11/IN ),
    .O(\DataPath/RegFile/reg_bank_26_11_13801 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_10  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_10/IN ),
    .O(\DataPath/RegFile/reg_bank_26_10_14832 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_9  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_9/IN ),
    .O(\DataPath/RegFile/reg_bank_26_9_13718 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_8  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_8/IN ),
    .O(\DataPath/RegFile/reg_bank_26_8_13668 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y55" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux31_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_22_9_13953 ),
    .ADR1(\DataPath/RegFile/reg_bank_23_9_13918 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_9_13954 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_9_13955 ),
    .O(\DataPath/RegFile/mux31_8_14722 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_7  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_7/IN ),
    .O(\DataPath/RegFile/reg_bank_6_7_13499 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_6  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_6/IN ),
    .O(\DataPath/RegFile/reg_bank_6_6_13495 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_5  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_5/IN ),
    .O(\DataPath/RegFile/reg_bank_6_5_13491 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_4  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_4/IN ),
    .O(\DataPath/RegFile/reg_bank_6_4_13487 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y60" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux28_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_6_6_13495 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_6_13965 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_6_13643 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_6_14380 ),
    .O(\DataPath/RegFile/mux28_91_14331 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_7  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_7/IN ),
    .O(\DataPath/RegFile/reg_bank_14_7_13880 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_6  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_6/IN ),
    .O(\DataPath/RegFile/reg_bank_14_6_14312 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_5  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_5/IN ),
    .O(\DataPath/RegFile/reg_bank_14_5_14410 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_4  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_4/IN ),
    .O(\DataPath/RegFile/reg_bank_14_4_14844 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y56" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux61_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_14_7_13880 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_7_13881 ),
    .ADR0(\DataPath/RegFile/reg_bank_13_7_13882 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_7_13883 ),
    .O(\DataPath/RegFile/mux61_10_13879 )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_11  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_11/IN ),
    .O(\DataPath/RegFile/reg_bank_19_11_13326 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_10  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_10/IN ),
    .O(\DataPath/RegFile/reg_bank_19_10_13325 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_9  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_9/IN ),
    .O(\DataPath/RegFile/reg_bank_19_9_13340 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_8  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_8/IN ),
    .O(\DataPath/RegFile/reg_bank_19_8_13337 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux59_7/DataPath/RegFile/mux59_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [5]),
    .O(\DataPath/reg_val2<5>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X2Y57" ))
  \DataPath/RegFile/mux59_2_f7  (
    .IA(\DataPath/RegFile/mux59_4_1011 ),
    .IB(\DataPath/RegFile/mux59_3_1024 ),
    .O(\DataPath/reg_val2 [5]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y57" ),
    .INIT ( 64'hFBEAD9C873625140 ))
  \DataPath/RegFile/mux59_4  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux59_92_14431 ),
    .ADR5(\DataPath/RegFile/mux59_10_14409 ),
    .ADR2(\DataPath/RegFile/mux59_91_14432 ),
    .ADR3(\DataPath/RegFile/mux59_82_15177 ),
    .O(\DataPath/RegFile/mux59_4_1011 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y57" ),
    .INIT ( 64'hFB73EA62D951C840 ))
  \DataPath/RegFile/mux59_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR5(\DataPath/RegFile/mux59_81_14421 ),
    .ADR3(\DataPath/RegFile/mux59_9_14429 ),
    .ADR2(\DataPath/RegFile/mux59_8_14430 ),
    .ADR4(\DataPath/RegFile/mux59_7_15178 ),
    .O(\DataPath/RegFile/mux59_3_1024 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y57" ),
    .INIT ( 64'hBB88BB88FCFC3030 ))
  \DataPath/RegFile/mux59_7  (
    .ADR1(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR4(\DataPath/RegFile/reg_bank_18_5_14426 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_5_0 ),
    .ADR3(\DataPath/RegFile/reg_bank_17_5_14427 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_5_14428 ),
    .O(\DataPath/RegFile/mux59_7_15178 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y57" ),
    .INIT ( 64'hF0FFAACCF000AACC ))
  \DataPath/RegFile/mux59_82  (
    .ADR4(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR5(\DataPath/RegFile/reg_bank_2_5_14422 ),
    .ADR2(\DataPath/RegFile/reg_bank_3_5_14423 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_5_14424 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_5_14425 ),
    .O(\DataPath/RegFile/mux59_82_15177 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_7  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_7/IN ),
    .O(\DataPath/RegFile/reg_bank_7_7_13947 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_6  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_6/IN ),
    .O(\DataPath/RegFile/reg_bank_7_6_13965 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y61" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux27_91  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_6_5_13491 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_5_13964 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_5_13642 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_5_14450 ),
    .O(\DataPath/RegFile/mux27_91_15124 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_5  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_5/IN ),
    .O(\DataPath/RegFile/reg_bank_7_5_13964 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_4  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_4/IN ),
    .O(\DataPath/RegFile/reg_bank_7_4_13963 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_7  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_7/IN ),
    .O(\DataPath/RegFile/reg_bank_12_7_13883 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_6  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_6/IN ),
    .O(\DataPath/RegFile/reg_bank_12_6_14315 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_5  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_5/IN ),
    .O(\DataPath/RegFile/reg_bank_12_5_14413 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_4  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_4/IN ),
    .O(\DataPath/RegFile/reg_bank_12_4_14657 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux60_7/DataPath/RegFile/mux60_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [6]),
    .O(\DataPath/reg_val2<6>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X3Y61" ))
  \DataPath/RegFile/mux60_2_f7  (
    .IA(\DataPath/RegFile/mux60_4_1311 ),
    .IB(\DataPath/RegFile/mux60_3_1324 ),
    .O(\DataPath/reg_val2 [6]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y61" ),
    .INIT ( 64'hFBEAD9C873625140 ))
  \DataPath/RegFile/mux60_4  (
    .ADR1(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux60_92_14587 ),
    .ADR5(\DataPath/RegFile/mux60_10_14578 ),
    .ADR4(\DataPath/RegFile/mux60_91_14588 ),
    .ADR3(\DataPath/RegFile/mux60_82_15182 ),
    .O(\DataPath/RegFile/mux60_4_1311 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y61" ),
    .INIT ( 64'hEEF544F5EEA044A0 ))
  \DataPath/RegFile/mux60_3  (
    .ADR3(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR1(\DataPath/RegFile/mux60_81_14584 ),
    .ADR4(\DataPath/RegFile/mux60_9_14585 ),
    .ADR2(\DataPath/RegFile/mux60_8_14586 ),
    .ADR5(\DataPath/RegFile/mux60_7_15183 ),
    .O(\DataPath/RegFile/mux60_3_1324 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y61" ),
    .INIT ( 64'hCCAAF0FFCCAAF000 ))
  \DataPath/RegFile/mux60_7  (
    .ADR3(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_18_6_14325 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_6_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_6_14326 ),
    .ADR5(\DataPath/RegFile/reg_bank_16_6_14327 ),
    .O(\DataPath/RegFile/mux60_7_15183 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y61" ),
    .INIT ( 64'hAAF0FFCCAAF000CC ))
  \DataPath/RegFile/mux60_82  (
    .ADR4(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_2_6_14321 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_6_14322 ),
    .ADR5(\DataPath/RegFile/reg_bank_1_6_14323 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_6_14324 ),
    .O(\DataPath/RegFile/mux60_82_15182 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y54" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux34_8  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_22_11_13847 ),
    .ADR1(\DataPath/RegFile/reg_bank_23_11_13848 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_11_13849 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_11_13850 ),
    .O(\DataPath/RegFile/mux34_8_14085 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y54" ),
    .INIT ( 64'hCFC0CFC0FAFA0A0A ))
  \DataPath/RegFile/mux2_10  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_14_11_13936 ),
    .ADR1(\DataPath/RegFile/reg_bank_15_11_13937 ),
    .ADR3(\DataPath/RegFile/reg_bank_13_11_13938 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_11_13939 ),
    .O(\DataPath/RegFile/mux2_10_13811 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y54" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux34_9  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_30_11_13851 ),
    .ADR0(\DataPath/RegFile/reg_bank_31_11_13852 ),
    .ADR2(\DataPath/RegFile/reg_bank_29_11_13853 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_11_13854 ),
    .O(\DataPath/RegFile/mux34_9_14084 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y54" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux2_9  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_30_11_13851 ),
    .ADR0(\DataPath/RegFile/reg_bank_31_11_13852 ),
    .ADR2(\DataPath/RegFile/reg_bank_29_11_13853 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_11_13854 ),
    .O(\DataPath/RegFile/mux2_9_13808 )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_7  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_7/IN ),
    .O(\DataPath/RegFile/reg_bank_5_7_13644 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y60" ),
    .INIT ( 64'hF0AAF0AACCFFCC00 ))
  \DataPath/RegFile/mux60_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_6_6_13495 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_6_13965 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_6_13643 ),
    .ADR4(\DataPath/RegFile/reg_bank_4_6_14380 ),
    .O(\DataPath/RegFile/mux60_91_14588 )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_6  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_6/IN ),
    .O(\DataPath/RegFile/reg_bank_5_6_13643 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_5  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_5/IN ),
    .O(\DataPath/RegFile/reg_bank_5_5_13642 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_4  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_4/IN ),
    .O(\DataPath/RegFile/reg_bank_5_4_13641 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_15  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_15/IN ),
    .O(\DataPath/RegFile/reg_bank_23_15_14455 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_14  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_14/IN ),
    .O(\DataPath/RegFile/reg_bank_23_14_14385 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_13  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_13/IN ),
    .O(\DataPath/RegFile/reg_bank_23_13_14023 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_12  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_12/IN ),
    .O(\DataPath/RegFile/reg_bank_23_12_13933 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_15  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_15/IN ),
    .O(\DataPath/RegFile/reg_bank_13_15_14771 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_14  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_14/IN ),
    .O(\DataPath/RegFile/reg_bank_13_14_13619 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_13  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_13/IN ),
    .O(\DataPath/RegFile/reg_bank_13_13_14593 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y51" ),
    .INIT ( 64'hECA0CC00A0A00000 ))
  \DataPath/RegFile/_n6741_inv321  (
    .ADR1(\DataPath/RegFile/_n10581_inv323 ),
    .ADR5(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [25]),
    .ADR2(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [20]),
    .ADR4(\DataPath/RegFile/_n10581_inv324 ),
    .O(\DataPath/RegFile/_n6741_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_12  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_12/IN ),
    .O(\DataPath/RegFile/reg_bank_13_12_14289 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_11  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_11/IN ),
    .O(\DataPath/RegFile/reg_bank_13_11_13938 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_10  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_10/IN ),
    .O(\DataPath/RegFile/reg_bank_13_10_14760 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_9  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_9/IN ),
    .O(\DataPath/RegFile/reg_bank_13_9_14865 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_8  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_8/IN ),
    .O(\DataPath/RegFile/reg_bank_13_8_13665 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_7  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_7/IN ),
    .O(\DataPath/RegFile/reg_bank_13_7_13882 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y57" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux29_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_14_7_13880 ),
    .ADR0(\DataPath/RegFile/reg_bank_13_7_13882 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_7_13881 ),
    .ADR1(\DataPath/RegFile/reg_bank_12_7_13883 ),
    .O(\DataPath/RegFile/mux29_10_15173 )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_6  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_6/IN ),
    .O(\DataPath/RegFile/reg_bank_13_6_14314 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_5  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_5/IN ),
    .O(\DataPath/RegFile/reg_bank_13_5_14412 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y57" ),
    .INIT ( 64'hFFCCAAF000CCAAF0 ))
  \DataPath/RegFile/mux59_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_30_5_14356 ),
    .ADR5(\DataPath/RegFile/reg_bank_31_5_14153 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_5_14051 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_5_14265 ),
    .O(\DataPath/RegFile/mux59_9_14429 )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_4  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_4/IN ),
    .O(\DataPath/RegFile/reg_bank_13_4_14845 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux28_7/DataPath/RegFile/mux28_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [6]),
    .O(\DataPath/reg_val1<6>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X3Y59" ))
  \DataPath/RegFile/mux28_2_f7  (
    .IA(\DataPath/RegFile/mux28_4_1263 ),
    .IB(\DataPath/RegFile/mux28_3_1276 ),
    .O(\DataPath/reg_val1 [6]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y59" ),
    .INIT ( 64'hFDECB9A875643120 ))
  \DataPath/RegFile/mux28_4  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux28_92_14330 ),
    .ADR5(\DataPath/RegFile/mux28_10_14311 ),
    .ADR4(\DataPath/RegFile/mux28_91_14331 ),
    .ADR3(\DataPath/RegFile/mux28_82_15180 ),
    .O(\DataPath/RegFile/mux28_4_1263 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y59" ),
    .INIT ( 64'hFE76DC54BA329810 ))
  \DataPath/RegFile/mux28_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux28_81_14319 ),
    .ADR3(\DataPath/RegFile/mux28_9_14328 ),
    .ADR5(\DataPath/RegFile/mux28_8_14329 ),
    .ADR2(\DataPath/RegFile/mux28_7_15181 ),
    .O(\DataPath/RegFile/mux28_3_1276 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y59" ),
    .INIT ( 64'hFCEEFC2230EE3022 ))
  \DataPath/RegFile/mux28_7  (
    .ADR1(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_18_6_14325 ),
    .ADR5(\DataPath/RegFile/reg_bank_19_6_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_6_14326 ),
    .ADR0(\DataPath/RegFile/reg_bank_16_6_14327 ),
    .O(\DataPath/RegFile/mux28_7_15181 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y59" ),
    .INIT ( 64'hF3F3BB88C0C0BB88 ))
  \DataPath/RegFile/mux28_82  (
    .ADR1(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_2_6_14321 ),
    .ADR2(\DataPath/RegFile/reg_bank_3_6_14322 ),
    .ADR5(\DataPath/RegFile/reg_bank_1_6_14323 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_6_14324 ),
    .O(\DataPath/RegFile/mux28_82_15180 )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_7  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_7/IN ),
    .O(\DataPath/RegFile/reg_bank_0_7_13897 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_6  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_6/IN ),
    .O(\DataPath/RegFile/reg_bank_0_6_14324 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_5  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_5/IN ),
    .O(\DataPath/RegFile/reg_bank_0_5_14425 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_4  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_4/IN ),
    .O(\DataPath/RegFile/reg_bank_0_4_14489 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_7  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_7/IN ),
    .O(\DataPath/RegFile/reg_bank_11_7_13950 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y58" ),
    .INIT ( 64'hF5A0DDDDF5A08888 ))
  \DataPath/RegFile/mux60_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_30_6_14357 ),
    .ADR2(\DataPath/RegFile/reg_bank_31_6_14155 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_6_14052 ),
    .ADR5(\DataPath/RegFile/reg_bank_28_6_14266 ),
    .O(\DataPath/RegFile/mux60_9_14585 )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_6  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_6/IN ),
    .O(\DataPath/RegFile/reg_bank_11_6_14382 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y58" ),
    .INIT ( 64'hF0CCF0CCAAFFAA00 ))
  \DataPath/RegFile/mux60_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_14_6_14312 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_6_14313 ),
    .ADR0(\DataPath/RegFile/reg_bank_13_6_14314 ),
    .ADR4(\DataPath/RegFile/reg_bank_12_6_14315 ),
    .O(\DataPath/RegFile/mux60_10_14578 )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_5  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_5/IN ),
    .O(\DataPath/RegFile/reg_bank_11_5_14452 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y58" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux28_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_10_6_14381 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_6_14382 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_6_14100 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_6_13793 ),
    .O(\DataPath/RegFile/mux28_92_14330 )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_4  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_4/IN ),
    .O(\DataPath/RegFile/reg_bank_11_4_14636 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X3Y58" ),
    .INIT ( 64'hCCFFCC00AAF0AAF0 ))
  \DataPath/RegFile/mux58_10  (
    .ADR3(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_14_4_14844 ),
    .ADR1(\DataPath/RegFile/reg_bank_15_4_14794 ),
    .ADR4(\DataPath/RegFile/reg_bank_13_4_14845 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_4_14657 ),
    .O(\DataPath/RegFile/mux58_10_14843 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_11  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_11/IN ),
    .O(\DataPath/RegFile/reg_bank_30_11_13851 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y53" ),
    .INIT ( 64'hCACACACAFFF00F00 ))
  \DataPath/RegFile/mux2_91  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_6_11_13861 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_11_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_11_13863 ),
    .ADR3(\DataPath/RegFile/reg_bank_4_11_13864 ),
    .O(\DataPath/RegFile/mux2_91_13812 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_10  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_10/IN ),
    .O(\DataPath/RegFile/reg_bank_30_10_13658 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_9  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_9/IN ),
    .O(\DataPath/RegFile/reg_bank_30_9_13957 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y53" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux34_81  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_26_11_13801 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_11_13802 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_11_13753 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_11_13803 ),
    .O(\DataPath/RegFile/mux34_81_14083 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_8  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_8/IN ),
    .O(\DataPath/RegFile/reg_bank_30_8_14359 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y53" ),
    .INIT ( 64'hCCF0CCF0AAFFAA00 ))
  \DataPath/RegFile/mux1_9  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_30_10_13658 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_10_13659 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_10_13660 ),
    .ADR4(\DataPath/RegFile/reg_bank_28_10_13661 ),
    .O(\DataPath/RegFile/mux1_9_13657 )
  );
  X_BUF   \DataPath/RegFile/mux2_7/DataPath/RegFile/mux2_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [11]),
    .O(\DataPath/reg_val1<11>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X5Y55" ))
  \DataPath/RegFile/mux2_2_f7  (
    .IA(\DataPath/RegFile/mux2_4_1452 ),
    .IB(\DataPath/RegFile/mux2_3_1465 ),
    .O(\DataPath/reg_val1 [11]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y55" ),
    .INIT ( 64'hF3F3EE22C0C0EE22 ))
  \DataPath/RegFile/mux2_4  (
    .ADR4(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR5(\DataPath/RegFile/mux2_92_13810 ),
    .ADR2(\DataPath/RegFile/mux2_10_13811 ),
    .ADR3(\DataPath/RegFile/mux2_91_13812 ),
    .ADR0(\DataPath/RegFile/mux2_82_15184 ),
    .O(\DataPath/RegFile/mux2_4_1452 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y55" ),
    .INIT ( 64'hFEBADC9876325410 ))
  \DataPath/RegFile/mux2_3  (
    .ADR1(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux2_81_13800 ),
    .ADR5(\DataPath/RegFile/mux2_9_13808 ),
    .ADR4(\DataPath/RegFile/mux2_8_13809 ),
    .ADR2(\DataPath/RegFile/mux2_7_15185 ),
    .O(\DataPath/RegFile/mux2_3_1465 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y55" ),
    .INIT ( 64'hCFCFFA0AC0C0FA0A ))
  \DataPath/RegFile/mux2_7  (
    .ADR2(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_18_11_13807 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_11_13326 ),
    .ADR5(\DataPath/RegFile/reg_bank_17_11_13797 ),
    .ADR0(\DataPath/RegFile/reg_bank_16_11_13520 ),
    .O(\DataPath/RegFile/mux2_7_15185 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y55" ),
    .INIT ( 64'hAACCAACCFFF000F0 ))
  \DataPath/RegFile/mux2_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_2_11_13485 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_11_13804 ),
    .ADR4(\DataPath/RegFile/reg_bank_1_11_13805 ),
    .ADR2(\DataPath/RegFile/reg_bank_0_11_13806 ),
    .O(\DataPath/RegFile/mux2_82_15184 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_7  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_7/IN ),
    .O(\DataPath/RegFile/reg_bank_10_7_13949 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_6  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_6/IN ),
    .O(\DataPath/RegFile/reg_bank_10_6_14381 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_5  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_5/IN ),
    .O(\DataPath/RegFile/reg_bank_10_5_14451 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y58" ),
    .INIT ( 64'hFCAFFCA00CAF0CA0 ))
  \DataPath/RegFile/mux61_81  (
    .ADR2(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_26_7_13715 ),
    .ADR5(\DataPath/RegFile/reg_bank_27_7_13892 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_7_13592 ),
    .ADR4(\DataPath/RegFile/reg_bank_24_7_13893 ),
    .O(\DataPath/RegFile/mux61_81_13891 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_4  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_4/IN ),
    .O(\DataPath/RegFile/reg_bank_10_4_14730 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_15  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_15/IN ),
    .O(\DataPath/RegFile/reg_bank_12_15_14713 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_14  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_14/IN ),
    .O(\DataPath/RegFile/reg_bank_12_14_13620 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_13  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_13/IN ),
    .O(\DataPath/RegFile/reg_bank_12_13_14594 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_12  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_12/IN ),
    .O(\DataPath/RegFile/reg_bank_12_12_14290 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y56" ),
    .INIT ( 64'hF0CCF0CCAAFFAA00 ))
  \DataPath/RegFile/mux2_92  (
    .ADR3(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_10_11_13866 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_11_13867 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_11_13868 ),
    .ADR4(\DataPath/RegFile/reg_bank_8_11_13869 ),
    .O(\DataPath/RegFile/mux2_92_13810 )
  );
  X_BUF   \DataPath/RegFile/mux61_7/DataPath/RegFile/mux61_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [7]),
    .O(\DataPath/reg_val2<7>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X5Y59" ))
  \DataPath/RegFile/mux61_2_f7  (
    .IA(\DataPath/RegFile/mux61_4_1557 ),
    .IB(\DataPath/RegFile/mux61_3_1570 ),
    .O(\DataPath/reg_val2 [7]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y59" ),
    .INIT ( 64'hEFEA4F4AE5E04540 ))
  \DataPath/RegFile/mux61_4  (
    .ADR0(\DataPath/instruction [19]),
    .ADR2(\DataPath/instruction [18]),
    .ADR5(\DataPath/RegFile/mux61_92_13903 ),
    .ADR4(\DataPath/RegFile/mux61_10_13879 ),
    .ADR1(\DataPath/RegFile/mux61_91_13904 ),
    .ADR3(\DataPath/RegFile/mux61_82_15186 ),
    .O(\DataPath/RegFile/mux61_4_1557 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y59" ),
    .INIT ( 64'hF7B3E6A2D591C480 ))
  \DataPath/RegFile/mux61_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR5(\DataPath/RegFile/mux61_81_13891 ),
    .ADR2(\DataPath/RegFile/mux61_9_13901 ),
    .ADR3(\DataPath/RegFile/mux61_8_13902 ),
    .ADR4(\DataPath/RegFile/mux61_7_15187 ),
    .O(\DataPath/RegFile/mux61_3_1570 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y59" ),
    .INIT ( 64'hFC30EEEEFC302222 ))
  \DataPath/RegFile/mux61_7  (
    .ADR1(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR5(\DataPath/RegFile/reg_bank_18_7_13898 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_7_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_7_13899 ),
    .ADR0(\DataPath/RegFile/reg_bank_16_7_13900 ),
    .O(\DataPath/RegFile/mux61_7_15187 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y59" ),
    .INIT ( 64'hFAFA5050EE44EE44 ))
  \DataPath/RegFile/mux61_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_2_7_13894 ),
    .ADR4(\DataPath/RegFile/reg_bank_3_7_13895 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_7_13896 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_7_13897 ),
    .O(\DataPath/RegFile/mux61_82_15186 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_7  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_7/IN ),
    .O(\DataPath/RegFile/reg_bank_25_7_13592 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_6  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_6/IN ),
    .O(\DataPath/RegFile/reg_bank_25_6_13591 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y60" ),
    .INIT ( 64'hFCFC0C0CAFA0AFA0 ))
  \DataPath/RegFile/mux60_81  (
    .ADR2(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_26_6_13714 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_6_13591 ),
    .ADR4(\DataPath/RegFile/reg_bank_27_6_14188 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_6_14008 ),
    .O(\DataPath/RegFile/mux60_81_14584 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_5  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_5/IN ),
    .O(\DataPath/RegFile/reg_bank_25_5_13590 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y60" ),
    .INIT ( 64'hFFF0CCAA00F0CCAA ))
  \DataPath/RegFile/mux61_8  (
    .ADR4(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_22_7_14643 ),
    .ADR5(\DataPath/RegFile/reg_bank_23_7_13916 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_7_14644 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_7_14645 ),
    .O(\DataPath/RegFile/mux61_8_13902 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_4  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_4/IN ),
    .O(\DataPath/RegFile/reg_bank_25_4_13589 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y60" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/RegFile/mux25_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_14_3_13821 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_3_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_13_3_13823 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_3_13824 ),
    .O(\DataPath/RegFile/mux25_10_14654 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_7  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_7/IN ),
    .O(\DataPath/RegFile/reg_bank_1_7_13896 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y61" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux58_8  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_22_4_15058 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_4_13913 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_4_15059 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_4_0 ),
    .O(\DataPath/RegFile/mux58_8_14857 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_6  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_6/IN ),
    .O(\DataPath/RegFile/reg_bank_1_6_14323 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_5  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_5/IN ),
    .O(\DataPath/RegFile/reg_bank_1_5_14424 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y61" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux4_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_10_13_14234 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_13_14626 ),
    .ADR0(\DataPath/RegFile/reg_bank_9_13_14130 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_13_14627 ),
    .O(\DataPath/RegFile/mux4_92_14966 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_4  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_4/IN ),
    .O(\DataPath/RegFile/reg_bank_1_4_14652 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y61" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux29_81  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_26_7_13715 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_7_13892 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_7_13592 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_7_13893 ),
    .O(\DataPath/RegFile/mux29_81_15174 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_7  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_7/IN ),
    .O(\DataPath/RegFile/reg_bank_8_7_13794 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y57" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux58_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_30_4_14355 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_4_14152 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_4_14050 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_4_14264 ),
    .O(\DataPath/RegFile/mux58_9_14856 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_6  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_6/IN ),
    .O(\DataPath/RegFile/reg_bank_8_6_13793 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y57" ),
    .INIT ( 64'hFF0FF000CACACACA ))
  \DataPath/RegFile/mux35_10  (
    .ADR2(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_14_12_14287 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_12_14288 ),
    .ADR4(\DataPath/RegFile/reg_bank_13_12_14289 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_12_14290 ),
    .O(\DataPath/RegFile/mux35_10_15143 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_5  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_5/IN ),
    .O(\DataPath/RegFile/reg_bank_8_5_13791 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y57" ),
    .INIT ( 64'hFF00F0F0AAAACCCC ))
  \DataPath/RegFile/mux36_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_14_13_14591 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_13_14592 ),
    .ADR0(\DataPath/RegFile/reg_bank_13_13_14593 ),
    .ADR1(\DataPath/RegFile/reg_bank_12_13_14594 ),
    .O(\DataPath/RegFile/mux36_10_14590 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_4  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_4/IN ),
    .O(\DataPath/RegFile/reg_bank_8_4_13790 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y57" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux5_81  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_26_14_13524 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_14_13525 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_14_13526 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_14_13527 ),
    .O(\DataPath/RegFile/mux5_81_13523 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_3  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_3/IN ),
    .O(\DataPath/RegFile/reg_bank_14_3_13821 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_2  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_2/IN ),
    .O(\DataPath/RegFile/reg_bank_14_2_14884 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_1  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_1/IN ),
    .O(\DataPath/RegFile/reg_bank_14_1_14510 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_0  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_0/IN ),
    .O(\DataPath/RegFile/reg_bank_14_0_13926 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y62" ),
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \DataPath/RegFile/mux5_91  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_6_14_13576 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_14_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_14_13578 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_14_13579 ),
    .O(\DataPath/RegFile/mux5_91_13538 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_15  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_15/IN ),
    .O(\DataPath/RegFile/reg_bank_4_15_14539 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_14  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_14/IN ),
    .O(\DataPath/RegFile/reg_bank_4_14_13579 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_13  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_13/IN ),
    .O(\DataPath/RegFile/reg_bank_4_13_14538 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_12  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_12/IN ),
    .O(\DataPath/RegFile/reg_bank_4_12_14272 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y63" ),
    .INIT ( 64'hCFC0CFC0AFAFA0A0 ))
  \DataPath/RegFile/mux3_8  (
    .ADR5(\DataPath/instruction [22]),
    .ADR2(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_22_12_13932 ),
    .ADR1(\DataPath/RegFile/reg_bank_23_12_13933 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_12_13934 ),
    .ADR4(\DataPath/RegFile/reg_bank_20_12_13935 ),
    .O(\DataPath/RegFile/mux3_8_14243 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y66" ),
    .INIT ( 64'hFFF5FD0002F50000 ))
  \DataPath/BranchControl/m5/Mmux_f621_SW0  (
    .ADR3(br_op[0]),
    .ADR5(\DataPath/instruction [6]),
    .ADR2(br_op[2]),
    .ADR0(\br_op<1>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR4(\DataPath/BranchControl/pc_plus4<8>_0 ),
    .O(N72)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_11  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_11/IN ),
    .O(\DataPath/RegFile/reg_bank_14_11_13936 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_10  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_10/IN ),
    .O(\DataPath/RegFile/reg_bank_14_10_15030 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_9  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_9/IN ),
    .O(\DataPath/RegFile/reg_bank_14_9_14888 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_8  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_8/IN ),
    .O(\DataPath/RegFile/reg_bank_14_8_13663 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_15  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_15/IN ),
    .O(\DataPath/RegFile/reg_bank_19_15_13330 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y61" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux58_91  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_6_4_13487 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_4_13963 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_4_13641 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_4_14867 ),
    .O(\DataPath/RegFile/mux58_91_14859 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_14  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_14/IN ),
    .O(\DataPath/RegFile/reg_bank_19_14_13329 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_13  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_13/IN ),
    .O(\DataPath/RegFile/reg_bank_19_13_13328 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y61" ),
    .INIT ( 64'hF0FFF000CCAACCAA ))
  \DataPath/RegFile/mux26_8  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_22_4_15058 ),
    .ADR2(\DataPath/RegFile/reg_bank_23_4_13913 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_4_15059 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_4_0 ),
    .O(\DataPath/RegFile/mux26_8_15057 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_12  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_12/IN ),
    .O(\DataPath/RegFile/reg_bank_19_12_13327 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y61" ),
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \DataPath/RegFile/mux26_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_6_4_13487 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_4_13963 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_4_13641 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_4_14867 ),
    .O(\DataPath/RegFile/mux26_91_15091 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_11  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_11/IN ),
    .O(\DataPath/RegFile/reg_bank_31_11_13852 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y53" ),
    .INIT ( 64'hFC30BBBBFC308888 ))
  \DataPath/RegFile/mux4_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_30_13_14027 ),
    .ADR3(\DataPath/RegFile/reg_bank_31_13_13865 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_13_14028 ),
    .ADR5(\DataPath/RegFile/reg_bank_28_13_14029 ),
    .O(\DataPath/RegFile/mux4_9_14964 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_10  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_10/IN ),
    .O(\DataPath/RegFile/reg_bank_31_10_13659 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_9  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_9/IN ),
    .O(\DataPath/RegFile/reg_bank_31_9_13958 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y53" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux34_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_14_11_13936 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_11_13937 ),
    .ADR3(\DataPath/RegFile/reg_bank_13_11_13938 ),
    .ADR1(\DataPath/RegFile/reg_bank_12_11_13939 ),
    .O(\DataPath/RegFile/mux34_10_14078 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_8  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_8/IN ),
    .O(\DataPath/RegFile/reg_bank_31_8_14157 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y53" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux30_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_14_8_13663 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_8_13664 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_8_13665 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_8_13666 ),
    .O(\DataPath/RegFile/mux30_10_13662 )
  );
  X_BUF   \DataPath/RegFile/mux30_7/DataPath/RegFile/mux30_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [8]),
    .O(\DataPath/reg_val1<8>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X4Y54" ))
  \DataPath/RegFile/mux30_2_f7  (
    .IA(\DataPath/RegFile/mux30_4_1737 ),
    .IB(\DataPath/RegFile/mux30_3_1750 ),
    .O(\DataPath/reg_val1 [8]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y54" ),
    .INIT ( 64'hFDECB9A875643120 ))
  \DataPath/RegFile/mux30_4  (
    .ADR1(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux30_92_13680 ),
    .ADR5(\DataPath/RegFile/mux30_10_13662 ),
    .ADR2(\DataPath/RegFile/mux30_91_13681 ),
    .ADR3(\DataPath/RegFile/mux30_82_15188 ),
    .O(\DataPath/RegFile/mux30_4_1737 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y54" ),
    .INIT ( 64'hEEF5EEA044F544A0 ))
  \DataPath/RegFile/mux30_3  (
    .ADR3(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR1(\DataPath/RegFile/mux30_81_13667 ),
    .ADR5(\DataPath/RegFile/mux30_9_13678 ),
    .ADR2(\DataPath/RegFile/mux30_8_13679 ),
    .ADR4(\DataPath/RegFile/mux30_7_15189 ),
    .O(\DataPath/RegFile/mux30_3_1750 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y54" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux30_7  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_18_8_13675 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_8_13337 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_8_13676 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_8_13677 ),
    .O(\DataPath/RegFile/mux30_7_15189 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y54" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux30_82  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_2_8_13671 ),
    .ADR2(\DataPath/RegFile/reg_bank_3_8_13672 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_8_13673 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_8_13674 ),
    .O(\DataPath/RegFile/mux30_82_15188 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_15  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_15/IN ),
    .O(\DataPath/RegFile/reg_bank_14_15_14803 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y56" ),
    .INIT ( 64'hFAFAEE445050EE44 ))
  \DataPath/RegFile/mux6_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR0(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_10_15_14247 ),
    .ADR5(\DataPath/RegFile/reg_bank_11_15_14791 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_15_14131 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_15_14792 ),
    .O(\DataPath/RegFile/mux6_92_14768 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_14  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_14/IN ),
    .O(\DataPath/RegFile/reg_bank_14_14_13617 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_13  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_13/IN ),
    .O(\DataPath/RegFile/reg_bank_14_13_14591 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y56" ),
    .INIT ( 64'hF5A0F5A0EEEE4444 ))
  \DataPath/RegFile/mux36_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_10_13_14234 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_13_14626 ),
    .ADR4(\DataPath/RegFile/reg_bank_9_13_14130 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_13_14627 ),
    .O(\DataPath/RegFile/mux36_92_14608 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_12  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_12/IN ),
    .O(\DataPath/RegFile/reg_bank_14_12_14287 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y56" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/RegFile/mux4_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_26_13_14603 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_13_14604 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_13_13755 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_13_14551 ),
    .O(\DataPath/RegFile/mux4_81_14963 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_7  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_7/IN ),
    .O(\DataPath/RegFile/reg_bank_29_7_14053 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y57" ),
    .INIT ( 64'hFCFC0C0CFA0AFA0A ))
  \DataPath/RegFile/mux3_10  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_14_12_14287 ),
    .ADR4(\DataPath/RegFile/reg_bank_15_12_14288 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_12_14289 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_12_14290 ),
    .O(\DataPath/RegFile/mux3_10_14245 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_6  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_6/IN ),
    .O(\DataPath/RegFile/reg_bank_29_6_14052 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_5  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_5/IN ),
    .O(\DataPath/RegFile/reg_bank_29_5_14051 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y57" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux59_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_14_5_14410 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_5_14411 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_5_14412 ),
    .ADR1(\DataPath/RegFile/reg_bank_12_5_14413 ),
    .O(\DataPath/RegFile/mux59_10_14409 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_4  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_4/IN ),
    .O(\DataPath/RegFile/reg_bank_29_4_14050 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y57" ),
    .INIT ( 64'hCCF0FFAACCF000AA ))
  \DataPath/RegFile/mux59_92  (
    .ADR4(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_10_5_14451 ),
    .ADR1(\DataPath/RegFile/reg_bank_11_5_14452 ),
    .ADR5(\DataPath/RegFile/reg_bank_9_5_14099 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_5_13791 ),
    .O(\DataPath/RegFile/mux59_92_14431 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_7  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_7/IN ),
    .O(\DataPath/RegFile/reg_bank_31_7_14156 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_6  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_6/IN ),
    .O(\DataPath/RegFile/reg_bank_31_6_14155 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y58" ),
    .INIT ( 64'hFFAA5500D8D8D8D8 ))
  \DataPath/RegFile/mux28_10  (
    .ADR0(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_14_6_14312 ),
    .ADR4(\DataPath/RegFile/reg_bank_15_6_14313 ),
    .ADR3(\DataPath/RegFile/reg_bank_13_6_14314 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_6_14315 ),
    .O(\DataPath/RegFile/mux28_10_14311 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_5  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_5/IN ),
    .O(\DataPath/RegFile/reg_bank_31_5_14153 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y58" ),
    .INIT ( 64'hAAF0FFCCAAF000CC ))
  \DataPath/RegFile/mux5_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_10_14_13582 ),
    .ADR0(\DataPath/RegFile/reg_bank_11_14_13583 ),
    .ADR5(\DataPath/RegFile/reg_bank_9_14_13584 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_14_13585 ),
    .O(\DataPath/RegFile/mux5_92_13536 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_4  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_4/IN ),
    .O(\DataPath/RegFile/reg_bank_31_4_14152 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y58" ),
    .INIT ( 64'hEEEEF3C02222F3C0 ))
  \DataPath/RegFile/mux61_92  (
    .ADR4(\DataPath/instruction [17]),
    .ADR1(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_10_7_13949 ),
    .ADR5(\DataPath/RegFile/reg_bank_11_7_13950 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_7_13951 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_7_13794 ),
    .O(\DataPath/RegFile/mux61_92_13903 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_7  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_7/IN ),
    .O(\DataPath/RegFile/reg_bank_23_7_13916 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y59" ),
    .INIT ( 64'hFAFA0A0ACFC0CFC0 ))
  \DataPath/RegFile/mux61_9  (
    .ADR5(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_30_7_14358 ),
    .ADR4(\DataPath/RegFile/reg_bank_31_7_14156 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_7_14053 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_7_14267 ),
    .O(\DataPath/RegFile/mux61_9_13901 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_6  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_6/IN ),
    .O(\DataPath/RegFile/reg_bank_23_6_13915 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y59" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux26_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_30_4_14355 ),
    .ADR0(\DataPath/RegFile/reg_bank_31_4_14152 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_4_14050 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_4_14264 ),
    .O(\DataPath/RegFile/mux26_9_15061 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_5  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_5/IN ),
    .O(\DataPath/RegFile/reg_bank_23_5_13914 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_4  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_4/IN ),
    .O(\DataPath/RegFile/reg_bank_23_4_13913 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y59" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux28_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_26_6_13714 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_6_14188 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_6_13591 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_6_14008 ),
    .O(\DataPath/RegFile/mux28_81_14319 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_11  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_11/IN ),
    .O(\DataPath/RegFile/reg_bank_25_11_13753 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y55" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux34_92  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_10_11_13866 ),
    .ADR1(\DataPath/RegFile/reg_bank_11_11_13867 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_11_13868 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_11_13869 ),
    .O(\DataPath/RegFile/mux34_92_14086 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_10  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_10/IN ),
    .O(\DataPath/RegFile/reg_bank_25_10_13750 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y55" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/RegFile/mux30_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_10_8_13743 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_8_13744 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_8_13745 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_8_13746 ),
    .O(\DataPath/RegFile/mux30_92_13680 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_9  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_9/IN ),
    .O(\DataPath/RegFile/reg_bank_25_9_13594 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y55" ),
    .INIT ( 64'hAAF0AAF0FFCC00CC ))
  \DataPath/RegFile/mux30_8  (
    .ADR3(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_22_8_14699 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_8_13917 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_8_14700 ),
    .ADR1(\DataPath/RegFile/reg_bank_20_8_14701 ),
    .O(\DataPath/RegFile/mux30_8_13679 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_8  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_8/IN ),
    .O(\DataPath/RegFile/reg_bank_25_8_13593 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y55" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/RegFile/mux63_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_22_9_13953 ),
    .ADR1(\DataPath/RegFile/reg_bank_23_9_13918 ),
    .ADR3(\DataPath/RegFile/reg_bank_21_9_13954 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_9_13955 ),
    .O(\DataPath/RegFile/mux63_8_13952 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_15  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_15/IN ),
    .O(\DataPath/RegFile/reg_bank_10_15_14247 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_14  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_14/IN ),
    .O(\DataPath/RegFile/reg_bank_10_14_13582 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y60" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux60_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_22_6_14741 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_6_13915 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_6_14742 ),
    .ADR1(\DataPath/RegFile/reg_bank_20_6_0 ),
    .O(\DataPath/RegFile/mux60_8_14586 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_13  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_13/IN ),
    .O(\DataPath/RegFile/reg_bank_10_13_14234 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y60" ),
    .INIT ( 64'hFC0CFC0CFAFA0A0A ))
  \DataPath/RegFile/mux29_8  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_22_7_14643 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_7_13916 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_7_14644 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_7_14645 ),
    .O(\DataPath/RegFile/mux29_8_15098 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_12  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_12/IN ),
    .O(\DataPath/RegFile/reg_bank_10_12_14233 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y60" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/RegFile/mux29_91  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_6_7_13499 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_7_13947 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_7_13644 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_7_13948 ),
    .O(\DataPath/RegFile/mux29_91_15176 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y63" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux35_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_22_12_13932 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_12_13933 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_12_13934 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_12_13935 ),
    .O(\DataPath/RegFile/mux35_8_13931 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_3  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_3/IN ),
    .O(\DataPath/RegFile/reg_bank_13_3_13823 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_2  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_2/IN ),
    .O(\DataPath/RegFile/reg_bank_13_2_14864 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_1  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_1/IN ),
    .O(\DataPath/RegFile/reg_bank_13_1_14512 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_0  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_0/IN ),
    .O(\DataPath/RegFile/reg_bank_13_0_13928 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y62" ),
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  \DataPath/RegFile/mux_10  (
    .ADR5(\DataPath/instruction [22]),
    .ADR0(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_14_0_13926 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_0_13928 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_0_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_12_0_13929 ),
    .O(\DataPath/RegFile/mux_10_13775 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y47" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux23_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_6_30_14012 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_30_14199 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_30_14200 ),
    .ADR3(\DataPath/RegFile/reg_bank_4_30_14201 ),
    .O(\DataPath/RegFile/mux23_91_14180 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y77" ),
    .INIT ( 64'h1400000000000000 ))
  \ControlUnit/br_op<2>1  (
    .ADR0(opcode[4]),
    .ADR5(opcode[5]),
    .ADR3(opcode[3]),
    .ADR4(opcode[1]),
    .ADR1(opcode[0]),
    .ADR2(opcode[2]),
    .O(br_op[3])
  );
  X_FF #(
    .LOC ( "SLICE_X7Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_31  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_31/IN ),
    .O(\DataPath/RegFile/reg_bank_7_31_13604 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y49" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux24_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_6_31_13603 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_31_13604 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_31_13605 ),
    .ADR3(\DataPath/RegFile/reg_bank_4_31_13606 ),
    .O(\DataPath/RegFile/mux24_91_14946 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_30  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_30/IN ),
    .O(\DataPath/RegFile/reg_bank_7_30_14199 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_29  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_29/IN ),
    .O(\DataPath/RegFile/reg_bank_7_29_14533 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_28  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_28/IN ),
    .O(\DataPath/RegFile/reg_bank_7_28_14623 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_15  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_15/IN ),
    .O(\DataPath/RegFile/reg_bank_5_15_14789 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y63" ),
    .INIT ( 64'hF3F3BB88C0C0BB88 ))
  \DataPath/RegFile/mux4_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR5(\DataPath/RegFile/reg_bank_6_13_13998 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_13_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_13_14625 ),
    .ADR3(\DataPath/RegFile/reg_bank_4_13_14538 ),
    .O(\DataPath/RegFile/mux4_91_14968 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_14  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_14/IN ),
    .O(\DataPath/RegFile/reg_bank_5_14_13578 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_13  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_13/IN ),
    .O(\DataPath/RegFile/reg_bank_5_13_14625 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_12  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_12/IN ),
    .O(\DataPath/RegFile/reg_bank_5_12_14271 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux3_91/DataPath/RegFile/mux3_91_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_7_15_2462 ),
    .O(\DataPath/RegFile/reg_bank_7_15_0 )
  );
  X_BUF   \DataPath/RegFile/mux3_91/DataPath/RegFile/mux3_91_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_7_14_2447 ),
    .O(\DataPath/RegFile/reg_bank_7_14_0 )
  );
  X_BUF   \DataPath/RegFile/mux3_91/DataPath/RegFile/mux3_91_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_7_13_2461 ),
    .O(\DataPath/RegFile/reg_bank_7_13_0 )
  );
  X_BUF   \DataPath/RegFile/mux3_91/DataPath/RegFile/mux3_91_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_7_12_pack_1 ),
    .O(\DataPath/RegFile/reg_bank_7_12_14270 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y64" ),
    .INIT ( 64'hFF0FF000CACACACA ))
  \DataPath/RegFile/mux3_91  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_6_12_13997 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_12_14270 ),
    .ADR4(\DataPath/RegFile/reg_bank_5_12_14271 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_12_14272 ),
    .O(\DataPath/RegFile/mux3_91_14246 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_15  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_15/IN ),
    .O(\DataPath/RegFile/reg_bank_7_15_2462 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_14  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_14/IN ),
    .O(\DataPath/RegFile/reg_bank_7_14_2447 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_13  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_13/IN ),
    .O(\DataPath/RegFile/reg_bank_7_13_2461 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y64" ),
    .INIT ( 64'hA8ABA8A8ACABA0A8 ))
  \DataPath/BranchControl/m5/Mmux_f641_SW1  (
    .ADR0(\DataPath/instruction [7]),
    .ADR1(br_op[0]),
    .ADR3(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(br_op[2]),
    .ADR4(\DataPath/BranchControl/pc_plus4<9>_0 ),
    .O(N70)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_12  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_12/IN ),
    .O(\DataPath/RegFile/reg_bank_7_12_pack_1 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_15  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_15/IN ),
    .O(\DataPath/RegFile/reg_bank_6_15_15196 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y65" ),
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \DataPath/RegFile/mux6_91  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_7_15_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_6_15_15196 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_15_14789 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_15_14539 ),
    .O(\DataPath/RegFile/mux6_91_14770 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_14  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_14/IN ),
    .O(\DataPath/RegFile/reg_bank_6_14_13576 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_13  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_13/IN ),
    .O(\DataPath/RegFile/reg_bank_6_13_13998 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_12  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_12/IN ),
    .O(\DataPath/RegFile/reg_bank_6_12_13997 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y65" ),
    .INIT ( 64'hFF00F0F0AAAACCCC ))
  \DataPath/RegFile/mux38_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_6_15_15196 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_15_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_15_14789 ),
    .ADR1(\DataPath/RegFile/reg_bank_4_15_14539 ),
    .O(\DataPath/RegFile/mux38_91_15095 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y81" ),
    .INIT ( 64'hF531FD39C400C400 ))
  \DataPath/BranchControl/m5/Mmux_f383_SW0  (
    .ADR5(\DataPath/BranchControl/pc_plus4<26>_0 ),
    .ADR1(br_op[0]),
    .ADR0(\br_op<1>_0 ),
    .ADR2(br_op[2]),
    .ADR4(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR3(\DataPath/instruction [24]),
    .O(N41)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y71" ),
    .INIT ( 64'h0000000000000001 ))
  \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>4  (
    .ADR1(\DataPath/reg_val1<7>_0 ),
    .ADR2(\DataPath/reg_val1<6>_0 ),
    .ADR5(\DataPath/reg_val1<8>_0 ),
    .ADR3(\DataPath/reg_val1<9>_0 ),
    .ADR4(\DataPath/reg_val1<10>_0 ),
    .ADR0(\DataPath/reg_val1<11>_0 ),
    .O(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>3_15198 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y71" ),
    .INIT ( 64'h0F0F55550A0A5050 ))
  \DataPath/BranchControl/m5/Mmux_f1111  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0(br_op[3]),
    .ADR2(br_op[4]),
    .ADR4(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o ),
    .ADR5(\DataPath/reg_val1<31>_0 ),
    .O(\DataPath/BranchControl/m5/Mmux_f111 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y71" ),
    .INIT ( 64'h8000000000000000 ))
  \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>7  (
    .ADR1(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31> ),
    .ADR5(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>1_13707 ),
    .ADR2(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>2_13709 ),
    .ADR0(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>3_15198 ),
    .ADR4(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>4_13713 ),
    .ADR3(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>5_12971 ),
    .O(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y67" ),
    .INIT ( 64'hCCAACC0ACCAAAC0A ))
  \DataPath/BranchControl/m5/Mmux_f41_SW0  (
    .ADR3(br_op[0]),
    .ADR1(\DataPath/instruction [8]),
    .ADR4(br_op[2]),
    .ADR2(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR0(\DataPath/BranchControl/pc_plus4<10>_0 ),
    .O(N108)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y82" ),
    .INIT ( 64'hB1F0AAFFA0F00000 ))
  \DataPath/BranchControl/m5/Mmux_f403_SW0  (
    .ADR5(\DataPath/BranchControl/pc_plus4<27>_0 ),
    .ADR4(br_op[0]),
    .ADR3(\br_op<1>_0 ),
    .ADR0(br_op[2]),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\DataPath/instruction [25]),
    .O(N38)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y83" ),
    .INIT ( 64'hF0F80008FEFE0202 ))
  \DataPath/BranchControl/m5/Mmux_f383_SW1  (
    .ADR0(\DataPath/BranchControl/pc_plus4<26>_0 ),
    .ADR2(br_op[2]),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR5(\br_op<1>_0 ),
    .ADR1(br_op[0]),
    .ADR4(\DataPath/instruction [24]),
    .O(N42)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_7  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_7/IN ),
    .O(\DataPath/RegFile/reg_bank_16_7_13900 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y61" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/RegFile/mux36_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_6_13_13998 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_13_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_5_13_14625 ),
    .ADR1(\DataPath/RegFile/reg_bank_4_13_14538 ),
    .O(\DataPath/RegFile/mux36_91_14609 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_6  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_6/IN ),
    .O(\DataPath/RegFile/reg_bank_16_6_14327 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_5  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_5/IN ),
    .O(\DataPath/RegFile/reg_bank_16_5_14428 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y61" ),
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \DataPath/RegFile/mux4_8  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_22_13_14022 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_13_14023 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_13_14024 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_13_14025 ),
    .O(\DataPath/RegFile/mux4_8_14965 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_4  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_4/IN ),
    .O(\DataPath/RegFile/reg_bank_16_4_14828 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y61" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux57_10  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_14_3_13821 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_3_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_3_13823 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_3_13824 ),
    .O(\DataPath/RegFile/mux57_10_13820 )
  );
  X_BUF   \DataPath/RegFile/mux27_7/DataPath/RegFile/mux27_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [5]),
    .O(\DataPath/reg_val1<5>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y60" ))
  \DataPath/RegFile/mux27_2_f7  (
    .IA(\DataPath/RegFile/mux27_4_2345 ),
    .IB(\DataPath/RegFile/mux27_3_2358 ),
    .O(\DataPath/reg_val1 [5]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y60" ),
    .INIT ( 64'hFFE233E2CCE200E2 ))
  \DataPath/RegFile/mux27_4  (
    .ADR3(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR5(\DataPath/RegFile/mux27_92_15123 ),
    .ADR4(\DataPath/RegFile/mux27_10_15114 ),
    .ADR2(\DataPath/RegFile/mux27_91_15124 ),
    .ADR0(\DataPath/RegFile/mux27_82_15192 ),
    .O(\DataPath/RegFile/mux27_4_2345 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y60" ),
    .INIT ( 64'hFD75B931EC64A820 ))
  \DataPath/RegFile/mux27_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux27_81_15120 ),
    .ADR3(\DataPath/RegFile/mux27_9_15121 ),
    .ADR4(\DataPath/RegFile/mux27_8_15122 ),
    .ADR5(\DataPath/RegFile/mux27_7_15193 ),
    .O(\DataPath/RegFile/mux27_3_2358 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y60" ),
    .INIT ( 64'hACACFFF0ACAC0F00 ))
  \DataPath/RegFile/mux27_7  (
    .ADR4(\DataPath/instruction [22]),
    .ADR2(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_18_5_14426 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_5_0 ),
    .ADR5(\DataPath/RegFile/reg_bank_17_5_14427 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_5_14428 ),
    .O(\DataPath/RegFile/mux27_7_15193 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y60" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux27_82  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_2_5_14422 ),
    .ADR3(\DataPath/RegFile/reg_bank_3_5_14423 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_5_14424 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_5_14425 ),
    .O(\DataPath/RegFile/mux27_82_15192 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_3  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_3/IN ),
    .O(\DataPath/RegFile/reg_bank_19_3_13332 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_2  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_2/IN ),
    .O(\DataPath/RegFile/reg_bank_19_2_13335 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_1  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_1/IN ),
    .O(\DataPath/RegFile/reg_bank_19_1_13334 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_0  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_0/IN ),
    .O(\DataPath/RegFile/reg_bank_19_0_13331 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y66" ),
    .INIT ( 64'hAAAA88B8B8AA88B8 ))
  \DataPath/BranchControl/m5/Mmux_f41_SW1  (
    .ADR0(\DataPath/instruction [8]),
    .ADR4(br_op[0]),
    .ADR3(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(br_op[2]),
    .ADR2(\DataPath/BranchControl/pc_plus4<10>_0 ),
    .O(N109)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y66" ),
    .INIT ( 64'hFFAFFF8A00250000 ))
  \DataPath/BranchControl/m5/Mmux_f621_SW1  (
    .ADR5(\DataPath/instruction [6]),
    .ADR0(br_op[0]),
    .ADR2(\br_op<1>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR3(br_op[2]),
    .ADR4(\DataPath/BranchControl/pc_plus4<8>_0 ),
    .O(N73)
  );
  X_BUF   \DataPath/RegFile/mux26_7/DataPath/RegFile/mux26_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [4]),
    .O(\DataPath/reg_val1<4>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y62" ))
  \DataPath/RegFile/mux26_2_f7  (
    .IA(\DataPath/RegFile/mux26_4_2407 ),
    .IB(\DataPath/RegFile/mux26_3_2420 ),
    .O(\DataPath/reg_val1 [4]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y62" ),
    .INIT ( 64'hFE3EF232CE0EC202 ))
  \DataPath/RegFile/mux26_4  (
    .ADR1(\DataPath/instruction [24]),
    .ADR2(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux26_92_15090 ),
    .ADR3(\DataPath/RegFile/mux26_10_15088 ),
    .ADR5(\DataPath/RegFile/mux26_91_15091 ),
    .ADR0(\DataPath/RegFile/mux26_82_15194 ),
    .O(\DataPath/RegFile/mux26_4_2407 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y62" ),
    .INIT ( 64'hFB73D951EA62C840 ))
  \DataPath/RegFile/mux26_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux26_81_15089 ),
    .ADR3(\DataPath/RegFile/mux26_9_15061 ),
    .ADR2(\DataPath/RegFile/mux26_8_15057 ),
    .ADR5(\DataPath/RegFile/mux26_7_15195 ),
    .O(\DataPath/RegFile/mux26_3_2420 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y62" ),
    .INIT ( 64'hCAFFCAF0CA0FCA00 ))
  \DataPath/RegFile/mux26_7  (
    .ADR2(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR5(\DataPath/RegFile/reg_bank_18_4_14854 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_4_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_4_14855 ),
    .ADR4(\DataPath/RegFile/reg_bank_16_4_14828 ),
    .O(\DataPath/RegFile/mux26_7_15195 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y62" ),
    .INIT ( 64'hFF0FF000CACACACA ))
  \DataPath/RegFile/mux26_82  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_2_4_14611 ),
    .ADR3(\DataPath/RegFile/reg_bank_3_4_14853 ),
    .ADR4(\DataPath/RegFile/reg_bank_1_4_14652 ),
    .ADR0(\DataPath/RegFile/reg_bank_0_4_14489 ),
    .O(\DataPath/RegFile/mux26_82_15194 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_11  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_11/IN ),
    .O(\DataPath/RegFile/reg_bank_8_11_13869 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y55" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux31_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_30_9_13957 ),
    .ADR2(\DataPath/RegFile/reg_bank_31_9_13958 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_9_13959 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_9_13960 ),
    .O(\DataPath/RegFile/mux31_9_14723 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_10  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_10/IN ),
    .O(\DataPath/RegFile/reg_bank_8_10_15022 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y55" ),
    .INIT ( 64'hEF4FE545EA4AE040 ))
  \DataPath/RegFile/mux63_10  (
    .ADR0(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR4(\DataPath/RegFile/reg_bank_14_9_14888 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_9_14795 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_9_14865 ),
    .ADR5(\DataPath/RegFile/reg_bank_12_9_14658 ),
    .O(\DataPath/RegFile/mux63_10_15169 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_9  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_9/IN ),
    .O(\DataPath/RegFile/reg_bank_8_9_13795 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y55" ),
    .INIT ( 64'hFFCC00CCAAF0AAF0 ))
  \DataPath/RegFile/mux1_81  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_26_10_14832 ),
    .ADR4(\DataPath/RegFile/reg_bank_27_10_14889 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_10_13750 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_10_14550 ),
    .O(\DataPath/RegFile/mux1_81_15016 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_8  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_8/IN ),
    .O(\DataPath/RegFile/reg_bank_8_8_13746 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y55" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux63_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_26_9_13718 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_9_14189 ),
    .ADR2(\DataPath/RegFile/reg_bank_25_9_13594 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_9_14009 ),
    .O(\DataPath/RegFile/mux63_81_15170 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_29_31/DataPath/RegFile/reg_bank_29_31_CMUX_Delay  (
    .I(\DataPath/RegFile/_n10581_inv323_pack_5 ),
    .O(\DataPath/RegFile/_n10581_inv323 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y51" ),
    .INIT ( 64'h0000080000000800 ))
  \DataPath/RegFile/_n10101_inv3231  (
    .ADR3(\DataPath/instruction [21]),
    .ADR1(reg_write[0]),
    .ADR0(\DataPath/instruction [22]),
    .ADR2(\DataPath/instruction [23]),
    .ADR4(\reg_write<1>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/RegFile/_n10101_inv323 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X6Y51" ),
    .INIT ( 32'h00000008 ))
  \DataPath/RegFile/_n10581_inv3231  (
    .ADR3(\DataPath/instruction [21]),
    .ADR1(reg_write[0]),
    .ADR0(\DataPath/instruction [22]),
    .ADR2(\DataPath/instruction [23]),
    .ADR4(\reg_write<1>_0 ),
    .O(\DataPath/RegFile/_n10581_inv323_pack_5 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_31  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_31/IN ),
    .O(\DataPath/RegFile/reg_bank_29_31_15013 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y51" ),
    .INIT ( 64'h3B0A33000A0A0000 ))
  \DataPath/RegFile/_n10101_inv322  (
    .ADR0(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [19]),
    .ADR4(\DataPath/RegFile/_n10101_inv324 ),
    .ADR5(\DataPath/RegFile/_n10101_inv323 ),
    .ADR3(\DataPath/instruction [25]),
    .ADR1(\DataPath/instruction [24]),
    .O(\DataPath/RegFile/_n10101_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y51" ),
    .INIT ( 64'h3B330A000A000A00 ))
  \DataPath/RegFile/_n10581_inv322  (
    .ADR0(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [19]),
    .ADR3(\DataPath/RegFile/_n10581_inv324 ),
    .ADR4(\DataPath/RegFile/_n10581_inv323 ),
    .ADR5(\DataPath/instruction [25]),
    .ADR1(\DataPath/instruction [24]),
    .O(\DataPath/RegFile/_n10581_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_15  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_15/IN ),
    .O(\DataPath/RegFile/reg_bank_30_15_14459 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_14  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_14/IN ),
    .O(\DataPath/RegFile/reg_bank_30_14_14388 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_13  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_13/IN ),
    .O(\DataPath/RegFile/reg_bank_30_13_14027 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_12  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_12/IN ),
    .O(\DataPath/RegFile/reg_bank_30_12_13941 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_15  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_15/IN ),
    .O(\DataPath/RegFile/reg_bank_15_15_14804 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y56" ),
    .INIT ( 64'hCCFFAAF0CC00AAF0 ))
  \DataPath/RegFile/mux63_9  (
    .ADR3(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_30_9_13957 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_9_13958 ),
    .ADR5(\DataPath/RegFile/reg_bank_29_9_13959 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_9_13960 ),
    .O(\DataPath/RegFile/mux63_9_13956 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_14  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_14/IN ),
    .O(\DataPath/RegFile/reg_bank_15_14_13618 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y56" ),
    .INIT ( 64'hE2E2E2E2FF33CC00 ))
  \DataPath/RegFile/mux6_10  (
    .ADR1(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_14_15_14803 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_15_14804 ),
    .ADR0(\DataPath/RegFile/reg_bank_13_15_14771 ),
    .ADR4(\DataPath/RegFile/reg_bank_12_15_14713 ),
    .O(\DataPath/RegFile/mux6_10_14769 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_13  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_13/IN ),
    .O(\DataPath/RegFile/reg_bank_15_13_14592 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y56" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/RegFile/mux62_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_6_8_13503 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_8_0 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_8_13645 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_8_13742 ),
    .O(\DataPath/RegFile/mux62_91_14863 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_12  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_12/IN ),
    .O(\DataPath/RegFile/reg_bank_15_12_14288 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y56" ),
    .INIT ( 64'hFC0CFC0CAFAFA0A0 ))
  \DataPath/RegFile/mux3_9  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_30_12_13941 ),
    .ADR3(\DataPath/RegFile/reg_bank_31_12_13860 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_12_13942 ),
    .ADR4(\DataPath/RegFile/reg_bank_28_12_13943 ),
    .O(\DataPath/RegFile/mux3_9_14242 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_11  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_11/IN ),
    .O(\DataPath/RegFile/reg_bank_12_11_13939 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_10  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_10/IN ),
    .O(\DataPath/RegFile/reg_bank_12_10_14706 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_9  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_9/IN ),
    .O(\DataPath/RegFile/reg_bank_12_9_14658 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_8  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_8/IN ),
    .O(\DataPath/RegFile/reg_bank_12_8_13666 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_31  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_31/IN ),
    .O(\DataPath/RegFile/reg_bank_11_31_13608 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_11  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_11/IN ),
    .O(\DataPath/RegFile/reg_bank_28_11_13854 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y54" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux33_8  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_22_10_13653 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_10_13654 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_10_13655 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_10_13656 ),
    .O(\DataPath/RegFile/mux33_8_14079 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_10  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_10/IN ),
    .O(\DataPath/RegFile/reg_bank_28_10_13661 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y54" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux33_81  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_26_10_14832 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_10_14889 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_10_13750 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_10_14550 ),
    .O(\DataPath/RegFile/mux33_81_15072 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_9  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_9/IN ),
    .O(\DataPath/RegFile/reg_bank_28_9_13960 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_8  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_8/IN ),
    .O(\DataPath/RegFile/reg_bank_28_8_14268 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y54" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/RegFile/mux36_9  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_30_13_14027 ),
    .ADR3(\DataPath/RegFile/reg_bank_31_13_13865 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_13_14028 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_13_14029 ),
    .O(\DataPath/RegFile/mux36_9_14026 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_15  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_15/IN ),
    .O(\DataPath/RegFile/reg_bank_25_15_13756 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_14  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_14/IN ),
    .O(\DataPath/RegFile/reg_bank_25_14_13526 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y57" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux3_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_26_12_14236 ),
    .ADR0(\DataPath/RegFile/reg_bank_27_12_14237 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_12_13754 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_12_14238 ),
    .O(\DataPath/RegFile/mux3_81_14235 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_13  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_13/IN ),
    .O(\DataPath/RegFile/reg_bank_25_13_13755 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y57" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux37_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_26_14_13524 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_14_13525 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_14_13526 ),
    .ADR1(\DataPath/RegFile/reg_bank_24_14_13527 ),
    .O(\DataPath/RegFile/mux37_81_14665 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_12  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_12/IN ),
    .O(\DataPath/RegFile/reg_bank_25_12_13754 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y57" ),
    .INIT ( 64'hF3F3BB88C0C0BB88 ))
  \DataPath/RegFile/mux36_81  (
    .ADR4(\DataPath/instruction [17]),
    .ADR1(\DataPath/instruction [16]),
    .ADR5(\DataPath/RegFile/reg_bank_26_13_14603 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_13_14604 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_13_13755 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_13_14551 ),
    .O(\DataPath/RegFile/mux36_81_14602 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_11  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_11/IN ),
    .O(\DataPath/RegFile/reg_bank_15_11_13937 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_10  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_10/IN ),
    .O(\DataPath/RegFile/reg_bank_15_10_14962 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_9  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_9/IN ),
    .O(\DataPath/RegFile/reg_bank_15_9_14795 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y50" ),
    .INIT ( 64'hFF80808080808080 ))
  \DataPath/RegFile/_n6261_inv321  (
    .ADR0(\DataPath/RegFile/_n10101_inv323 ),
    .ADR2(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [25]),
    .ADR3(\DataPath/instruction [19]),
    .ADR5(\DataPath/instruction [20]),
    .ADR4(\DataPath/RegFile/_n10101_inv324 ),
    .O(\DataPath/RegFile/_n6261_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_8  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_8/IN ),
    .O(\DataPath/RegFile/reg_bank_15_8_13664 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y50" ),
    .INIT ( 64'h30300000BA30AA00 ))
  \DataPath/RegFile/_n14421_inv321  (
    .ADR2(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [25]),
    .ADR4(\DataPath/RegFile/_n10581_inv323 ),
    .ADR3(\DataPath/instruction [19]),
    .ADR0(\DataPath/RegFile/_n10581_inv324 ),
    .ADR5(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n14421_inv )
  );
  X_BUF   \DataPath/RegFile/mux34_7/DataPath/RegFile/mux34_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [11]),
    .O(\DataPath/reg_val2<11>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y53" ))
  \DataPath/RegFile/mux34_2_f7  (
    .IA(\DataPath/RegFile/mux34_4_2109 ),
    .IB(\DataPath/RegFile/mux34_3_2122 ),
    .O(\DataPath/reg_val2 [11]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y53" ),
    .INIT ( 64'hFDEC7564B9A83120 ))
  \DataPath/RegFile/mux34_4  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux34_92_14086 ),
    .ADR4(\DataPath/RegFile/mux34_10_14078 ),
    .ADR5(\DataPath/RegFile/mux34_91_14087 ),
    .ADR3(\DataPath/RegFile/mux34_82_15190 ),
    .O(\DataPath/RegFile/mux34_4_2109 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y53" ),
    .INIT ( 64'hFD75B931EC64A820 ))
  \DataPath/RegFile/mux34_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux34_81_14083 ),
    .ADR3(\DataPath/RegFile/mux34_9_14084 ),
    .ADR4(\DataPath/RegFile/mux34_8_14085 ),
    .ADR5(\DataPath/RegFile/mux34_7_15191 ),
    .O(\DataPath/RegFile/mux34_3_2122 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y53" ),
    .INIT ( 64'hAACCAACCF0FFF000 ))
  \DataPath/RegFile/mux34_7  (
    .ADR3(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_18_11_13807 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_11_13326 ),
    .ADR1(\DataPath/RegFile/reg_bank_17_11_13797 ),
    .ADR4(\DataPath/RegFile/reg_bank_16_11_13520 ),
    .O(\DataPath/RegFile/mux34_7_15191 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y53" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux34_82  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_2_11_13485 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_11_13804 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_11_13805 ),
    .ADR2(\DataPath/RegFile/reg_bank_0_11_13806 ),
    .O(\DataPath/RegFile/mux34_82_15190 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_7  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_7/IN ),
    .O(\DataPath/RegFile/reg_bank_24_7_13893 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y59" ),
    .INIT ( 64'hF0CCF0CCFFAA00AA ))
  \DataPath/RegFile/mux27_81  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_26_5_13712 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_5_14187 ),
    .ADR4(\DataPath/RegFile/reg_bank_25_5_13590 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_5_14006 ),
    .O(\DataPath/RegFile/mux27_81_15120 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_6  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_6/IN ),
    .O(\DataPath/RegFile/reg_bank_24_6_14008 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_5  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_5/IN ),
    .O(\DataPath/RegFile/reg_bank_24_5_14006 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y59" ),
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \DataPath/RegFile/mux38_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_26_15_14762 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_15_14763 ),
    .ADR2(\DataPath/RegFile/reg_bank_25_15_13756 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_15_14552 ),
    .O(\DataPath/RegFile/mux38_81_15093 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_4  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_4/IN ),
    .O(\DataPath/RegFile/reg_bank_24_4_14004 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y59" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/RegFile/mux27_8  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_22_5_15077 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_5_13914 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_5_15078 ),
    .ADR1(\DataPath/RegFile/reg_bank_20_5_0 ),
    .O(\DataPath/RegFile/mux27_8_15122 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_15  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_15/IN ),
    .O(\DataPath/RegFile/reg_bank_26_15_14762 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y58" ),
    .INIT ( 64'hF5A0F5A0EEEE4444 ))
  \DataPath/RegFile/mux29_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR0(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_10_7_13949 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_7_13950 ),
    .ADR4(\DataPath/RegFile/reg_bank_9_7_13951 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_7_13794 ),
    .O(\DataPath/RegFile/mux29_92_15175 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_14  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_14/IN ),
    .O(\DataPath/RegFile/reg_bank_26_14_13524 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y58" ),
    .INIT ( 64'hFFE4AAE455E400E4 ))
  \DataPath/RegFile/mux6_81  (
    .ADR0(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_26_15_14762 ),
    .ADR5(\DataPath/RegFile/reg_bank_27_15_14763 ),
    .ADR4(\DataPath/RegFile/reg_bank_25_15_13756 ),
    .ADR1(\DataPath/RegFile/reg_bank_24_15_14552 ),
    .O(\DataPath/RegFile/mux6_81_14761 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_13  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_13/IN ),
    .O(\DataPath/RegFile/reg_bank_26_13_14603 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_12  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_12/IN ),
    .O(\DataPath/RegFile/reg_bank_26_12_14236 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y58" ),
    .INIT ( 64'hAAF0CCFFAAF0CC00 ))
  \DataPath/RegFile/mux35_81  (
    .ADR4(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_27_12_14237 ),
    .ADR2(\DataPath/RegFile/reg_bank_26_12_14236 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_12_13754 ),
    .ADR5(\DataPath/RegFile/reg_bank_24_12_14238 ),
    .O(\DataPath/RegFile/mux35_81_15144 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y43" ),
    .INIT ( 64'h0F004F4400004444 ))
  \DataPath/RegFile/_n16341_inv321  (
    .ADR4(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [20]),
    .ADR1(\DataPath/RegFile/_n12501_inv321_13139 ),
    .ADR3(\DataPath/RegFile/_n10581_inv321 ),
    .ADR5(\DataPath/RegFile/_n15861_inv321 ),
    .ADR2(\DataPath/instruction [25]),
    .O(\DataPath/RegFile/_n16341_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y66" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_10/CLK ),
    .I(\DataPath/pc_new [10]),
    .O(\DataPath/ProgramCounter/pc [10]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y66" ),
    .INIT ( 64'hFFB8B8B8FFE2E2E2 ))
  \DataPath/BranchControl/m5/Mmux_f41  (
    .ADR1(\DataPath/carry ),
    .ADR5(br_op[3]),
    .ADR0(N108),
    .ADR2(N109),
    .ADR3(\DataPath/reg_val1<10>_0 ),
    .ADR4(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [10])
  );
  X_FF #(
    .LOC ( "SLICE_X7Y66" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_9/CLK ),
    .I(\DataPath/pc_new [9]),
    .O(\DataPath/ProgramCounter/pc [9]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y66" ),
    .INIT ( 64'hFEEFFCCFAEEA0CC0 ))
  \DataPath/BranchControl/m5/Mmux_f641  (
    .ADR3(\DataPath/carry ),
    .ADR2(br_op[3]),
    .ADR5(N69),
    .ADR1(N70),
    .ADR4(\DataPath/reg_val1<9>_0 ),
    .ADR0(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [9])
  );
  X_FF #(
    .LOC ( "SLICE_X7Y66" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_8/CLK ),
    .I(\DataPath/pc_new [8]),
    .O(\DataPath/ProgramCounter/pc [8]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y66" ),
    .INIT ( 64'hFFD8D8D8FFE4E4E4 ))
  \DataPath/BranchControl/m5/Mmux_f621  (
    .ADR5(\DataPath/carry ),
    .ADR0(br_op[3]),
    .ADR1(N72),
    .ADR2(N73),
    .ADR3(\DataPath/reg_val1<8>_0 ),
    .ADR4(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [8])
  );
  X_FF #(
    .LOC ( "SLICE_X7Y66" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_7/CLK ),
    .I(\DataPath/pc_new [7]),
    .O(\DataPath/ProgramCounter/pc [7]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y66" ),
    .INIT ( 64'hFFE4E4E4FFD8D8D8 ))
  \DataPath/BranchControl/m5/Mmux_f601  (
    .ADR5(\DataPath/carry ),
    .ADR0(br_op[3]),
    .ADR2(N75),
    .ADR1(N76),
    .ADR4(\DataPath/reg_val1<7>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [7])
  );
  X_FF #(
    .LOC ( "SLICE_X7Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_7  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_7/IN ),
    .O(\DataPath/RegFile/reg_bank_3_7_13895 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_6  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_6/IN ),
    .O(\DataPath/RegFile/reg_bank_3_6_14322 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y60" ),
    .INIT ( 64'hFFF000F0CCAACCAA ))
  \DataPath/RegFile/mux28_8  (
    .ADR3(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_22_6_14741 ),
    .ADR4(\DataPath/RegFile/reg_bank_23_6_13915 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_6_14742 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_6_0 ),
    .O(\DataPath/RegFile/mux28_8_14329 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_5  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_5/IN ),
    .O(\DataPath/RegFile/reg_bank_3_5_14423 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y60" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/RegFile/mux26_81  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_26_4_13711 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_4_14186 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_4_13589 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_4_14004 ),
    .O(\DataPath/RegFile/mux26_81_15089 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_4  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_4/IN ),
    .O(\DataPath/RegFile/reg_bank_3_4_14853 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y60" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/RegFile/mux36_8  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_22_13_14022 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_13_14023 ),
    .ADR3(\DataPath/RegFile/reg_bank_21_13_14024 ),
    .ADR1(\DataPath/RegFile/reg_bank_20_13_14025 ),
    .O(\DataPath/RegFile/mux36_8_14021 )
  );
  X_BUF   \DataPath/RegFile/mux58_7/DataPath/RegFile/mux58_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [4]),
    .O(\DataPath/reg_val2<4>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X7Y62" ))
  \DataPath/RegFile/mux58_2_f7  (
    .IA(\DataPath/RegFile/mux58_4_2992 ),
    .IB(\DataPath/RegFile/mux58_3_3005 ),
    .O(\DataPath/reg_val2 [4]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y62" ),
    .INIT ( 64'hFCBBFC8830BB3088 ))
  \DataPath/RegFile/mux58_4  (
    .ADR3(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux58_92_14858 ),
    .ADR5(\DataPath/RegFile/mux58_10_14843 ),
    .ADR0(\DataPath/RegFile/mux58_91_14859 ),
    .ADR4(\DataPath/RegFile/mux58_82_15201 ),
    .O(\DataPath/RegFile/mux58_4_2992 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y62" ),
    .INIT ( 64'hF7D5B391E6C4A280 ))
  \DataPath/RegFile/mux58_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux58_81_14852 ),
    .ADR2(\DataPath/RegFile/mux58_9_14856 ),
    .ADR4(\DataPath/RegFile/mux58_8_14857 ),
    .ADR5(\DataPath/RegFile/mux58_7_15202 ),
    .O(\DataPath/RegFile/mux58_3_3005 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y62" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux58_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_4_14854 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_4_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_4_14855 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_4_14828 ),
    .O(\DataPath/RegFile/mux58_7_15202 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y62" ),
    .INIT ( 64'hCFCFC0C0FA0AFA0A ))
  \DataPath/RegFile/mux58_82  (
    .ADR2(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_2_4_14611 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_4_14853 ),
    .ADR4(\DataPath/RegFile/reg_bank_1_4_14652 ),
    .ADR0(\DataPath/RegFile/reg_bank_0_4_14489 ),
    .O(\DataPath/RegFile/mux58_82_15201 )
  );
  X_BUF   \DataPath/RegFile/_n10101_inv321/DataPath/RegFile/_n10101_inv321_CMUX_Delay  (
    .I(\DataPath/RegFile/_n10581_inv321_pack_5 ),
    .O(\DataPath/RegFile/_n10581_inv321 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y44" ),
    .INIT ( 64'h0C0C00000C0C0000 ))
  \DataPath/RegFile/_n10101_inv3211  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\reg_write<1>_0 ),
    .ADR1(\DataPath/instruction [21]),
    .ADR4(reg_write[0]),
    .ADR5(1'b1),
    .O(\DataPath/RegFile/_n10101_inv321 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X8Y44" ),
    .INIT ( 32'h03030000 ))
  \DataPath/RegFile/_n10581_inv3211  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\reg_write<1>_0 ),
    .ADR1(\DataPath/instruction [21]),
    .ADR4(reg_write[0]),
    .O(\DataPath/RegFile/_n10581_inv321_pack_5 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y44" ),
    .INIT ( 64'h88F800F088880000 ))
  \DataPath/RegFile/_n8181_inv321  (
    .ADR3(\DataPath/instruction [19]),
    .ADR5(\DataPath/RegFile/_n12021_inv321_13071 ),
    .ADR2(\DataPath/instruction [20]),
    .ADR0(\DataPath/RegFile/_n15861_inv321 ),
    .ADR4(\DataPath/instruction [25]),
    .ADR1(\DataPath/RegFile/_n10101_inv321 ),
    .O(\DataPath/RegFile/_n8181_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y44" ),
    .INIT ( 64'hA0A00000ECA0CC00 ))
  \DataPath/RegFile/_n8661_inv321  (
    .ADR5(\DataPath/instruction [19]),
    .ADR1(\DataPath/RegFile/_n12501_inv321_13139 ),
    .ADR3(\DataPath/instruction [20]),
    .ADR0(\DataPath/RegFile/_n15861_inv321 ),
    .ADR2(\DataPath/instruction [25]),
    .ADR4(\DataPath/RegFile/_n10581_inv321 ),
    .O(\DataPath/RegFile/_n8661_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_7  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_7/IN ),
    .O(\DataPath/RegFile/reg_bank_18_7_13898 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_6  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_6/IN ),
    .O(\DataPath/RegFile/reg_bank_18_6_14325 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_5  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_5/IN ),
    .O(\DataPath/RegFile/reg_bank_18_5_14426 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_4  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_4/IN ),
    .O(\DataPath/RegFile/reg_bank_18_4_14854 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y63" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux35_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_6_12_13997 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_12_14270 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_12_14271 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_12_14272 ),
    .O(\DataPath/RegFile/mux35_91_15146 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y71" ),
    .INIT ( 64'h2000000000000000 ))
  \ControlUnit/opcode[5]_PWR_2_o_equal_47_o<5>1  (
    .ADR5(opcode[0]),
    .ADR4(opcode[1]),
    .ADR2(opcode[2]),
    .ADR1(opcode[4]),
    .ADR3(opcode[5]),
    .ADR0(opcode[3]),
    .O(br_op[4])
  );
  X_BUF   \DataPath/RegFile/mux3_7/DataPath/RegFile/mux3_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [12]),
    .O(\DataPath/reg_val1<12>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X7Y64" ))
  \DataPath/RegFile/mux3_2_f7  (
    .IA(\DataPath/RegFile/mux3_4_3040 ),
    .IB(\DataPath/RegFile/mux3_3_3053 ),
    .O(\DataPath/reg_val1 [12]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y64" ),
    .INIT ( 64'hFDEC7564B9A83120 ))
  \DataPath/RegFile/mux3_4  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux3_92_14244 ),
    .ADR4(\DataPath/RegFile/mux3_10_14245 ),
    .ADR5(\DataPath/RegFile/mux3_91_14246 ),
    .ADR3(\DataPath/RegFile/mux3_82_15203 ),
    .O(\DataPath/RegFile/mux3_4_3040 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y64" ),
    .INIT ( 64'hFADDFA8850DD5088 ))
  \DataPath/RegFile/mux3_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR1(\DataPath/RegFile/mux3_81_14235 ),
    .ADR5(\DataPath/RegFile/mux3_9_14242 ),
    .ADR2(\DataPath/RegFile/mux3_8_14243 ),
    .ADR4(\DataPath/RegFile/mux3_7_15204 ),
    .O(\DataPath/RegFile/mux3_3_3053 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y64" ),
    .INIT ( 64'hFFAA5500E4E4E4E4 ))
  \DataPath/RegFile/mux3_7  (
    .ADR0(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_18_12_14241 ),
    .ADR4(\DataPath/RegFile/reg_bank_19_12_13327 ),
    .ADR3(\DataPath/RegFile/reg_bank_17_12_13798 ),
    .ADR1(\DataPath/RegFile/reg_bank_16_12_13521 ),
    .O(\DataPath/RegFile/mux3_7_15204 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y64" ),
    .INIT ( 64'hFF0FF000ACACACAC ))
  \DataPath/RegFile/mux3_82  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_2_12_13489 ),
    .ADR3(\DataPath/RegFile/reg_bank_3_12_0 ),
    .ADR4(\DataPath/RegFile/reg_bank_1_12_14240 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_12_14222 ),
    .O(\DataPath/RegFile/mux3_82_15203 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y78" ),
    .INIT ( 64'h8CDC8C8C8D8D8888 ))
  \DataPath/BranchControl/m5/Mmux_f403_SW1  (
    .ADR4(\DataPath/BranchControl/pc_plus4<27>_0 ),
    .ADR0(br_op[2]),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\br_op<1>_0 ),
    .ADR5(br_op[0]),
    .ADR1(\DataPath/instruction [25]),
    .O(N39)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y78" ),
    .INIT ( 64'h000000008C840000 ))
  \ControlUnit/br_op<5>1  (
    .ADR5(opcode[4]),
    .ADR4(opcode[5]),
    .ADR1(opcode[3]),
    .ADR0(opcode[2]),
    .ADR3(opcode[0]),
    .ADR2(opcode[1]),
    .O(br_op[0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y82" ),
    .INIT ( 64'h0000D08000005000 ))
  \DataPath/BranchControl/m5/Mmux_f402  (
    .ADR2(\br_op<1>_0 ),
    .ADR4(br_op[2]),
    .ADR0(br_op[0]),
    .ADR3(\DataPath/reg_val1<27>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(\DataPath/ProgramCounter/pc [27]),
    .O(\DataPath/BranchControl/m5/Mmux_f401 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y82" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_27  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_27/CLK ),
    .I(\DataPath/pc_new [27]),
    .O(\DataPath/ProgramCounter/pc [27]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y82" ),
    .INIT ( 64'hFFFFFFFFCFC0FC0C ))
  \DataPath/BranchControl/m5/Mmux_f403  (
    .ADR0(1'b1),
    .ADR4(\DataPath/carry ),
    .ADR2(br_op[3]),
    .ADR1(N38),
    .ADR3(N39),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f401 ),
    .O(\DataPath/pc_new [27])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y82" ),
    .INIT ( 64'h4000444440000000 ))
  \DataPath/BranchControl/m5/Mmux_f382  (
    .ADR1(\br_op<1>_0 ),
    .ADR0(br_op[2]),
    .ADR4(br_op[0]),
    .ADR5(\DataPath/reg_val1<26>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\DataPath/ProgramCounter/pc [26]),
    .O(\DataPath/BranchControl/m5/Mmux_f381 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y82" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_26  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_26/CLK ),
    .I(\DataPath/pc_new [26]),
    .O(\DataPath/ProgramCounter/pc [26]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y82" ),
    .INIT ( 64'hFFE4FFD8FFE4FFD8 ))
  \DataPath/BranchControl/m5/Mmux_f383  (
    .ADR5(1'b1),
    .ADR4(\DataPath/carry ),
    .ADR0(br_op[3]),
    .ADR2(N41),
    .ADR1(N42),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f381 ),
    .O(\DataPath/pc_new [26])
  );
  X_BUF   \DataPath/RegFile/mux29_7/DataPath/RegFile/mux29_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [7]),
    .O(\DataPath/reg_val1<7>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X7Y61" ))
  \DataPath/RegFile/mux29_2_f7  (
    .IA(\DataPath/RegFile/mux29_4_2962 ),
    .IB(\DataPath/RegFile/mux29_3_2975 ),
    .O(\DataPath/reg_val1 [7]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y61" ),
    .INIT ( 64'hF7E6D5C4B3A29180 ))
  \DataPath/RegFile/mux29_4  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux29_92_15175 ),
    .ADR2(\DataPath/RegFile/mux29_10_15173 ),
    .ADR5(\DataPath/RegFile/mux29_91_15176 ),
    .ADR3(\DataPath/RegFile/mux29_82_15199 ),
    .O(\DataPath/RegFile/mux29_4_2962 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y61" ),
    .INIT ( 64'hEF2FE323EC2CE020 ))
  \DataPath/RegFile/mux29_3  (
    .ADR1(\DataPath/instruction [24]),
    .ADR2(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux29_81_15174 ),
    .ADR3(\DataPath/RegFile/mux29_9_15099 ),
    .ADR0(\DataPath/RegFile/mux29_8_15098 ),
    .ADR5(\DataPath/RegFile/mux29_7_15200 ),
    .O(\DataPath/RegFile/mux29_3_2975 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y61" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux29_7  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_18_7_13898 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_7_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_7_13899 ),
    .ADR0(\DataPath/RegFile/reg_bank_16_7_13900 ),
    .O(\DataPath/RegFile/mux29_7_15200 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y61" ),
    .INIT ( 64'hCFCFC0C0FA0AFA0A ))
  \DataPath/RegFile/mux29_82  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_2_7_13894 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_7_13895 ),
    .ADR4(\DataPath/RegFile/reg_bank_1_7_13896 ),
    .ADR0(\DataPath/RegFile/reg_bank_0_7_13897 ),
    .O(\DataPath/RegFile/mux29_82_15199 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_31  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_31/IN ),
    .O(\DataPath/RegFile/reg_bank_5_31_13605 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y51" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux55_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_6_30_14012 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_30_14199 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_30_14200 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_30_14201 ),
    .O(\DataPath/RegFile/mux55_91_14978 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_30  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_30/IN ),
    .O(\DataPath/RegFile/reg_bank_5_30_14200 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_29  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_29/IN ),
    .O(\DataPath/RegFile/reg_bank_5_29_14534 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y51" ),
    .INIT ( 64'hF0CCF0CCFFAA00AA ))
  \DataPath/RegFile/mux53_81  (
    .ADR3(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR4(\DataPath/RegFile/reg_bank_26_29_14499 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_29_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_29_13785 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_29_14501 ),
    .O(\DataPath/RegFile/mux53_81_14784 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_28  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_28/IN ),
    .O(\DataPath/RegFile/reg_bank_5_28_14880 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y51" ),
    .INIT ( 64'hACACACACFFF00F00 ))
  \DataPath/RegFile/mux56_91  (
    .ADR2(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR4(\DataPath/RegFile/reg_bank_6_31_13603 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_31_13604 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_31_13605 ),
    .ADR3(\DataPath/RegFile/reg_bank_4_31_13606 ),
    .O(\DataPath/RegFile/mux56_91_13575 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_11  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_11/IN ),
    .O(\DataPath/RegFile/reg_bank_29_11_13853 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y54" ),
    .INIT ( 64'hFCFCFA0A0C0CFA0A ))
  \DataPath/RegFile/mux35_9  (
    .ADR2(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_30_12_13941 ),
    .ADR5(\DataPath/RegFile/reg_bank_31_12_13860 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_12_13942 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_12_13943 ),
    .O(\DataPath/RegFile/mux35_9_13940 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_10  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_10/IN ),
    .O(\DataPath/RegFile/reg_bank_29_10_13660 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y54" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux1_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_14_10_15030 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_10_14962 ),
    .ADR0(\DataPath/RegFile/reg_bank_13_10_14760 ),
    .ADR1(\DataPath/RegFile/reg_bank_12_10_14706 ),
    .O(\DataPath/RegFile/mux1_10_15019 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_9  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_9/IN ),
    .O(\DataPath/RegFile/reg_bank_29_9_13959 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y54" ),
    .INIT ( 64'hD8D8D8D8FFAA5500 ))
  \DataPath/RegFile/mux31_10  (
    .ADR5(\DataPath/instruction [22]),
    .ADR0(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_14_9_14888 ),
    .ADR1(\DataPath/RegFile/reg_bank_15_9_14795 ),
    .ADR4(\DataPath/RegFile/reg_bank_13_9_14865 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_9_14658 ),
    .O(\DataPath/RegFile/mux31_10_15125 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_8  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_8/IN ),
    .O(\DataPath/RegFile/reg_bank_29_8_14054 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y54" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/RegFile/mux33_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_14_10_15030 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_10_14962 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_10_14760 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_10_14706 ),
    .O(\DataPath/RegFile/mux33_10_15071 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_15  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_15/IN ),
    .O(\DataPath/RegFile/reg_bank_28_15_14461 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_14  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_14/IN ),
    .O(\DataPath/RegFile/reg_bank_28_14_14390 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y55" ),
    .INIT ( 64'hCCF0CCF0FFAA00AA ))
  \DataPath/RegFile/mux30_9  (
    .ADR3(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_30_8_14359 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_8_14157 ),
    .ADR2(\DataPath/RegFile/reg_bank_29_8_14054 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_8_14268 ),
    .O(\DataPath/RegFile/mux30_9_13678 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_13  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_13/IN ),
    .O(\DataPath/RegFile/reg_bank_28_13_14029 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y55" ),
    .INIT ( 64'hACACFFF0ACAC0F00 ))
  \DataPath/RegFile/mux62_10  (
    .ADR2(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR5(\DataPath/RegFile/reg_bank_14_8_13663 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_8_13664 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_8_13665 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_8_13666 ),
    .O(\DataPath/RegFile/mux62_10_14860 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_12  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_12/IN ),
    .O(\DataPath/RegFile/reg_bank_28_12_13943 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y55" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux31_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_26_9_13718 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_9_14189 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_9_13594 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_9_14009 ),
    .O(\DataPath/RegFile/mux31_81_15126 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_6_31/DataPath/RegFile/reg_bank_6_31_DMUX_Delay  (
    .I(\DataPath/RegFile/_n10101_inv324_pack_5 ),
    .O(\DataPath/RegFile/_n10101_inv324 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_31  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_31/IN ),
    .O(\DataPath/RegFile/reg_bank_6_31_13603 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y50" ),
    .INIT ( 64'h0004000000040000 ))
  \DataPath/RegFile/_n10581_inv3241  (
    .ADR2(\DataPath/instruction [18]),
    .ADR3(reg_write[0]),
    .ADR4(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [16]),
    .ADR1(\reg_write<1>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/RegFile/_n10581_inv324 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X7Y50" ),
    .INIT ( 32'h00080000 ))
  \DataPath/RegFile/_n10101_inv3241  (
    .ADR2(\DataPath/instruction [18]),
    .ADR3(reg_write[0]),
    .ADR4(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [16]),
    .ADR1(\reg_write<1>_0 ),
    .O(\DataPath/RegFile/_n10101_inv324_pack_5 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_30  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_30/IN ),
    .O(\DataPath/RegFile/reg_bank_6_30_14012 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y50" ),
    .INIT ( 64'h0030003055750030 ))
  \DataPath/RegFile/_n17781_inv321  (
    .ADR0(\DataPath/instruction [24]),
    .ADR5(\DataPath/instruction [25]),
    .ADR4(\DataPath/RegFile/_n10101_inv323 ),
    .ADR2(\DataPath/RegFile/_n10101_inv324 ),
    .ADR1(\DataPath/instruction [19]),
    .ADR3(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n17781_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_29  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_29/IN ),
    .O(\DataPath/RegFile/reg_bank_6_29_13995 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y50" ),
    .INIT ( 64'h000F0000222F2222 ))
  \DataPath/RegFile/_n18261_inv321  (
    .ADR2(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [25]),
    .ADR4(\DataPath/RegFile/_n10581_inv323 ),
    .ADR0(\DataPath/RegFile/_n10581_inv324 ),
    .ADR1(\DataPath/instruction [19]),
    .ADR5(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n18261_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_28  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_28/IN ),
    .O(\DataPath/RegFile/reg_bank_6_28_13994 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_15  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_15/IN ),
    .O(\DataPath/RegFile/reg_bank_29_15_14460 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y53" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux33_9  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_30_10_13658 ),
    .ADR0(\DataPath/RegFile/reg_bank_31_10_13659 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_10_13660 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_10_13661 ),
    .O(\DataPath/RegFile/mux33_9_14080 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_14  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_14/IN ),
    .O(\DataPath/RegFile/reg_bank_29_14_14389 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_13  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_13/IN ),
    .O(\DataPath/RegFile/reg_bank_29_13_14028 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y53" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/RegFile/mux30_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_6_8_13503 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_8_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_5_8_13645 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_8_13742 ),
    .O(\DataPath/RegFile/mux30_91_13681 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_12  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_12/IN ),
    .O(\DataPath/RegFile/reg_bank_29_12_13942 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y53" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux1_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_22_10_13653 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_10_13654 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_10_13655 ),
    .ADR1(\DataPath/RegFile/reg_bank_20_10_13656 ),
    .O(\DataPath/RegFile/mux1_8_13652 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_11  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_11/IN ),
    .O(\DataPath/RegFile/reg_bank_4_11_13864 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y52" ),
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \DataPath/RegFile/mux34_91  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_6_11_13861 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_11_13864 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_11_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_5_11_13863 ),
    .O(\DataPath/RegFile/mux34_91_14087 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_10  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_10/IN ),
    .O(\DataPath/RegFile/reg_bank_4_10_14537 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_9  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_9/IN ),
    .O(\DataPath/RegFile/reg_bank_4_9_15132 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y52" ),
    .INIT ( 64'h0C0CAE0C0000AA00 ))
  \DataPath/RegFile/_n13941_inv321  (
    .ADR0(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [25]),
    .ADR3(\DataPath/RegFile/_n10101_inv323 ),
    .ADR5(\DataPath/instruction [19]),
    .ADR1(\DataPath/RegFile/_n10101_inv324 ),
    .ADR2(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n13941_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_8  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_8/IN ),
    .O(\DataPath/RegFile/reg_bank_4_8_13742 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_15  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_15/IN ),
    .O(\DataPath/RegFile/reg_bank_27_15_14763 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y56" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux58_92  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_10_4_14730 ),
    .ADR3(\DataPath/RegFile/reg_bank_11_4_14636 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_4_14098 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_4_13790 ),
    .O(\DataPath/RegFile/mux58_92_14858 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_14  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_14/IN ),
    .O(\DataPath/RegFile/reg_bank_27_14_13525 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_13  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_13/IN ),
    .O(\DataPath/RegFile/reg_bank_27_13_14604 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y56" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/RegFile/mux38_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_14_15_14803 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_15_14804 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_15_14771 ),
    .ADR1(\DataPath/RegFile/reg_bank_12_15_14713 ),
    .O(\DataPath/RegFile/mux38_10_15092 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_12  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_12/IN ),
    .O(\DataPath/RegFile/reg_bank_27_12_14237 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y56" ),
    .INIT ( 64'hFCFCAFA00C0CAFA0 ))
  \DataPath/RegFile/mux60_92  (
    .ADR4(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_10_6_14381 ),
    .ADR5(\DataPath/RegFile/reg_bank_11_6_14382 ),
    .ADR0(\DataPath/RegFile/reg_bank_9_6_14100 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_6_13793 ),
    .O(\DataPath/RegFile/mux60_92_14587 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_15  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_15/IN ),
    .O(\DataPath/RegFile/reg_bank_24_15_14552 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y57" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/RegFile/mux4_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_14_13_14591 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_13_14592 ),
    .ADR3(\DataPath/RegFile/reg_bank_13_13_14593 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_13_14594 ),
    .O(\DataPath/RegFile/mux4_10_14967 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_14  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_14/IN ),
    .O(\DataPath/RegFile/reg_bank_24_14_13527 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_13  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_13/IN ),
    .O(\DataPath/RegFile/reg_bank_24_13_14551 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y57" ),
    .INIT ( 64'hFFCC00CCAAF0AAF0 ))
  \DataPath/RegFile/mux62_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_26_8_13668 ),
    .ADR4(\DataPath/RegFile/reg_bank_27_8_13669 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_8_13593 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_8_13670 ),
    .O(\DataPath/RegFile/mux62_81_14861 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_12  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_12/IN ),
    .O(\DataPath/RegFile/reg_bank_24_12_14238 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y57" ),
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \DataPath/RegFile/mux59_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_26_5_13712 ),
    .ADR0(\DataPath/RegFile/reg_bank_27_5_14187 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_5_13590 ),
    .ADR1(\DataPath/RegFile/reg_bank_24_5_14006 ),
    .O(\DataPath/RegFile/mux59_81_14421 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_7  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_7/IN ),
    .O(\DataPath/RegFile/reg_bank_9_7_13951 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y58" ),
    .INIT ( 64'hFFCCB8B83300B8B8 ))
  \DataPath/RegFile/mux27_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_10_5_14451 ),
    .ADR5(\DataPath/RegFile/reg_bank_11_5_14452 ),
    .ADR0(\DataPath/RegFile/reg_bank_9_5_14099 ),
    .ADR2(\DataPath/RegFile/reg_bank_8_5_13791 ),
    .O(\DataPath/RegFile/mux27_92_15123 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_6  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_6/IN ),
    .O(\DataPath/RegFile/reg_bank_9_6_14100 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y58" ),
    .INIT ( 64'hFCFCAFA00C0CAFA0 ))
  \DataPath/RegFile/mux27_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR2(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_30_5_14356 ),
    .ADR5(\DataPath/RegFile/reg_bank_31_5_14153 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_5_14051 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_5_14265 ),
    .O(\DataPath/RegFile/mux27_9_15121 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_5  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_5/IN ),
    .O(\DataPath/RegFile/reg_bank_9_5_14099 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y58" ),
    .INIT ( 64'hFAFAFC0C0A0AFC0C ))
  \DataPath/RegFile/mux37_92  (
    .ADR2(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_10_14_13582 ),
    .ADR5(\DataPath/RegFile/reg_bank_11_14_13583 ),
    .ADR0(\DataPath/RegFile/reg_bank_9_14_13584 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_14_13585 ),
    .O(\DataPath/RegFile/mux37_92_14672 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_4  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_4/IN ),
    .O(\DataPath/RegFile/reg_bank_9_4_14098 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y58" ),
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \DataPath/RegFile/mux27_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_14_5_14410 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_5_14411 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_5_14412 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_5_14413 ),
    .O(\DataPath/RegFile/mux27_10_15114 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_7  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_7/IN ),
    .O(\DataPath/RegFile/reg_bank_26_7_13715 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_6  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_6/IN ),
    .O(\DataPath/RegFile/reg_bank_26_6_13714 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y59" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux29_9  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_30_7_14358 ),
    .ADR2(\DataPath/RegFile/reg_bank_31_7_14156 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_7_14053 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_7_14267 ),
    .O(\DataPath/RegFile/mux29_9_15099 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_5  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_5/IN ),
    .O(\DataPath/RegFile/reg_bank_26_5_13712 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y59" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/RegFile/mux58_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_26_4_13711 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_4_14186 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_4_13589 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_4_14004 ),
    .O(\DataPath/RegFile/mux58_81_14852 )
  );
  X_FF #(
    .LOC ( "SLICE_X7Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_4  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_4/IN ),
    .O(\DataPath/RegFile/reg_bank_26_4_13711 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y59" ),
    .INIT ( 64'hCCF0CCF0FFAA00AA ))
  \DataPath/RegFile/mux26_10  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_14_4_14844 ),
    .ADR1(\DataPath/RegFile/reg_bank_15_4_14794 ),
    .ADR4(\DataPath/RegFile/reg_bank_13_4_14845 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_4_14657 ),
    .O(\DataPath/RegFile/mux26_10_15088 )
  );
  X_BUF   \DataPath/RegFile/mux62_7/DataPath/RegFile/mux62_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [8]),
    .O(\DataPath/reg_val2<8>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y56" ))
  \DataPath/RegFile/mux62_2_f7  (
    .IA(\DataPath/RegFile/mux62_4_3396 ),
    .IB(\DataPath/RegFile/mux62_3_3409 ),
    .O(\DataPath/reg_val2 [8]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y56" ),
    .INIT ( 64'hFDF8ADA85D580D08 ))
  \DataPath/RegFile/mux62_4  (
    .ADR2(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux62_92_14862 ),
    .ADR5(\DataPath/RegFile/mux62_10_14860 ),
    .ADR1(\DataPath/RegFile/mux62_91_14863 ),
    .ADR3(\DataPath/RegFile/mux62_82_15207 ),
    .O(\DataPath/RegFile/mux62_4_3396 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y56" ),
    .INIT ( 64'hFBD97351EAC86240 ))
  \DataPath/RegFile/mux62_3  (
    .ADR1(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux62_81_14861 ),
    .ADR4(\DataPath/RegFile/mux62_9_14702 ),
    .ADR3(\DataPath/RegFile/mux62_8_14698 ),
    .ADR5(\DataPath/RegFile/mux62_7_15208 ),
    .O(\DataPath/RegFile/mux62_3_3409 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y56" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux62_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_18_8_13675 ),
    .ADR2(\DataPath/RegFile/reg_bank_19_8_13337 ),
    .ADR3(\DataPath/RegFile/reg_bank_17_8_13676 ),
    .ADR1(\DataPath/RegFile/reg_bank_16_8_13677 ),
    .O(\DataPath/RegFile/mux62_7_15208 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y56" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux62_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_2_8_13671 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_8_13672 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_8_13673 ),
    .ADR2(\DataPath/RegFile/reg_bank_0_8_13674 ),
    .O(\DataPath/RegFile/mux62_82_15207 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_11  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_11/IN ),
    .O(\DataPath/RegFile/reg_bank_9_11_13868 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y55" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux5_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_30_14_14388 ),
    .ADR3(\DataPath/RegFile/reg_bank_31_14_13870 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_14_14389 ),
    .ADR1(\DataPath/RegFile/reg_bank_28_14_14390 ),
    .O(\DataPath/RegFile/mux5_9_13534 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_10  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_10/IN ),
    .O(\DataPath/RegFile/reg_bank_9_10_14124 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y55" ),
    .INIT ( 64'hFAFA0A0ACFC0CFC0 ))
  \DataPath/RegFile/mux62_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_10_8_13743 ),
    .ADR4(\DataPath/RegFile/reg_bank_11_8_13744 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_8_13745 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_8_13746 ),
    .O(\DataPath/RegFile/mux62_92_14862 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_9  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_9/IN ),
    .O(\DataPath/RegFile/reg_bank_9_9_14101 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y55" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux62_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_22_8_14699 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_8_13917 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_8_14700 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_8_14701 ),
    .O(\DataPath/RegFile/mux62_8_14698 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_8  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_8/IN ),
    .O(\DataPath/RegFile/reg_bank_9_8_13745 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y55" ),
    .INIT ( 64'hE4E4E4E4FFAA5500 ))
  \DataPath/RegFile/mux62_9  (
    .ADR0(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR4(\DataPath/RegFile/reg_bank_30_8_14359 ),
    .ADR2(\DataPath/RegFile/reg_bank_31_8_14157 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_8_14054 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_8_14268 ),
    .O(\DataPath/RegFile/mux62_9_14702 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_31  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_31/IN ),
    .O(\DataPath/RegFile/reg_bank_24_31_13565 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y48" ),
    .INIT ( 64'hCCAAFFF0CCAA00F0 ))
  \DataPath/RegFile/mux24_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_26_31_13562 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_31_13565 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_31_13563 ),
    .ADR5(\DataPath/RegFile/reg_bank_25_31_13564 ),
    .O(\DataPath/RegFile/mux24_81_14942 )
  );
  X_BUF   \DataPath/RegFile/mux24_92/DataPath/RegFile/mux24_92_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_7_11_3189 ),
    .O(\DataPath/RegFile/reg_bank_7_11_0 )
  );
  X_BUF   \DataPath/RegFile/mux24_92/DataPath/RegFile/mux24_92_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_7_10_3195 ),
    .O(\DataPath/RegFile/reg_bank_7_10_0 )
  );
  X_BUF   \DataPath/RegFile/mux24_92/DataPath/RegFile/mux24_92_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_7_9_3200 ),
    .O(\DataPath/RegFile/reg_bank_7_9_0 )
  );
  X_BUF   \DataPath/RegFile/mux24_92/DataPath/RegFile/mux24_92_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_7_8_3199 ),
    .O(\DataPath/RegFile/reg_bank_7_8_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_11  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_11/IN ),
    .O(\DataPath/RegFile/reg_bank_7_11_3189 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_10  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_10/IN ),
    .O(\DataPath/RegFile/reg_bank_7_10_3195 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_9  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_9/IN ),
    .O(\DataPath/RegFile/reg_bank_7_9_3200 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y49" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/RegFile/mux24_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_10_31_13607 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_31_13608 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_31_13609 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_31_13610 ),
    .O(\DataPath/RegFile/mux24_92_14945 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_8  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_8/IN ),
    .O(\DataPath/RegFile/reg_bank_7_8_3199 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_15  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_15/IN ),
    .O(\DataPath/RegFile/reg_bank_31_15_13871 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_14  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_14/IN ),
    .O(\DataPath/RegFile/reg_bank_31_14_13870 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y53" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux37_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_30_14_14388 ),
    .ADR0(\DataPath/RegFile/reg_bank_31_14_13870 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_14_14389 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_14_14390 ),
    .O(\DataPath/RegFile/mux37_9_14387 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_13  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_13/IN ),
    .O(\DataPath/RegFile/reg_bank_31_13_13865 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_12  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_12/IN ),
    .O(\DataPath/RegFile/reg_bank_31_12_13860 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y53" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/RegFile/mux38_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_30_15_14459 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_15_13871 ),
    .ADR2(\DataPath/RegFile/reg_bank_29_15_14460 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_15_14461 ),
    .O(\DataPath/RegFile/mux38_9_14458 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_31  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_31/IN ),
    .O(\DataPath/RegFile/reg_bank_25_31_13564 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y51" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux55_81  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_26_30_14169 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_30_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_30_13792 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_30_14171 ),
    .O(\DataPath/RegFile/mux55_81_14974 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_30  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_30/IN ),
    .O(\DataPath/RegFile/reg_bank_25_30_13792 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_29  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_29/IN ),
    .O(\DataPath/RegFile/reg_bank_25_29_13785 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_28  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_28/IN ),
    .O(\DataPath/RegFile/reg_bank_25_28_13784 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y51" ),
    .INIT ( 64'hFFF000F0CCAACCAA ))
  \DataPath/RegFile/mux52_91  (
    .ADR3(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_6_28_13994 ),
    .ADR4(\DataPath/RegFile/reg_bank_7_28_14623 ),
    .ADR2(\DataPath/RegFile/reg_bank_5_28_14880 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_28_14531 ),
    .O(\DataPath/RegFile/mux52_91_15156 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_31  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_31/IN ),
    .O(\DataPath/RegFile/reg_bank_28_31_15014 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_30  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_30/IN ),
    .O(\DataPath/RegFile/reg_bank_28_30_14991 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y50" ),
    .INIT ( 64'hFC0CFAFAFC0C0A0A ))
  \DataPath/RegFile/mux19_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR2(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_26_27_14806 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_27_14807 ),
    .ADR5(\DataPath/RegFile/reg_bank_25_27_13783 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_27_14567 ),
    .O(\DataPath/RegFile/mux19_81_14805 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_29  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_29/IN ),
    .O(\DataPath/RegFile/reg_bank_28_29_15039 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y50" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux49_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_26_25_13973 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_25_13974 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_25_13781 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_25_13975 ),
    .O(\DataPath/RegFile/mux49_81_13972 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_28  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_28/IN ),
    .O(\DataPath/RegFile/reg_bank_28_28_13740 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y50" ),
    .INIT ( 64'hFF55E4E4AA00E4E4 ))
  \DataPath/RegFile/mux56_92  (
    .ADR0(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_10_31_13607 ),
    .ADR3(\DataPath/RegFile/reg_bank_11_31_13608 ),
    .ADR5(\DataPath/RegFile/reg_bank_9_31_13609 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_31_13610 ),
    .O(\DataPath/RegFile/mux56_92_13574 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_11  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_11/IN ),
    .O(\DataPath/RegFile/reg_bank_18_11_13807 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_10  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_10/IN ),
    .O(\DataPath/RegFile/reg_bank_18_10_14839 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y54" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux56_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_30_31_14583 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_31_13890 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_31_15013 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_31_15014 ),
    .O(\DataPath/RegFile/mux56_9_13572 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_9  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_9/IN ),
    .O(\DataPath/RegFile/reg_bank_18_9_14979 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_8  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_8/IN ),
    .O(\DataPath/RegFile/reg_bank_18_8_13675 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y54" ),
    .INIT ( 64'hEE44EE44F5F5A0A0 ))
  \DataPath/RegFile/mux6_9  (
    .ADR0(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_30_15_14459 ),
    .ADR3(\DataPath/RegFile/reg_bank_31_15_13871 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_15_14460 ),
    .ADR4(\DataPath/RegFile/reg_bank_28_15_14461 ),
    .O(\DataPath/RegFile/mux6_9_14766 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y45" ),
    .INIT ( 64'h8000800000000000 ))
  \DataPath/RegFile/_n4386_inv_SW0  (
    .ADR4(1'b1),
    .ADR5(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR0(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .O(N4)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_31  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_31/IN ),
    .O(\DataPath/RegFile/reg_bank_30_31_14583 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_30  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_30/IN ),
    .O(\DataPath/RegFile/reg_bank_30_30_14582 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y52" ),
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \DataPath/RegFile/mux24_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_30_31_14583 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_31_13890 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_31_15013 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_31_15014 ),
    .O(\DataPath/RegFile/mux24_9_14943 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_29  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_29/IN ),
    .O(\DataPath/RegFile/reg_bank_30_29_14581 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y52" ),
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \DataPath/RegFile/mux52_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_30_28_13737 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_28_13738 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_28_13739 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_28_13740 ),
    .O(\DataPath/RegFile/mux52_9_15153 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_28  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_28/IN ),
    .O(\DataPath/RegFile/reg_bank_30_28_13737 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y52" ),
    .INIT ( 64'hFFAAF0CC00AAF0CC ))
  \DataPath/RegFile/mux21_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_30_29_14581 ),
    .ADR5(\DataPath/RegFile/reg_bank_31_29_13888 ),
    .ADR2(\DataPath/RegFile/reg_bank_29_29_15038 ),
    .ADR1(\DataPath/RegFile/reg_bank_28_29_15039 ),
    .O(\DataPath/RegFile/mux21_9_14505 )
  );
  X_BUF   \DataPath/RegFile/mux36_7/DataPath/RegFile/mux36_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [13]),
    .O(\DataPath/reg_val2<13>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y61" ))
  \DataPath/RegFile/mux36_2_f7  (
    .IA(\DataPath/RegFile/mux36_4_3503 ),
    .IB(\DataPath/RegFile/mux36_3_3516 ),
    .O(\DataPath/reg_val2 [13]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y61" ),
    .INIT ( 64'hFCEE30EEFC223022 ))
  \DataPath/RegFile/mux36_4  (
    .ADR1(\DataPath/instruction [19]),
    .ADR3(\DataPath/instruction [18]),
    .ADR5(\DataPath/RegFile/mux36_92_14608 ),
    .ADR4(\DataPath/RegFile/mux36_10_14590 ),
    .ADR2(\DataPath/RegFile/mux36_91_14609 ),
    .ADR0(\DataPath/RegFile/mux36_82_15213 ),
    .O(\DataPath/RegFile/mux36_4_3503 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y61" ),
    .INIT ( 64'hFD75B931EC64A820 ))
  \DataPath/RegFile/mux36_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux36_81_14602 ),
    .ADR3(\DataPath/RegFile/mux36_9_14026 ),
    .ADR4(\DataPath/RegFile/mux36_8_14021 ),
    .ADR5(\DataPath/RegFile/mux36_7_15214 ),
    .O(\DataPath/RegFile/mux36_3_3516 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y61" ),
    .INIT ( 64'hEEEE2222F3C0F3C0 ))
  \DataPath/RegFile/mux36_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR1(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_18_13_14607 ),
    .ADR4(\DataPath/RegFile/reg_bank_19_13_13328 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_13_13799 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_13_13522 ),
    .O(\DataPath/RegFile/mux36_7_15214 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y61" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux36_82  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_2_13_13493 ),
    .ADR3(\DataPath/RegFile/reg_bank_3_13_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_13_14606 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_13_14223 ),
    .O(\DataPath/RegFile/mux36_82_15213 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y67" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux32_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_6_0_13475 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_0_13855 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_0_13637 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_0_0 ),
    .O(\DataPath/RegFile/mux32_91_14367 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y68" ),
    .INIT ( 64'hF3C0F3C0EEEE2222 ))
  \DataPath/RegFile/mux54_81  (
    .ADR1(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR4(\DataPath/RegFile/reg_bank_26_2_13706 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_2_14185 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_2_13587 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_2_14001 ),
    .O(\DataPath/RegFile/mux54_81_15134 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y58" ),
    .INIT ( 64'hFFFFFFFFFFFFFFAA ))
  \ControlUnit/_n0069<5>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(func[5]),
    .ADR5(func[4]),
    .ADR4(func[3]),
    .ADR3(func[2]),
    .O(\ControlUnit/_n0069 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y58" ),
    .INIT ( 64'h0000000000550000 ))
  \ControlUnit/alu_mux_ctrl_SW0  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR5(opcode[1]),
    .ADR4(opcode[0]),
    .ADR0(func[1]),
    .ADR3(\ControlUnit/_n0069 ),
    .O(N2)
  );
  X_BUF   \DataPath/RegFile/mux5_7/DataPath/RegFile/mux5_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [14]),
    .O(\DataPath/reg_val1<14>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y60" ))
  \DataPath/RegFile/mux5_2_f7  (
    .IA(\DataPath/RegFile/mux5_4_3473 ),
    .IB(\DataPath/RegFile/mux5_3_3486 ),
    .O(\DataPath/reg_val1 [14]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y60" ),
    .INIT ( 64'hEFEA4F4AE5E04540 ))
  \DataPath/RegFile/mux5_4  (
    .ADR2(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR1(\DataPath/RegFile/mux5_92_13536 ),
    .ADR4(\DataPath/RegFile/mux5_10_13537 ),
    .ADR5(\DataPath/RegFile/mux5_91_13538 ),
    .ADR3(\DataPath/RegFile/mux5_82_15211 ),
    .O(\DataPath/RegFile/mux5_4_3473 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y60" ),
    .INIT ( 64'hDF8FD585DA8AD080 ))
  \DataPath/RegFile/mux5_3  (
    .ADR2(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux5_81_13523 ),
    .ADR1(\DataPath/RegFile/mux5_9_13534 ),
    .ADR4(\DataPath/RegFile/mux5_8_13535 ),
    .ADR5(\DataPath/RegFile/mux5_7_15212 ),
    .O(\DataPath/RegFile/mux5_3_3486 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y60" ),
    .INIT ( 64'hFB73EA62D951C840 ))
  \DataPath/RegFile/mux5_7  (
    .ADR0(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR5(\DataPath/RegFile/reg_bank_18_14_13532 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_14_13329 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_14_13533 ),
    .ADR4(\DataPath/RegFile/reg_bank_16_14_13528 ),
    .O(\DataPath/RegFile/mux5_7_15212 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y60" ),
    .INIT ( 64'hF0AAFFCCF0AA00CC ))
  \DataPath/RegFile/mux5_82  (
    .ADR4(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_2_14_13497 ),
    .ADR2(\DataPath/RegFile/reg_bank_3_14_0 ),
    .ADR5(\DataPath/RegFile/reg_bank_1_14_13530 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_14_13531 ),
    .O(\DataPath/RegFile/mux5_82_15211 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_3  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_3/IN ),
    .O(\DataPath/RegFile/reg_bank_12_3_13824 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y62" ),
    .INIT ( 64'h0505000005000000 ))
  \ControlUnit/alu_op<4>2  (
    .ADR1(1'b1),
    .ADR0(func[1]),
    .ADR4(func[0]),
    .ADR2(\ControlUnit/_n0069 ),
    .ADR5(\ControlUnit/alu_op<4>1_0 ),
    .ADR3(\ControlUnit/alu_op [4]),
    .O(\ControlUnit/alu_op<4>2_13005 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_2  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_2/IN ),
    .O(\DataPath/RegFile/reg_bank_12_2_14656 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y62" ),
    .INIT ( 64'h0000000400010001 ))
  \ControlUnit/alu_op<4>1  (
    .ADR2(opcode[5]),
    .ADR3(opcode[4]),
    .ADR0(opcode[2]),
    .ADR5(opcode[3]),
    .ADR1(opcode[1]),
    .ADR4(opcode[0]),
    .O(\ControlUnit/alu_op [4])
  );
  X_FF #(
    .LOC ( "SLICE_X8Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_1  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_1/IN ),
    .O(\DataPath/RegFile/reg_bank_12_1_14513 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_0  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_0/IN ),
    .O(\DataPath/RegFile/reg_bank_12_0_13929 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y62" ),
    .INIT ( 64'hF0AAF0AAFFCC00CC ))
  \DataPath/RegFile/mux_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_10_0_13857 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_0_13858 ),
    .ADR4(\DataPath/RegFile/reg_bank_9_0_13859 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_0_13787 ),
    .O(\DataPath/RegFile/mux_92_13774 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_3  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_3/IN ),
    .O(\DataPath/RegFile/reg_bank_29_3_14049 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y65" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux57_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_26_3_13708 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_3_13834 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_3_13588 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_3_13835 ),
    .O(\DataPath/RegFile/mux57_81_13833 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_2  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_2/IN ),
    .O(\DataPath/RegFile/reg_bank_29_2_14048 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_1  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_1/IN ),
    .O(\DataPath/RegFile/reg_bank_29_1_14047 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_0  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_0/IN ),
    .O(\DataPath/RegFile/reg_bank_29_0_14046 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y65" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux43_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_6_1_13477 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_1_13961 ),
    .ADR2(\DataPath/RegFile/reg_bank_5_1_13638 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_1_0 ),
    .O(\DataPath/RegFile/mux43_91_14525 )
  );
  X_BUF   \DataPath/RegFile/mux63_7/DataPath/RegFile/mux63_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [9]),
    .O(\DataPath/reg_val2<9>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y57" ))
  \DataPath/RegFile/mux63_2_f7  (
    .IA(\DataPath/RegFile/mux63_4_3426 ),
    .IB(\DataPath/RegFile/mux63_3_3439 ),
    .O(\DataPath/reg_val2 [9]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y57" ),
    .INIT ( 64'hFFCCF0AA00CCF0AA ))
  \DataPath/RegFile/mux63_4  (
    .ADR3(\DataPath/instruction [19]),
    .ADR4(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux63_92_15171 ),
    .ADR5(\DataPath/RegFile/mux63_10_15169 ),
    .ADR1(\DataPath/RegFile/mux63_91_15172 ),
    .ADR0(\DataPath/RegFile/mux63_82_15209 ),
    .O(\DataPath/RegFile/mux63_4_3426 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y57" ),
    .INIT ( 64'hFB73D951EA62C840 ))
  \DataPath/RegFile/mux63_3  (
    .ADR1(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux63_81_15170 ),
    .ADR3(\DataPath/RegFile/mux63_9_13956 ),
    .ADR4(\DataPath/RegFile/mux63_8_13952 ),
    .ADR5(\DataPath/RegFile/mux63_7_15210 ),
    .O(\DataPath/RegFile/mux63_3_3439 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y57" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux63_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_18_9_14979 ),
    .ADR2(\DataPath/RegFile/reg_bank_19_9_13340 ),
    .ADR1(\DataPath/RegFile/reg_bank_17_9_14948 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_9_14829 ),
    .O(\DataPath/RegFile/mux63_7_15210 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y57" ),
    .INIT ( 64'hCFCFAFA0C0C0AFA0 ))
  \DataPath/RegFile/mux63_82  (
    .ADR2(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_2_9_14613 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_9_15127 ),
    .ADR5(\DataPath/RegFile/reg_bank_1_9_14653 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_9_14495 ),
    .O(\DataPath/RegFile/mux63_82_15209 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y59" ),
    .INIT ( 64'hF0CCF0CCAAFFAA00 ))
  \DataPath/RegFile/mux31_91  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_6_9_13507 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_9_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_9_13646 ),
    .ADR4(\DataPath/RegFile/reg_bank_4_9_15132 ),
    .O(\DataPath/RegFile/mux31_91_15129 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_3  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_3/IN ),
    .O(\DataPath/RegFile/reg_bank_31_3_14151 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y64" ),
    .INIT ( 64'hCAFFCAF0CA0FCA00 ))
  \DataPath/RegFile/mux54_9  (
    .ADR3(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_30_2_14351 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_2_15215 ),
    .ADR5(\DataPath/RegFile/reg_bank_29_2_14048 ),
    .ADR4(\DataPath/RegFile/reg_bank_28_2_14262 ),
    .O(\DataPath/RegFile/mux54_9_15066 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_2  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_2/IN ),
    .O(\DataPath/RegFile/reg_bank_31_2_15215 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y64" ),
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \DataPath/RegFile/mux32_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_26_0_13703 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_0_13763 ),
    .ADR2(\DataPath/RegFile/reg_bank_25_0_13581 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_0_13764 ),
    .O(\DataPath/RegFile/mux32_81_14363 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_1  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_1/IN ),
    .O(\DataPath/RegFile/reg_bank_31_1_14150 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y64" ),
    .INIT ( 64'hFCFC0C0CFA0AFA0A ))
  \DataPath/RegFile/mux22_9  (
    .ADR5(\DataPath/instruction [22]),
    .ADR2(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_30_2_14351 ),
    .ADR4(\DataPath/RegFile/reg_bank_31_2_15215 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_2_14048 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_2_14262 ),
    .O(\DataPath/RegFile/mux22_9_15042 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_0  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_0/IN ),
    .O(\DataPath/RegFile/reg_bank_31_0_14149 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y64" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux57_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_22_3_15027 ),
    .ADR2(\DataPath/RegFile/reg_bank_23_3_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_3_15028 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_3_15029 ),
    .O(\DataPath/RegFile/mux57_8_13844 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_3  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_3/IN ),
    .O(\DataPath/RegFile/reg_bank_30_3_14354 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_2  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_2/IN ),
    .O(\DataPath/RegFile/reg_bank_30_2_14351 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_1  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_1/IN ),
    .O(\DataPath/RegFile/reg_bank_30_1_14349 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_0  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_0/IN ),
    .O(\DataPath/RegFile/reg_bank_30_0_14348 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y63" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/RegFile/mux25_8  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_22_3_15027 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_3_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_3_15028 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_3_15029 ),
    .O(\DataPath/RegFile/mux25_8_14661 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y66" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_3  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_3/IN ),
    .O(\DataPath/RegFile/reg_bank_24_3_13835 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y66" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_2  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_2/IN ),
    .O(\DataPath/RegFile/reg_bank_24_2_14001 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y66" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_1  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_1/IN ),
    .O(\DataPath/RegFile/reg_bank_24_1_14000 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y66" ),
    .INIT ( 64'hFF00C840FF00FC30 ))
  \DataPath/BranchControl/m5/Mmux_f601_SW1  (
    .ADR3(func[5]),
    .ADR1(br_op[0]),
    .ADR5(\br_op<1>_0 ),
    .ADR0(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR4(br_op[2]),
    .ADR2(\DataPath/BranchControl/pc_plus4<7>_0 ),
    .O(N76)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y66" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_0  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_0/IN ),
    .O(\DataPath/RegFile/reg_bank_24_0_13764 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y69" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_7  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_7/IN ),
    .O(\DataPath/RegFile/reg_bank_21_7_14644 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y69" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_6  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_6/IN ),
    .O(\DataPath/RegFile/reg_bank_21_6_14742 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y69" ),
    .INIT ( 64'hFFFFFFFF0ACC0ACC ))
  \DataPath/RegWriteMux/Mmux_f285  (
    .ADR4(1'b1),
    .ADR5(\DataPath/ALU/m3/Mmux_f61 ),
    .ADR3(alu_op[2]),
    .ADR1(\DataPath/RegWriteMux/Mmux_f28 ),
    .ADR2(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR0(\DataPath/RegWriteMux/Mmux_f283_14440 ),
    .O(\DataPath/RegWriteMux/Mmux_f284_15216 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y69" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_5  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_5/CLK ),
    .I(\DataPath/write_reg_data [5]),
    .O(\DataPath/RegFile/reg_bank_21_5_15078 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y69" ),
    .INIT ( 64'h55D8558800D80088 ))
  \DataPath/RegWriteMux/Mmux_f286  (
    .ADR3(reg_write_mux_ctrl[1]),
    .ADR0(reg_write_mux_ctrl[0]),
    .ADR1(\DataPath/mem_out [5]),
    .ADR4(\DataPath/BranchControl/pc_plus4<5>_0 ),
    .ADR2(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR5(\DataPath/RegWriteMux/Mmux_f284_15216 ),
    .O(\DataPath/write_reg_data [5])
  );
  X_FF #(
    .LOC ( "SLICE_X8Y69" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_4  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_4/IN ),
    .O(\DataPath/RegFile/reg_bank_21_4_15059 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_6/CLK ),
    .I(\DataPath/pc_new [6]),
    .O(\DataPath/ProgramCounter/pc [6]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y70" ),
    .INIT ( 64'hFEFCBA30FBF3EAC0 ))
  \DataPath/BranchControl/m5/Mmux_f581  (
    .ADR1(\DataPath/carry ),
    .ADR5(br_op[3]),
    .ADR4(N81),
    .ADR2(N82),
    .ADR3(\DataPath/reg_val1<6>_0 ),
    .ADR0(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [6])
  );
  X_FF #(
    .LOC ( "SLICE_X8Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_5/CLK ),
    .I(\DataPath/pc_new [5]),
    .O(\DataPath/ProgramCounter/pc [5]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y70" ),
    .INIT ( 64'hEFFEECCEAFFAA00A ))
  \DataPath/BranchControl/m5/Mmux_f561  (
    .ADR2(\DataPath/carry ),
    .ADR3(br_op[3]),
    .ADR0(N84),
    .ADR4(N85),
    .ADR1(\DataPath/reg_val1<5>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [5])
  );
  X_FF #(
    .LOC ( "SLICE_X8Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_4/CLK ),
    .I(\DataPath/pc_new [4]),
    .O(\DataPath/ProgramCounter/pc [4]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y70" ),
    .INIT ( 64'hFEDCFA50FDECF5A0 ))
  \DataPath/BranchControl/m5/Mmux_f541  (
    .ADR0(\DataPath/carry ),
    .ADR5(br_op[3]),
    .ADR3(N87),
    .ADR2(N88),
    .ADR4(\DataPath/reg_val1<4>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [4])
  );
  X_FF #(
    .LOC ( "SLICE_X8Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_3/CLK ),
    .I(\DataPath/pc_new [3]),
    .O(\DataPath/ProgramCounter/pc [3]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y70" ),
    .INIT ( 64'hFFD5EAC0FFEAD5C0 ))
  \DataPath/BranchControl/m5/Mmux_f521  (
    .ADR0(\DataPath/carry ),
    .ADR5(br_op[3]),
    .ADR3(N90),
    .ADR4(N91),
    .ADR2(\DataPath/reg_val1<3>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y71" ),
    .INIT ( 64'hAAAAAAAAB800AAF0 ))
  \DataPath/BranchControl/m5/Mmux_f581_SW1  (
    .ADR0(func[4]),
    .ADR3(br_op[0]),
    .ADR4(\br_op<1>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR5(br_op[2]),
    .ADR2(\DataPath/BranchControl/pc_plus4<6>_0 ),
    .O(N82)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y44" ),
    .INIT ( 64'hF888F00088880000 ))
  \DataPath/RegFile/_n4821_inv321  (
    .ADR4(\DataPath/RegFile/_n10581_inv321 ),
    .ADR1(\DataPath/RegFile/_n4386_inv1 ),
    .ADR0(\DataPath/instruction [25]),
    .ADR5(\DataPath/instruction [19]),
    .ADR3(\DataPath/instruction [20]),
    .ADR2(\DataPath/RegFile/_n12501_inv321_13139 ),
    .O(\DataPath/RegFile/_n4821_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y44" ),
    .INIT ( 64'h0A0ACE0A0000CC00 ))
  \DataPath/RegFile/_n12021_inv321  (
    .ADR1(\DataPath/RegFile/_n4386_inv1 ),
    .ADR4(\DataPath/instruction [25]),
    .ADR3(\DataPath/RegFile/_n10101_inv321 ),
    .ADR0(\DataPath/instruction [19]),
    .ADR5(\DataPath/RegFile/_n12021_inv321_13071 ),
    .ADR2(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n12021_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_31  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_31/IN ),
    .O(\DataPath/RegFile/reg_bank_26_31_13562 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_30  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_30/IN ),
    .O(\DataPath/RegFile/reg_bank_26_30_14169 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_29  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_29/IN ),
    .O(\DataPath/RegFile/reg_bank_26_29_14499 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_28  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_28/IN ),
    .O(\DataPath/RegFile/reg_bank_26_28_14838 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/_n13461_inv322/DataPath/RegFile/_n13461_inv322_DMUX_Delay  (
    .I(\DataPath/RegFile/_n12501_inv321_pack_10 ),
    .O(\DataPath/RegFile/_n12501_inv321_13139 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y43" ),
    .INIT ( 64'h0000002000000020 ))
  \DataPath/RegFile/_n13461_inv3221  (
    .ADR4(\DataPath/instruction [17]),
    .ADR3(reg_write[0]),
    .ADR0(\DataPath/instruction [18]),
    .ADR1(\DataPath/instruction [16]),
    .ADR2(\reg_write<1>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/RegFile/_n13461_inv322_12986 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X9Y43" ),
    .INIT ( 32'h00200000 ))
  \DataPath/RegFile/_n12501_inv3211  (
    .ADR4(\DataPath/instruction [17]),
    .ADR3(reg_write[0]),
    .ADR0(\DataPath/instruction [18]),
    .ADR1(\DataPath/instruction [16]),
    .ADR2(\reg_write<1>_0 ),
    .O(\DataPath/RegFile/_n12501_inv321_pack_10 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y43" ),
    .INIT ( 64'h0055000030753030 ))
  \DataPath/RegFile/_n17301_inv321  (
    .ADR5(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [25]),
    .ADR2(\DataPath/RegFile/_n13461_inv321 ),
    .ADR4(\DataPath/RegFile/_n13461_inv322_12986 ),
    .ADR0(\DataPath/instruction [19]),
    .ADR3(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n17301_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y43" ),
    .INIT ( 64'h00008888F000F888 ))
  \DataPath/RegFile/_n12501_inv321  (
    .ADR0(\DataPath/RegFile/_n4386_inv1 ),
    .ADR4(\DataPath/instruction [25]),
    .ADR1(\DataPath/RegFile/_n10581_inv321 ),
    .ADR2(\DataPath/instruction [19]),
    .ADR3(\DataPath/RegFile/_n12501_inv321_13139 ),
    .ADR5(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n12501_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y43" ),
    .INIT ( 64'h0000CC00A0A0ECA0 ))
  \DataPath/RegFile/_n13461_inv322  (
    .ADR1(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [25]),
    .ADR3(\DataPath/RegFile/_n13461_inv321 ),
    .ADR2(\DataPath/instruction [19]),
    .ADR0(\DataPath/RegFile/_n13461_inv322_12986 ),
    .ADR5(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n13461_inv )
  );
  X_BUF   \DataPath/RegFile/_n15861_inv321/DataPath/RegFile/_n15861_inv321_CMUX_Delay  (
    .I(\DataPath/RegFile/_n4386_inv1_pack_2 ),
    .O(\DataPath/RegFile/_n4386_inv1 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y45" ),
    .INIT ( 64'h3300000033000000 ))
  \DataPath/RegFile/_n15861_inv3211  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR4(\DataPath/instruction [22]),
    .ADR5(1'b1),
    .O(\DataPath/RegFile/_n15861_inv321 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X9Y45" ),
    .INIT ( 32'hCC000000 ))
  \DataPath/RegFile/_n4386_inv11  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR4(\DataPath/instruction [22]),
    .O(\DataPath/RegFile/_n4386_inv1_pack_2 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y45" ),
    .INIT ( 64'h333B000A000A000A ))
  \DataPath/RegFile/_n15861_inv322  (
    .ADR2(\DataPath/instruction [19]),
    .ADR3(\DataPath/instruction [20]),
    .ADR0(\DataPath/RegFile/_n12021_inv321_13071 ),
    .ADR4(\DataPath/RegFile/_n10101_inv321 ),
    .ADR5(\DataPath/RegFile/_n15861_inv321 ),
    .ADR1(\DataPath/instruction [25]),
    .O(\DataPath/RegFile/_n15861_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y45" ),
    .INIT ( 64'hFA88FA00FA00FA00 ))
  \DataPath/RegFile/_n4386_inv  (
    .ADR3(\reg_write<1>_0 ),
    .ADR2(N4),
    .ADR0(reg_write[0]),
    .ADR1(\DataPath/instruction [25]),
    .ADR5(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/_n4386_inv1 ),
    .O(\DataPath/RegFile/_n4386_inv_13067 )
  );
  X_BUF   \DataPath/RegFile/mux56_81/DataPath/RegFile/mux56_81_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_27_31_pack_1 ),
    .O(\DataPath/RegFile/reg_bank_27_31_13563 )
  );
  X_BUF   \DataPath/RegFile/mux56_81/DataPath/RegFile/mux56_81_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_27_30_3914 ),
    .O(\DataPath/RegFile/reg_bank_27_30_0 )
  );
  X_BUF   \DataPath/RegFile/mux56_81/DataPath/RegFile/mux56_81_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_27_29_3919 ),
    .O(\DataPath/RegFile/reg_bank_27_29_0 )
  );
  X_BUF   \DataPath/RegFile/mux56_81/DataPath/RegFile/mux56_81_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_27_28_3918 ),
    .O(\DataPath/RegFile/reg_bank_27_28_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_31  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_31/IN ),
    .O(\DataPath/RegFile/reg_bank_27_31_pack_1 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_30  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_30/IN ),
    .O(\DataPath/RegFile/reg_bank_27_30_3914 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_29  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_29/IN ),
    .O(\DataPath/RegFile/reg_bank_27_29_3919 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y50" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/RegFile/mux56_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_26_31_13562 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_31_13563 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_31_13564 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_31_13565 ),
    .O(\DataPath/RegFile/mux56_81_13561 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_28  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_28/IN ),
    .O(\DataPath/RegFile/reg_bank_27_28_3918 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y72" ),
    .INIT ( 64'h0000000000000001 ))
  \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>5  (
    .ADR5(\DataPath/reg_val1<25>_0 ),
    .ADR2(\DataPath/reg_val1<24>_0 ),
    .ADR3(\DataPath/reg_val1<26>_0 ),
    .ADR1(\DataPath/reg_val1<27>_0 ),
    .ADR4(\DataPath/reg_val1<28>_0 ),
    .ADR0(\DataPath/reg_val1<29>_0 ),
    .O(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>4_13713 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y90" ),
    .INIT ( 64'h0C0A0000000A0000 ))
  \DataPath/BranchControl/m5/Mmux_f362  (
    .ADR4(\br_op<1>_0 ),
    .ADR2(br_op[2]),
    .ADR3(br_op[0]),
    .ADR0(\DataPath/reg_val1<25>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(\DataPath/ProgramCounter/pc [25]),
    .O(\DataPath/BranchControl/m5/Mmux_f361 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y90" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_25  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_25/CLK ),
    .I(\DataPath/pc_new [25]),
    .O(\DataPath/ProgramCounter/pc [25]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y90" ),
    .INIT ( 64'hFFFFFFFFAAF0F0AA ))
  \DataPath/BranchControl/m5/Mmux_f363  (
    .ADR1(1'b1),
    .ADR3(\DataPath/carry ),
    .ADR4(br_op[3]),
    .ADR0(N44),
    .ADR2(N45),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f361 ),
    .O(\DataPath/pc_new [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y90" ),
    .INIT ( 64'h00C0000000AA0000 ))
  \DataPath/BranchControl/m5/Mmux_f342  (
    .ADR4(\br_op<1>_0 ),
    .ADR3(br_op[2]),
    .ADR5(br_op[0]),
    .ADR0(\DataPath/reg_val1<24>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\DataPath/ProgramCounter/pc [24]),
    .O(\DataPath/BranchControl/m5/Mmux_f341 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y90" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_24  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_24/CLK ),
    .I(\DataPath/pc_new [24]),
    .O(\DataPath/ProgramCounter/pc [24]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y90" ),
    .INIT ( 64'hFFE4FFE4FFD8FFD8 ))
  \DataPath/BranchControl/m5/Mmux_f343  (
    .ADR4(1'b1),
    .ADR5(\DataPath/carry ),
    .ADR0(br_op[3]),
    .ADR2(N47),
    .ADR1(N48),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f341 ),
    .O(\DataPath/pc_new [24])
  );
  X_FF #(
    .LOC ( "SLICE_X9Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_31  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_31/IN ),
    .O(\DataPath/RegFile/reg_bank_4_31_13606 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y48" ),
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \DataPath/RegFile/mux20_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_6_28_13994 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_28_14623 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_28_14880 ),
    .ADR1(\DataPath/RegFile/reg_bank_4_28_14531 ),
    .O(\DataPath/RegFile/mux20_91_14875 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_30  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_30/IN ),
    .O(\DataPath/RegFile/reg_bank_4_30_14201 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_29  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_29/IN ),
    .O(\DataPath/RegFile/reg_bank_4_29_14532 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_28  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_28/IN ),
    .O(\DataPath/RegFile/reg_bank_4_28_14531 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y89" ),
    .INIT ( 64'hAAAA3A0AFF000F00 ))
  \DataPath/BranchControl/m5/Mmux_f363_SW0  (
    .ADR3(\DataPath/BranchControl/pc_plus4<25>_0 ),
    .ADR5(br_op[0]),
    .ADR2(\br_op<1>_0 ),
    .ADR4(br_op[2]),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR0(\DataPath/instruction [23]),
    .O(N44)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_30  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_30/IN ),
    .O(\DataPath/RegFile/reg_bank_24_30_14171 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_29  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_29/IN ),
    .O(\DataPath/RegFile/reg_bank_24_29_14501 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y51" ),
    .INIT ( 64'hAAFFF0CCAA00F0CC ))
  \DataPath/RegFile/mux23_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR5(\DataPath/RegFile/reg_bank_30_30_14582 ),
    .ADR0(\DataPath/RegFile/reg_bank_31_30_13889 ),
    .ADR2(\DataPath/RegFile/reg_bank_29_30_14990 ),
    .ADR1(\DataPath/RegFile/reg_bank_28_30_14991 ),
    .O(\DataPath/RegFile/mux23_9_14177 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_28  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_28/IN ),
    .O(\DataPath/RegFile/reg_bank_24_28_14568 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y51" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux21_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_26_29_14499 ),
    .ADR0(\DataPath/RegFile/reg_bank_27_29_0 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_29_13785 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_29_14501 ),
    .O(\DataPath/RegFile/mux21_81_14498 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_27  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_27/IN ),
    .O(\DataPath/RegFile/reg_bank_24_27_14567 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y51" ),
    .INIT ( 64'hF0AAF0AACCFFCC00 ))
  \DataPath/RegFile/mux23_81  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_26_30_14169 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_30_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_30_13792 ),
    .ADR4(\DataPath/RegFile/reg_bank_24_30_14171 ),
    .O(\DataPath/RegFile/mux23_81_14168 )
  );
  X_BUF   \DataPath/RegFile/mux20_9/DataPath/RegFile/mux20_9_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_29_30_pack_5 ),
    .O(\DataPath/RegFile/reg_bank_29_30_14990 )
  );
  X_BUF   \DataPath/RegFile/mux20_9/DataPath/RegFile/mux20_9_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_29_29_pack_4 ),
    .O(\DataPath/RegFile/reg_bank_29_29_15038 )
  );
  X_BUF   \DataPath/RegFile/mux20_9/DataPath/RegFile/mux20_9_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_29_28_pack_3 ),
    .O(\DataPath/RegFile/reg_bank_29_28_13739 )
  );
  X_BUF   \DataPath/RegFile/mux20_9/DataPath/RegFile/mux20_9_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_29_27_3964 ),
    .O(\DataPath/RegFile/reg_bank_29_27_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_30  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_30/IN ),
    .O(\DataPath/RegFile/reg_bank_29_30_pack_5 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux20_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_30_28_13737 ),
    .ADR3(\DataPath/RegFile/reg_bank_31_28_13738 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_28_13739 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_28_13740 ),
    .O(\DataPath/RegFile/mux20_9_13736 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_29  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_29/IN ),
    .O(\DataPath/RegFile/reg_bank_29_29_pack_4 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux55_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_30_30_14582 ),
    .ADR0(\DataPath/RegFile/reg_bank_31_30_13889 ),
    .ADR2(\DataPath/RegFile/reg_bank_29_30_14990 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_30_14991 ),
    .O(\DataPath/RegFile/mux55_9_14975 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_28  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_28/IN ),
    .O(\DataPath/RegFile/reg_bank_29_28_pack_3 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 64'hFFF0ACAC0F00ACAC ))
  \DataPath/RegFile/mux53_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_30_29_14581 ),
    .ADR5(\DataPath/RegFile/reg_bank_31_29_13888 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_29_15038 ),
    .ADR1(\DataPath/RegFile/reg_bank_28_29_15039 ),
    .O(\DataPath/RegFile/mux53_9_14785 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_27  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_27/IN ),
    .O(\DataPath/RegFile/reg_bank_29_27_3964 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y87" ),
    .INIT ( 64'hCCCCCCE4F0F05050 ))
  \DataPath/BranchControl/m5/Mmux_f441_SW0  (
    .ADR5(br_op[0]),
    .ADR1(\DataPath/ProgramCounter/pc [29]),
    .ADR4(br_op[2]),
    .ADR0(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\DataPath/BranchControl/pc_plus4<29>_0 ),
    .O(N102)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y88" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_31  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_31/CLK ),
    .I(\DataPath/pc_new [31]),
    .O(\DataPath/ProgramCounter/pc [31]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y88" ),
    .INIT ( 64'hFEEFAEEAFCCF0CC0 ))
  \DataPath/BranchControl/m5/Mmux_f501  (
    .ADR3(\DataPath/carry ),
    .ADR2(br_op[3]),
    .ADR4(N93),
    .ADR1(N94),
    .ADR5(\DataPath/reg_val1<31>_0 ),
    .ADR0(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [31])
  );
  X_FF #(
    .LOC ( "SLICE_X8Y88" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_30  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_30/CLK ),
    .I(\DataPath/pc_new [30]),
    .O(\DataPath/ProgramCounter/pc [30]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y88" ),
    .INIT ( 64'hFFFFB8E2B8E2B8E2 ))
  \DataPath/BranchControl/m5/Mmux_f481  (
    .ADR1(\DataPath/carry ),
    .ADR3(br_op[3]),
    .ADR0(N96),
    .ADR2(N97),
    .ADR4(\DataPath/reg_val1<30>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [30])
  );
  X_FF #(
    .LOC ( "SLICE_X8Y88" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_29  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_29/CLK ),
    .I(\DataPath/pc_new [29]),
    .O(\DataPath/ProgramCounter/pc [29]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y88" ),
    .INIT ( 64'hFFACACACFFCACACA ))
  \DataPath/BranchControl/m5/Mmux_f441  (
    .ADR5(\DataPath/carry ),
    .ADR2(br_op[3]),
    .ADR0(N102),
    .ADR1(N103),
    .ADR3(\DataPath/reg_val1<29>_0 ),
    .ADR4(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [29])
  );
  X_FF #(
    .LOC ( "SLICE_X8Y88" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_28  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_28/CLK ),
    .I(\DataPath/pc_new [28]),
    .O(\DataPath/ProgramCounter/pc [28]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y88" ),
    .INIT ( 64'hFBF3EAC0FEFCBA30 ))
  \DataPath/BranchControl/m5/Mmux_f421  (
    .ADR5(\DataPath/carry ),
    .ADR1(br_op[3]),
    .ADR2(N105),
    .ADR4(N106),
    .ADR0(\DataPath/reg_val1<28>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [28])
  );
  X_FF #(
    .LOC ( "SLICE_X9Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_15  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_15/IN ),
    .O(\DataPath/RegFile/reg_bank_9_15_14131 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_14  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_14/IN ),
    .O(\DataPath/RegFile/reg_bank_9_14_13584 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_13  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_13/IN ),
    .O(\DataPath/RegFile/reg_bank_9_13_14130 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_12  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_12/IN ),
    .O(\DataPath/RegFile/reg_bank_9_12_14129 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \ControlUnit/dmem_write_enable<5>2/ControlUnit/dmem_write_enable<5>2_CMUX_Delay  (
    .I(\DataPath/write_reg_data [22]),
    .O(\DataPath/write_reg_data<22>_0 )
  );
  X_BUF   \ControlUnit/dmem_write_enable<5>2/ControlUnit/dmem_write_enable<5>2_BMUX_Delay  (
    .I(\ControlUnit/alu_op<4>1_4136 ),
    .O(\ControlUnit/alu_op<4>1_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X9Y59" ))
  \DataPath/RegWriteMux/Mmux_f156  (
    .IA(N239),
    .IB(N240),
    .O(\DataPath/write_reg_data [22]),
    .SEL(reg_write_mux_ctrl[1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y59" ),
    .INIT ( 64'hFA0A0A0AFF000000 ))
  \DataPath/RegWriteMux/Mmux_f156_F  (
    .ADR1(1'b1),
    .ADR4(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/BranchControl/pc_plus4<22>_0 ),
    .ADR2(opcode[0]),
    .ADR5(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/mem_out [22]),
    .O(N239)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y59" ),
    .INIT ( 64'h2020E0202222EE22 ))
  \DataPath/RegWriteMux/Mmux_f156_G  (
    .ADR1(alu_op[2]),
    .ADR4(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f153_13091 ),
    .ADR0(\DataPath/RegWriteMux/Mmux_f15 ),
    .ADR2(opcode[0]),
    .ADR5(\ControlUnit/dmem_write_enable<5>2 ),
    .O(N240)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y59" ),
    .INIT ( 64'h0000800000008000 ))
  \ControlUnit/dmem_write_enable<5>21  (
    .ADR2(opcode[1]),
    .ADR3(opcode[3]),
    .ADR1(opcode[4]),
    .ADR4(opcode[5]),
    .ADR0(opcode[2]),
    .ADR5(1'b1),
    .O(\ControlUnit/dmem_write_enable<5>2 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X9Y59" ),
    .INIT ( 32'h00000008 ))
  \ControlUnit/opcode[5]_GND_2_o_equal_36_o<5>11  (
    .ADR2(opcode[1]),
    .ADR3(opcode[3]),
    .ADR1(opcode[4]),
    .ADR4(opcode[5]),
    .ADR0(opcode[2]),
    .O(\ControlUnit/alu_op<4>1_4136 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y59" ),
    .INIT ( 64'hCCFFCE55CC00C400 ))
  \DataPath/BranchControl/m5/Mmux_f641_SW0  (
    .ADR3(br_op[0]),
    .ADR1(\DataPath/instruction [7]),
    .ADR4(br_op[2]),
    .ADR0(\br_op<1>_0 ),
    .ADR2(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR5(\DataPath/BranchControl/pc_plus4<9>_0 ),
    .O(N69)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_11  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_11/IN ),
    .O(\DataPath/RegFile/reg_bank_10_11_13866 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_10  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_10/IN ),
    .O(\DataPath/RegFile/reg_bank_10_10_15219 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y55" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux1_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_11_10_15021 ),
    .ADR1(\DataPath/RegFile/reg_bank_10_10_15219 ),
    .ADR0(\DataPath/RegFile/reg_bank_9_10_14124 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_10_15022 ),
    .O(\DataPath/RegFile/mux1_92_15018 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_9  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_9/IN ),
    .O(\DataPath/RegFile/reg_bank_10_9_14731 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y55" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux37_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_14_14_13617 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_14_13618 ),
    .ADR3(\DataPath/RegFile/reg_bank_13_14_13619 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_14_13620 ),
    .O(\DataPath/RegFile/mux37_10_14664 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_8  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_8/IN ),
    .O(\DataPath/RegFile/reg_bank_10_8_13743 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y55" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux33_92  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_10_10_15219 ),
    .ADR3(\DataPath/RegFile/reg_bank_11_10_15021 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_10_14124 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_10_15022 ),
    .O(\DataPath/RegFile/mux33_92_15073 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_7  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_7/IN ),
    .O(\DataPath/RegFile/reg_bank_2_7_13894 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y61" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux32_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_30_0_14348 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_0_14149 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_0_14046 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_0_14260 ),
    .O(\DataPath/RegFile/mux32_9_14364 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_6  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_6/IN ),
    .O(\DataPath/RegFile/reg_bank_2_6_14321 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y61" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/RegFile/mux43_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_30_1_14349 ),
    .ADR0(\DataPath/RegFile/reg_bank_31_1_14150 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_1_14047 ),
    .ADR1(\DataPath/RegFile/reg_bank_28_1_14261 ),
    .O(\DataPath/RegFile/mux43_9_14522 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_5  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_5/IN ),
    .O(\DataPath/RegFile/reg_bank_2_5_14422 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y61" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux32_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_10_0_13857 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_0_13858 ),
    .ADR0(\DataPath/RegFile/reg_bank_9_0_13859 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_0_13787 ),
    .O(\DataPath/RegFile/mux32_92_14366 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_4  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_4/IN ),
    .O(\DataPath/RegFile/reg_bank_2_4_14611 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y61" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux38_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_22_15_14454 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_15_14455 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_15_14456 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_15_14457 ),
    .O(\DataPath/RegFile/mux38_8_14453 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_11  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_11/IN ),
    .O(\DataPath/RegFile/reg_bank_6_11_13861 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_10  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_10/IN ),
    .O(\DataPath/RegFile/reg_bank_6_10_13996 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_9  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_9/IN ),
    .O(\DataPath/RegFile/reg_bank_6_9_13507 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_8  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_8/IN ),
    .O(\DataPath/RegFile/reg_bank_6_8_13503 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y53" ),
    .INIT ( 64'hAAF0FFCCAAF000CC ))
  \DataPath/RegFile/mux1_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_6_10_13996 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_10_0 ),
    .ADR5(\DataPath/RegFile/reg_bank_5_10_14883 ),
    .ADR1(\DataPath/RegFile/reg_bank_4_10_14537 ),
    .O(\DataPath/RegFile/mux1_91_15020 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_7  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_7/IN ),
    .O(\DataPath/RegFile/reg_bank_22_7_14643 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_6  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_6/IN ),
    .O(\DataPath/RegFile/reg_bank_22_6_14741 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y60" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux35_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_10_12_14233 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_12_14273 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_12_14129 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_12_14274 ),
    .O(\DataPath/RegFile/mux35_92_15145 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_5  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_5/IN ),
    .O(\DataPath/RegFile/reg_bank_22_5_15077 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y60" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/RegFile/mux32_10  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_14_0_13926 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_0_0 ),
    .ADR3(\DataPath/RegFile/reg_bank_13_0_13928 ),
    .ADR1(\DataPath/RegFile/reg_bank_12_0_13929 ),
    .O(\DataPath/RegFile/mux32_10_14350 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_4  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_4/IN ),
    .O(\DataPath/RegFile/reg_bank_22_4_15058 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y60" ),
    .INIT ( 64'hFCFCBB883030BB88 ))
  \DataPath/RegFile/mux6_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_22_15_14454 ),
    .ADR5(\DataPath/RegFile/reg_bank_23_15_14455 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_15_14456 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_15_14457 ),
    .O(\DataPath/RegFile/mux6_8_14767 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_11  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_11/IN ),
    .O(\DataPath/RegFile/reg_bank_3_11_13804 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y56" ),
    .INIT ( 64'hAAFFF0CCAA00F0CC ))
  \DataPath/RegFile/mux41_81  (
    .ADR3(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_26_18_14688 ),
    .ADR0(\DataPath/RegFile/reg_bank_27_18_14689 ),
    .ADR5(\DataPath/RegFile/reg_bank_25_18_13759 ),
    .ADR1(\DataPath/RegFile/reg_bank_24_18_14555 ),
    .O(\DataPath/RegFile/mux41_81_14687 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_10  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_10/IN ),
    .O(\DataPath/RegFile/reg_bank_3_10_15017 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_9  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_9/IN ),
    .O(\DataPath/RegFile/reg_bank_3_9_15127 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y56" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux38_92  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_10_15_14247 ),
    .ADR1(\DataPath/RegFile/reg_bank_11_15_14791 ),
    .ADR0(\DataPath/RegFile/reg_bank_9_15_14131 ),
    .ADR2(\DataPath/RegFile/reg_bank_8_15_14792 ),
    .O(\DataPath/RegFile/mux38_92_15094 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_8  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_8/IN ),
    .O(\DataPath/RegFile/reg_bank_3_8_13672 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y56" ),
    .INIT ( 64'hFFAAF0CC00AAF0CC ))
  \DataPath/RegFile/mux5_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_14_14_13617 ),
    .ADR5(\DataPath/RegFile/reg_bank_15_14_13618 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_14_13619 ),
    .ADR1(\DataPath/RegFile/reg_bank_12_14_13620 ),
    .O(\DataPath/RegFile/mux5_10_13537 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_11  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_11/IN ),
    .O(\DataPath/RegFile/reg_bank_0_11_13806 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_10  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_10/IN ),
    .O(\DataPath/RegFile/reg_bank_0_10_14221 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y57" ),
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \DataPath/RegFile/mux63_91  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_6_9_13507 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_9_0 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_9_13646 ),
    .ADR1(\DataPath/RegFile/reg_bank_4_9_15132 ),
    .O(\DataPath/RegFile/mux63_91_15172 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_9  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_9/IN ),
    .O(\DataPath/RegFile/reg_bank_0_9_14495 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y57" ),
    .INIT ( 64'hFFCC00CCF0AAF0AA ))
  \DataPath/RegFile/mux31_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_10_9_14731 ),
    .ADR4(\DataPath/RegFile/reg_bank_11_9_14637 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_9_14101 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_9_13795 ),
    .O(\DataPath/RegFile/mux31_92_15128 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_8  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_8/IN ),
    .O(\DataPath/RegFile/reg_bank_0_8_13674 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y57" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux63_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_10_9_14731 ),
    .ADR3(\DataPath/RegFile/reg_bank_11_9_14637 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_9_14101 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_9_13795 ),
    .O(\DataPath/RegFile/mux63_92_15171 )
  );
  X_BUF   \DataPath/RegFile/mux32_7/DataPath/RegFile/mux32_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [0]),
    .O(\DataPath/reg_val2<0>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X9Y64" ))
  \DataPath/RegFile/mux32_2_f7  (
    .IA(\DataPath/RegFile/mux32_4_4305 ),
    .IB(\DataPath/RegFile/mux32_3_4318 ),
    .O(\DataPath/reg_val2 [0]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y64" ),
    .INIT ( 64'hF0FFF000CCAACCAA ))
  \DataPath/RegFile/mux32_4  (
    .ADR3(\DataPath/instruction [19]),
    .ADR5(\DataPath/instruction [18]),
    .ADR1(\DataPath/RegFile/mux32_92_14366 ),
    .ADR2(\DataPath/RegFile/mux32_10_14350 ),
    .ADR4(\DataPath/RegFile/mux32_91_14367 ),
    .ADR0(\DataPath/RegFile/mux32_82_15220 ),
    .O(\DataPath/RegFile/mux32_4_4305 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y64" ),
    .INIT ( 64'hEF4FE545EA4AE040 ))
  \DataPath/RegFile/mux32_3  (
    .ADR2(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR1(\DataPath/RegFile/mux32_81_14363 ),
    .ADR3(\DataPath/RegFile/mux32_9_14364 ),
    .ADR4(\DataPath/RegFile/mux32_8_14365 ),
    .ADR5(\DataPath/RegFile/mux32_7_15221 ),
    .O(\DataPath/RegFile/mux32_3_4318 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y64" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux32_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_0_13769 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_0_13331 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_0_13770 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_0_13771 ),
    .O(\DataPath/RegFile/mux32_7_15221 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y64" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux32_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_2_0_13765 ),
    .ADR2(\DataPath/RegFile/reg_bank_3_0_13766 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_0_13767 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_0_13768 ),
    .O(\DataPath/RegFile/mux32_82_15220 )
  );
  X_BUF   \DataPath/RegFile/mux_7/DataPath/RegFile/mux_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [0]),
    .O(\DataPath/reg_val1<0>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X9Y66" ))
  \DataPath/RegFile/mux_2_f7  (
    .IA(\DataPath/RegFile/mux_4_4360 ),
    .IB(\DataPath/RegFile/mux_3_4373 ),
    .O(\DataPath/reg_val1 [0]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y66" ),
    .INIT ( 64'hFC30FC30EEEE2222 ))
  \DataPath/RegFile/mux_4  (
    .ADR1(\DataPath/instruction [24]),
    .ADR5(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux_92_13774 ),
    .ADR3(\DataPath/RegFile/mux_10_13775 ),
    .ADR2(\DataPath/RegFile/mux_91_13776 ),
    .ADR0(\DataPath/RegFile/mux_82_15222 ),
    .O(\DataPath/RegFile/mux_4_4360 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y66" ),
    .INIT ( 64'hDDF588F5DDA088A0 ))
  \DataPath/RegFile/mux_3  (
    .ADR3(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux_81_13762 ),
    .ADR1(\DataPath/RegFile/mux_9_13772 ),
    .ADR2(\DataPath/RegFile/mux_8_13773 ),
    .ADR5(\DataPath/RegFile/mux_7_15223 ),
    .O(\DataPath/RegFile/mux_3_4373 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y66" ),
    .INIT ( 64'hCCF0CCF0AAFFAA00 ))
  \DataPath/RegFile/mux_7  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_18_0_13769 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_0_13331 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_0_13770 ),
    .ADR4(\DataPath/RegFile/reg_bank_16_0_13771 ),
    .O(\DataPath/RegFile/mux_7_15223 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y66" ),
    .INIT ( 64'hF3C0F3C0BBBB8888 ))
  \DataPath/RegFile/mux_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_2_0_13765 ),
    .ADR2(\DataPath/RegFile/reg_bank_3_0_13766 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_0_13767 ),
    .ADR4(\DataPath/RegFile/reg_bank_0_0_13768 ),
    .O(\DataPath/RegFile/mux_82_15222 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y69" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/RegFile/mux22_81  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_26_2_13706 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_2_14185 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_2_13587 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_2_14001 ),
    .O(\DataPath/RegFile/mux22_81_15040 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y69" ),
    .INIT ( 64'hFFFF0000F2B20282 ))
  \DataPath/BranchControl/m5/Mmux_f561_SW1  (
    .ADR4(func[3]),
    .ADR2(br_op[0]),
    .ADR1(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR5(br_op[2]),
    .ADR0(\DataPath/BranchControl/pc_plus4<5>_0 ),
    .O(N85)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y71" ),
    .INIT ( 64'h0000000000000001 ))
  \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>3  (
    .ADR0(\DataPath/reg_val1<1>_0 ),
    .ADR4(\DataPath/reg_val1<0>_0 ),
    .ADR3(\DataPath/reg_val1<2>_0 ),
    .ADR5(\DataPath/reg_val1<3>_0 ),
    .ADR2(\DataPath/reg_val1<4>_0 ),
    .ADR1(\DataPath/reg_val1<5>_0 ),
    .O(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>2_13709 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y68" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_3  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_3/IN ),
    .O(\DataPath/RegFile/reg_bank_1_3_13838 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y68" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_2  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_2/IN ),
    .O(\DataPath/RegFile/reg_bank_1_2_14651 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y68" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_1  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_1/IN ),
    .O(\DataPath/RegFile/reg_bank_1_1_14518 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y68" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_0  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_0/IN ),
    .O(\DataPath/RegFile/reg_bank_1_0_13767 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_15  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_15/IN ),
    .O(\DataPath/RegFile/reg_bank_22_15_14454 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_14  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_14/IN ),
    .O(\DataPath/RegFile/reg_bank_22_14_14384 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y70" ),
    .INIT ( 64'hFFFFFFFF3F0F3000 ))
  \DataPath/RegWriteMux/Mmux_f55  (
    .ADR0(1'b1),
    .ADR5(\DataPath/ALU/m3/Mmux_f61 ),
    .ADR2(alu_op[2]),
    .ADR4(\DataPath/RegWriteMux/Mmux_f53_13126 ),
    .ADR1(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f52_14910 ),
    .O(\DataPath/RegWriteMux/Mmux_f54_15224 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_13  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_13/CLK ),
    .I(\DataPath/write_reg_data [13]),
    .O(\DataPath/RegFile/reg_bank_22_13_14022 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y70" ),
    .INIT ( 64'h7362626251404040 ))
  \DataPath/RegWriteMux/Mmux_f56  (
    .ADR0(reg_write_mux_ctrl[1]),
    .ADR1(reg_write_mux_ctrl[0]),
    .ADR2(\DataPath/mem_out [13]),
    .ADR3(\DataPath/BranchControl/pc_plus4<13>_0 ),
    .ADR4(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR5(\DataPath/RegWriteMux/Mmux_f54_15224 ),
    .O(\DataPath/write_reg_data [13])
  );
  X_FF #(
    .LOC ( "SLICE_X9Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_12  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_12/IN ),
    .O(\DataPath/RegFile/reg_bank_22_12_13932 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y70" ),
    .INIT ( 64'hCCD8CCCC8888D8D8 ))
  \DataPath/BranchControl/m5/Mmux_f541_SW1  (
    .ADR1(func[2]),
    .ADR5(br_op[0]),
    .ADR4(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR0(br_op[2]),
    .ADR2(\DataPath/BranchControl/pc_plus4<4>_0 ),
    .O(N88)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y72" ),
    .INIT ( 64'hFFF0FB3000F04030 ))
  \DataPath/BranchControl/m5/Mmux_f561_SW0  (
    .ADR3(br_op[0]),
    .ADR5(func[3]),
    .ADR4(br_op[2]),
    .ADR1(\br_op<1>_0 ),
    .ADR0(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\DataPath/BranchControl/pc_plus4<5>_0 ),
    .O(N84)
  );
  X_BUF   \DataPath/RegFile/mux25_9/DataPath/RegFile/mux25_9_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_15_3_4273 ),
    .O(\DataPath/RegFile/reg_bank_15_3_0 )
  );
  X_BUF   \DataPath/RegFile/mux25_9/DataPath/RegFile/mux25_9_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_15_2_pack_9 ),
    .O(\DataPath/RegFile/reg_bank_15_2_14793 )
  );
  X_BUF   \DataPath/RegFile/mux25_9/DataPath/RegFile/mux25_9_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_15_1_4258 ),
    .O(\DataPath/RegFile/reg_bank_15_1_0 )
  );
  X_BUF   \DataPath/RegFile/mux25_9/DataPath/RegFile/mux25_9_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_15_0_4266 ),
    .O(\DataPath/RegFile/reg_bank_15_0_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y63" ),
    .INIT ( 64'hFC30FC30EEEE2222 ))
  \DataPath/RegFile/mux25_9  (
    .ADR1(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_30_3_14354 ),
    .ADR3(\DataPath/RegFile/reg_bank_31_3_14151 ),
    .ADR2(\DataPath/RegFile/reg_bank_29_3_14049 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_3_14263 ),
    .O(\DataPath/RegFile/mux25_9_14660 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_3  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_3/IN ),
    .O(\DataPath/RegFile/reg_bank_15_3_4273 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y63" ),
    .INIT ( 64'hF5DDF588A0DDA088 ))
  \DataPath/RegFile/mux54_92  (
    .ADR3(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [16]),
    .ADR5(\DataPath/RegFile/reg_bank_10_2_14729 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_2_14635 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_2_14097 ),
    .ADR4(\DataPath/RegFile/reg_bank_8_2_13788 ),
    .O(\DataPath/RegFile/mux54_92_15135 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_2  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_2/IN ),
    .O(\DataPath/RegFile/reg_bank_15_2_pack_9 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y63" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux22_10  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_14_2_14884 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_2_14793 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_2_14864 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_2_14656 ),
    .O(\DataPath/RegFile/mux22_10_15035 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_1  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_1/IN ),
    .O(\DataPath/RegFile/reg_bank_15_1_4258 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y63" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux57_9  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_30_3_14354 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_3_14151 ),
    .ADR2(\DataPath/RegFile/reg_bank_29_3_14049 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_3_14263 ),
    .O(\DataPath/RegFile/mux57_9_13843 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_0  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_0/IN ),
    .O(\DataPath/RegFile/reg_bank_15_0_4266 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_3  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_3/IN ),
    .O(\DataPath/RegFile/reg_bank_9_3_13925 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y62" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_30_0_14348 ),
    .ADR0(\DataPath/RegFile/reg_bank_31_0_14149 ),
    .ADR2(\DataPath/RegFile/reg_bank_29_0_14046 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_0_14260 ),
    .O(\DataPath/RegFile/mux_9_13772 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_2  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_2/IN ),
    .O(\DataPath/RegFile/reg_bank_9_2_14097 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y62" ),
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \DataPath/RegFile/mux11_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_30_1_14349 ),
    .ADR2(\DataPath/RegFile/reg_bank_31_1_14150 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_1_14047 ),
    .ADR1(\DataPath/RegFile/reg_bank_28_1_14261 ),
    .O(\DataPath/RegFile/mux11_9_14940 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_1  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_1/IN ),
    .O(\DataPath/RegFile/reg_bank_9_1_14090 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y62" ),
    .INIT ( 64'hFA50DDDDFA508888 ))
  \DataPath/RegFile/mux22_92  (
    .ADR0(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_10_2_14729 ),
    .ADR3(\DataPath/RegFile/reg_bank_11_2_14635 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_2_14097 ),
    .ADR5(\DataPath/RegFile/reg_bank_8_2_13788 ),
    .O(\DataPath/RegFile/mux22_92_15044 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_0  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_0/IN ),
    .O(\DataPath/RegFile/reg_bank_9_0_13859 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y62" ),
    .INIT ( 64'hCFC0AFAFCFC0A0A0 ))
  \DataPath/RegFile/mux37_91  (
    .ADR2(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_6_14_13576 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_14_0 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_14_13578 ),
    .ADR5(\DataPath/RegFile/reg_bank_4_14_13579 ),
    .O(\DataPath/RegFile/mux37_91_14673 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_3  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_3/IN ),
    .O(\DataPath/RegFile/reg_bank_28_3_14263 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y65" ),
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \DataPath/RegFile/mux_81  (
    .ADR1(\DataPath/instruction [22]),
    .ADR0(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_26_0_13703 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_0_13763 ),
    .ADR5(\DataPath/RegFile/reg_bank_25_0_13581 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_0_13764 ),
    .O(\DataPath/RegFile/mux_81_13762 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_2  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_2/IN ),
    .O(\DataPath/RegFile/reg_bank_28_2_14262 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_1  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_1/IN ),
    .O(\DataPath/RegFile/reg_bank_28_1_14261 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_0  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_0/IN ),
    .O(\DataPath/RegFile/reg_bank_28_0_14260 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y65" ),
    .INIT ( 64'hCCAAFFF0CCAA00F0 ))
  \DataPath/RegFile/mux25_81  (
    .ADR3(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR5(\DataPath/RegFile/reg_bank_26_3_13708 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_3_13834 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_3_13588 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_3_13835 ),
    .O(\DataPath/RegFile/mux25_81_14659 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_3  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_3/IN ),
    .O(\DataPath/RegFile/reg_bank_25_3_13588 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_2  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_2/IN ),
    .O(\DataPath/RegFile/reg_bank_25_2_13587 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_1  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_1/IN ),
    .O(\DataPath/RegFile/reg_bank_25_1_13586 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_0  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_0/IN ),
    .O(\DataPath/RegFile/reg_bank_25_0_13581 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y67" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux_91  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_6_0_13475 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_0_13855 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_0_13637 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_0_0 ),
    .O(\DataPath/RegFile/mux_91_13776 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y53" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux33_91  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_6_10_13996 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_10_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_5_10_14883 ),
    .ADR3(\DataPath/RegFile/reg_bank_4_10_14537 ),
    .O(\DataPath/RegFile/mux33_91_15074 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y53" ),
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \DataPath/RegFile/mux53_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_10_29_14258 ),
    .ADR0(\DataPath/RegFile/reg_bank_11_29_14535 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_29_14123 ),
    .ADR2(\DataPath/RegFile/reg_bank_8_29_14536 ),
    .O(\DataPath/RegFile/mux53_92_14787 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_31  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_31/IN ),
    .O(\DataPath/RegFile/reg_bank_31_31_13890 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_30  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_30/IN ),
    .O(\DataPath/RegFile/reg_bank_31_30_13889 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_29  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_29/IN ),
    .O(\DataPath/RegFile/reg_bank_31_29_13888 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_28  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_28/IN ),
    .O(\DataPath/RegFile/reg_bank_31_28_13738 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y52" ),
    .INIT ( 64'hAFA0FCFCAFA00C0C ))
  \DataPath/RegFile/mux51_81  (
    .ADR2(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR5(\DataPath/RegFile/reg_bank_26_27_14806 ),
    .ADR0(\DataPath/RegFile/reg_bank_27_27_14807 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_27_13783 ),
    .ADR1(\DataPath/RegFile/reg_bank_24_27_14567 ),
    .O(\DataPath/RegFile/mux51_81_14901 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_27  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_27/IN ),
    .O(\DataPath/RegFile/reg_bank_27_27_14807 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_26  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_26/IN ),
    .O(\DataPath/RegFile/reg_bank_27_26_14896 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y50" ),
    .INIT ( 64'hCCAACCAAFFF000F0 ))
  \DataPath/RegFile/mux8_9  (
    .ADR3(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_30_17_14572 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_17_13873 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_17_15055 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_17_15119 ),
    .O(\DataPath/RegFile/mux8_9_15118 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_25  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_25/IN ),
    .O(\DataPath/RegFile/reg_bank_27_25_13974 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_24  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_24/IN ),
    .O(\DataPath/RegFile/reg_bank_27_24_14297 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y50" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux16_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_26_24_14296 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_24_14297 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_24_13780 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_24_14298 ),
    .O(\DataPath/RegFile/mux16_81_14295 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y48" ),
    .INIT ( 64'h00008888F000F888 ))
  \DataPath/RegFile/_n12981_inv322  (
    .ADR1(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [25]),
    .ADR0(\DataPath/RegFile/_n12981_inv321 ),
    .ADR3(\DataPath/instruction [19]),
    .ADR2(\DataPath/RegFile/_n12981_inv322_12989 ),
    .ADR5(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n12981_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y88" ),
    .INIT ( 64'hFF00F404FD08F404 ))
  \DataPath/BranchControl/m5/Mmux_f481_SW1  (
    .ADR3(\DataPath/ProgramCounter/pc [30]),
    .ADR4(br_op[0]),
    .ADR0(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(br_op[2]),
    .ADR1(\DataPath/BranchControl/pc_plus4<30>_0 ),
    .O(N97)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y88" ),
    .INIT ( 64'hFC0CF404FC0CD484 ))
  \DataPath/BranchControl/m5/Mmux_f481_SW0  (
    .ADR2(br_op[0]),
    .ADR3(\DataPath/ProgramCounter/pc [30]),
    .ADR4(br_op[2]),
    .ADR0(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(\DataPath/BranchControl/pc_plus4<30>_0 ),
    .O(N96)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y88" ),
    .INIT ( 64'hEE00EC20FE10FE10 ))
  \DataPath/BranchControl/m5/Mmux_f441_SW1  (
    .ADR3(\DataPath/ProgramCounter/pc [29]),
    .ADR0(br_op[0]),
    .ADR5(\br_op<1>_0 ),
    .ADR4(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(br_op[2]),
    .ADR2(\DataPath/BranchControl/pc_plus4<29>_0 ),
    .O(N103)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y88" ),
    .INIT ( 64'hEAE84048EEEE4444 ))
  \DataPath/BranchControl/m5/Mmux_f421_SW0  (
    .ADR0(br_op[0]),
    .ADR4(\DataPath/ProgramCounter/pc [28]),
    .ADR2(br_op[2]),
    .ADR5(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(\DataPath/BranchControl/pc_plus4<28>_0 ),
    .O(N105)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y90" ),
    .INIT ( 64'h88D8CCCC8888D8D8 ))
  \DataPath/BranchControl/m5/Mmux_f343_SW1  (
    .ADR2(\DataPath/BranchControl/pc_plus4<24>_0 ),
    .ADR0(br_op[2]),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR4(\br_op<1>_0 ),
    .ADR5(br_op[0]),
    .ADR1(\DataPath/instruction [22]),
    .O(N48)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y90" ),
    .INIT ( 64'hC0CACCCCA0A0AAAA ))
  \DataPath/BranchControl/m5/Mmux_f343_SW0  (
    .ADR0(\DataPath/BranchControl/pc_plus4<24>_0 ),
    .ADR5(br_op[0]),
    .ADR4(\br_op<1>_0 ),
    .ADR2(br_op[2]),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(\DataPath/instruction [22]),
    .O(N47)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y78" ),
    .INIT ( 64'hFF00FF00CE028E82 ))
  \DataPath/BranchControl/m5/Mmux_f81_SW1  (
    .ADR3(\DataPath/instruction [10]),
    .ADR1(br_op[0]),
    .ADR2(\br_op<1>_0 ),
    .ADR4(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR5(br_op[2]),
    .ADR0(\DataPath/BranchControl/pc_plus4<12>_0 ),
    .O(N67)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y78" ),
    .INIT ( 64'h1010100000000000 ))
  \ControlUnit/br_op<3>1  (
    .ADR1(opcode[4]),
    .ADR2(opcode[5]),
    .ADR5(opcode[3]),
    .ADR0(opcode[2]),
    .ADR3(opcode[0]),
    .ADR4(opcode[1]),
    .O(br_op[2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y89" ),
    .INIT ( 64'hFF000E02FF008E82 ))
  \DataPath/BranchControl/m5/Mmux_f363_SW1  (
    .ADR0(\DataPath/BranchControl/pc_plus4<25>_0 ),
    .ADR4(br_op[2]),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\br_op<1>_0 ),
    .ADR1(br_op[0]),
    .ADR3(\DataPath/instruction [23]),
    .O(N45)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y87" ),
    .INIT ( 64'hF0F0F0F0D1D9C040 ))
  \DataPath/BranchControl/m5/Mmux_f501_SW1  (
    .ADR2(\DataPath/ProgramCounter/pc [31]),
    .ADR1(br_op[0]),
    .ADR0(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR5(br_op[2]),
    .ADR4(\DataPath/BranchControl/pc_plus4<31>_0 ),
    .O(N94)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y87" ),
    .INIT ( 64'hF0AAF022F0AAB822 ))
  \DataPath/BranchControl/m5/Mmux_f501_SW0  (
    .ADR3(br_op[0]),
    .ADR2(\DataPath/ProgramCounter/pc [31]),
    .ADR4(br_op[2]),
    .ADR1(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR0(\DataPath/BranchControl/pc_plus4<31>_0 ),
    .O(N93)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_27  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_27/IN ),
    .O(\DataPath/RegFile/reg_bank_26_27_14806 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_26  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_26/IN ),
    .O(\DataPath/RegFile/reg_bank_26_26_14837 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_25  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_25/IN ),
    .O(\DataPath/RegFile/reg_bank_26_25_13973 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_24  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_24/IN ),
    .O(\DataPath/RegFile/reg_bank_26_24_14296 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y49" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux20_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_10_28_14257 ),
    .ADR1(\DataPath/RegFile/reg_bank_11_28_14881 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_28_14118 ),
    .ADR2(\DataPath/RegFile/reg_bank_8_28_14882 ),
    .O(\DataPath/RegFile/mux20_92_14874 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y79" ),
    .INIT ( 64'hF0F0F0D8CCCC4444 ))
  \DataPath/BranchControl/m5/Mmux_f181_SW0  (
    .ADR5(br_op[0]),
    .ADR2(\DataPath/instruction [15]),
    .ADR4(br_op[2]),
    .ADR0(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(\DataPath/BranchControl/pc_plus4<17>_0 ),
    .O(N126)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y81" ),
    .INIT ( 64'hFFC400C4FDC408C4 ))
  \DataPath/BranchControl/m5/Mmux_f301_SW0  (
    .ADR3(br_op[0]),
    .ADR4(\DataPath/instruction [20]),
    .ADR2(br_op[2]),
    .ADR0(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(\DataPath/BranchControl/pc_plus4<22>_0 ),
    .O(N111)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y81" ),
    .INIT ( 64'h5140000011000000 ))
  \DataPath/BranchControl/m5/Mmux_f322  (
    .ADR4(\br_op<1>_0 ),
    .ADR0(br_op[2]),
    .ADR1(br_op[0]),
    .ADR3(\DataPath/reg_val1<23>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\DataPath/ProgramCounter/pc [23]),
    .O(\DataPath/BranchControl/m5/Mmux_f321 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y81" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_23  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_23/CLK ),
    .I(\DataPath/pc_new [23]),
    .O(\DataPath/ProgramCounter/pc [23]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y81" ),
    .INIT ( 64'hFFFFFFFFBEBE8282 ))
  \DataPath/BranchControl/m5/Mmux_f323  (
    .ADR3(1'b1),
    .ADR1(\DataPath/carry ),
    .ADR2(br_op[3]),
    .ADR0(N50),
    .ADR4(N51),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f321 ),
    .O(\DataPath/pc_new [23])
  );
  X_FF #(
    .LOC ( "SLICE_X9Y81" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_22  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_22/CLK ),
    .I(\DataPath/pc_new [22]),
    .O(\DataPath/ProgramCounter/pc [22]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y81" ),
    .INIT ( 64'hFFB8B8B8FFE2E2E2 ))
  \DataPath/BranchControl/m5/Mmux_f301  (
    .ADR1(\DataPath/carry ),
    .ADR5(br_op[3]),
    .ADR0(N111),
    .ADR2(N112),
    .ADR3(\DataPath/reg_val1<22>_0 ),
    .ADR4(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [22])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_31  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_31/IN ),
    .O(\DataPath/RegFile/reg_bank_9_31_13609 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y51" ),
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \DataPath/RegFile/mux7_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_30_16_14196 ),
    .ADR2(\DataPath/RegFile/reg_bank_31_16_13872 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_16_14197 ),
    .ADR1(\DataPath/RegFile/reg_bank_28_16_14198 ),
    .O(\DataPath/RegFile/mux7_9_14928 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_30  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_30/IN ),
    .O(\DataPath/RegFile/reg_bank_9_30_14154 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_29  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_29/IN ),
    .O(\DataPath/RegFile/reg_bank_9_29_14123 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_28  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_28/IN ),
    .O(\DataPath/RegFile/reg_bank_9_28_14118 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y51" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux20_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_26_28_14838 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_28_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_28_13784 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_28_14568 ),
    .O(\DataPath/RegFile/mux20_81_14871 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y76" ),
    .INIT ( 64'hF0F0F0F0C088E2E2 ))
  \DataPath/BranchControl/m5/Mmux_f141_SW1  (
    .ADR2(\DataPath/instruction [13]),
    .ADR1(br_op[0]),
    .ADR4(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR5(br_op[2]),
    .ADR0(\DataPath/BranchControl/pc_plus4<15>_0 ),
    .O(N133)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y45" ),
    .INIT ( 64'h22F2222200F00000 ))
  \DataPath/RegFile/_n14901_inv321  (
    .ADR2(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [25]),
    .ADR4(\DataPath/RegFile/_n11061_inv321 ),
    .ADR0(\DataPath/instruction [19]),
    .ADR5(\DataPath/RegFile/_n11061_inv322_12995 ),
    .ADR1(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n14901_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y80" ),
    .INIT ( 64'h88A0CCF0D8A0CCF0 ))
  \DataPath/BranchControl/m5/Mmux_f323_SW0  (
    .ADR2(\DataPath/BranchControl/pc_plus4<23>_0 ),
    .ADR3(br_op[0]),
    .ADR4(\br_op<1>_0 ),
    .ADR0(br_op[2]),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(\DataPath/instruction [21]),
    .O(N50)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y80" ),
    .INIT ( 64'hF2FFF0FA0200000A ))
  \DataPath/BranchControl/m5/Mmux_f323_SW1  (
    .ADR0(\DataPath/BranchControl/pc_plus4<23>_0 ),
    .ADR2(br_op[2]),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR3(\br_op<1>_0 ),
    .ADR4(br_op[0]),
    .ADR5(\DataPath/instruction [21]),
    .O(N51)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_3  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_3/IN ),
    .O(\DataPath/RegFile/reg_bank_10_3_13923 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_2  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_2/IN ),
    .O(\DataPath/RegFile/reg_bank_10_2_14729 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_1  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_1/IN ),
    .O(\DataPath/RegFile/reg_bank_10_1_14548 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_0  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_0/IN ),
    .O(\DataPath/RegFile/reg_bank_10_0_13857 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_15  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_15/IN ),
    .O(\DataPath/RegFile/reg_bank_16_15_13539 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_14  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_14/IN ),
    .O(\DataPath/RegFile/reg_bank_16_14_13528 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_13  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_13/IN ),
    .O(\DataPath/RegFile/reg_bank_16_13_13522 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_12  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_12/IN ),
    .O(\DataPath/RegFile/reg_bank_16_12_13521 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y62" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux11_10  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_14_1_14510 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_1_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_1_14512 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_1_14513 ),
    .O(\DataPath/RegFile/mux11_10_15067 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_20_6/DataPath/RegFile/reg_bank_20_6_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_20_6_4785 ),
    .O(\DataPath/RegFile/reg_bank_20_6_0 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_20_6/DataPath/RegFile/reg_bank_20_6_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_20_5_4780 ),
    .O(\DataPath/RegFile/reg_bank_20_5_0 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_20_6/DataPath/RegFile/reg_bank_20_6_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_20_4_4787 ),
    .O(\DataPath/RegFile/reg_bank_20_4_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_6  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_6/IN ),
    .O(\DataPath/RegFile/reg_bank_20_6_4785 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_5  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_5/IN ),
    .O(\DataPath/RegFile/reg_bank_20_5_4780 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_4  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_4/IN ),
    .O(\DataPath/RegFile/reg_bank_20_4_4787 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux41_7/DataPath/RegFile/mux41_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [18]),
    .O(\DataPath/reg_val2<18>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X11Y55" ))
  \DataPath/RegFile/mux41_2_f7  (
    .IA(\DataPath/RegFile/mux41_4_4741 ),
    .IB(\DataPath/RegFile/mux41_3_4754 ),
    .O(\DataPath/reg_val2 [18]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y55" ),
    .INIT ( 64'hFCFCEE223030EE22 ))
  \DataPath/RegFile/mux41_4  (
    .ADR1(\DataPath/instruction [19]),
    .ADR4(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux41_92_14695 ),
    .ADR5(\DataPath/RegFile/mux41_10_14674 ),
    .ADR2(\DataPath/RegFile/mux41_91_14696 ),
    .ADR0(\DataPath/RegFile/mux41_82_15227 ),
    .O(\DataPath/RegFile/mux41_4_4741 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y55" ),
    .INIT ( 64'hFD75B931EC64A820 ))
  \DataPath/RegFile/mux41_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux41_81_14687 ),
    .ADR3(\DataPath/RegFile/mux41_9_14693 ),
    .ADR4(\DataPath/RegFile/mux41_8_14694 ),
    .ADR5(\DataPath/RegFile/mux41_7_15228 ),
    .O(\DataPath/RegFile/mux41_3_4754 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y55" ),
    .INIT ( 64'hF5F5A0A0DD88DD88 ))
  \DataPath/RegFile/mux41_7  (
    .ADR0(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_18_14692 ),
    .ADR2(\DataPath/RegFile/reg_bank_19_18_14406 ),
    .ADR4(\DataPath/RegFile/reg_bank_17_18_13816 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_18_13542 ),
    .O(\DataPath/RegFile/mux41_7_15228 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y55" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/RegFile/mux41_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_2_18_13511 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_18_14690 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_18_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_0_18_14227 ),
    .O(\DataPath/RegFile/mux41_82_15227 )
  );
  X_BUF   \DataPath/RegFile/mux35_7/DataPath/RegFile/mux35_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [12]),
    .O(\DataPath/reg_val2<12>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X11Y63" ))
  \DataPath/RegFile/mux35_2_f7  (
    .IA(\DataPath/RegFile/mux35_4_4831 ),
    .IB(\DataPath/RegFile/mux35_3_4844 ),
    .O(\DataPath/reg_val2 [12]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y63" ),
    .INIT ( 64'hFECE3E0EF2C23202 ))
  \DataPath/RegFile/mux35_4  (
    .ADR2(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux35_92_15145 ),
    .ADR4(\DataPath/RegFile/mux35_10_15143 ),
    .ADR5(\DataPath/RegFile/mux35_91_15146 ),
    .ADR0(\DataPath/RegFile/mux35_82_15229 ),
    .O(\DataPath/RegFile/mux35_4_4831 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y63" ),
    .INIT ( 64'hEE22EE22FCFC3030 ))
  \DataPath/RegFile/mux35_3  (
    .ADR1(\DataPath/instruction [19]),
    .ADR5(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux35_81_15144 ),
    .ADR3(\DataPath/RegFile/mux35_9_13940 ),
    .ADR0(\DataPath/RegFile/mux35_8_13931 ),
    .ADR2(\DataPath/RegFile/mux35_7_15230 ),
    .O(\DataPath/RegFile/mux35_3_4844 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y63" ),
    .INIT ( 64'hFCFC0C0CFA0AFA0A ))
  \DataPath/RegFile/mux35_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_12_14241 ),
    .ADR4(\DataPath/RegFile/reg_bank_19_12_13327 ),
    .ADR3(\DataPath/RegFile/reg_bank_17_12_13798 ),
    .ADR0(\DataPath/RegFile/reg_bank_16_12_13521 ),
    .O(\DataPath/RegFile/mux35_7_15230 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y63" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux35_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_2_12_13489 ),
    .ADR2(\DataPath/RegFile/reg_bank_3_12_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_1_12_14240 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_12_14222 ),
    .O(\DataPath/RegFile/mux35_82_15229 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_11  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_11/IN ),
    .O(\DataPath/RegFile/reg_bank_16_11_13520 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_10  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_10/IN ),
    .O(\DataPath/RegFile/reg_bank_16_10_13519 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_9  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_9/IN ),
    .O(\DataPath/RegFile/reg_bank_16_9_14829 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_8  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_8/IN ),
    .O(\DataPath/RegFile/reg_bank_16_8_13677 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y54" ),
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \DataPath/RegFile/mux41_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_6_18_14005 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_18_14632 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_18_14703 ),
    .ADR1(\DataPath/RegFile/reg_bank_4_18_14542 ),
    .O(\DataPath/RegFile/mux41_91_14696 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y54" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux48_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_26_24_14296 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_24_14297 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_24_13780 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_24_14298 ),
    .O(\DataPath/RegFile/mux48_81_14614 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_11  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_11/IN ),
    .O(\DataPath/RegFile/reg_bank_1_11_13805 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_10  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_10/IN ),
    .O(\DataPath/RegFile/reg_bank_1_10_14747 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_9  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_9/IN ),
    .O(\DataPath/RegFile/reg_bank_1_9_14653 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_8  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_8/IN ),
    .O(\DataPath/RegFile/reg_bank_1_8_13673 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux25_7/DataPath/RegFile/mux25_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [3]),
    .O(\DataPath/reg_val1<3>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X11Y66" ))
  \DataPath/RegFile/mux25_2_f7  (
    .IA(\DataPath/RegFile/mux25_4_4921 ),
    .IB(\DataPath/RegFile/mux25_3_4934 ),
    .O(\DataPath/reg_val1 [3]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y66" ),
    .INIT ( 64'hF0CCF0CCFFAA00AA ))
  \DataPath/RegFile/mux25_4  (
    .ADR5(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR1(\DataPath/RegFile/mux25_92_14662 ),
    .ADR2(\DataPath/RegFile/mux25_10_14654 ),
    .ADR4(\DataPath/RegFile/mux25_91_14663 ),
    .ADR0(\DataPath/RegFile/mux25_82_15235 ),
    .O(\DataPath/RegFile/mux25_4_4921 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y66" ),
    .INIT ( 64'hEEF544F5EEA044A0 ))
  \DataPath/RegFile/mux25_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux25_81_14659 ),
    .ADR4(\DataPath/RegFile/mux25_9_14660 ),
    .ADR1(\DataPath/RegFile/mux25_8_14661 ),
    .ADR5(\DataPath/RegFile/mux25_7_15236 ),
    .O(\DataPath/RegFile/mux25_3_4934 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y66" ),
    .INIT ( 64'hAFA0AFA0FCFC0C0C ))
  \DataPath/RegFile/mux25_7  (
    .ADR5(\DataPath/instruction [22]),
    .ADR2(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_18_3_13840 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_3_13332 ),
    .ADR4(\DataPath/RegFile/reg_bank_17_3_13841 ),
    .ADR1(\DataPath/RegFile/reg_bank_16_3_13842 ),
    .O(\DataPath/RegFile/mux25_7_15236 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y66" ),
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \DataPath/RegFile/mux25_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_2_3_13836 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_3_13837 ),
    .ADR2(\DataPath/RegFile/reg_bank_1_3_13838 ),
    .ADR0(\DataPath/RegFile/reg_bank_0_3_13839 ),
    .O(\DataPath/RegFile/mux25_82_15235 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y71" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_3  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_3/IN ),
    .O(\DataPath/RegFile/reg_bank_0_3_13839 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y71" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_2  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_2/IN ),
    .O(\DataPath/RegFile/reg_bank_0_2_14486 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y71" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_1  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_1/IN ),
    .O(\DataPath/RegFile/reg_bank_0_1_14485 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y71" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_0  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_0/IN ),
    .O(\DataPath/RegFile/reg_bank_0_0_13768 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y71" ),
    .INIT ( 64'h0000000000000001 ))
  \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>1  (
    .ADR4(\DataPath/reg_val1<13>_0 ),
    .ADR1(\DataPath/reg_val1<12>_0 ),
    .ADR2(\DataPath/reg_val1<14>_0 ),
    .ADR0(\DataPath/reg_val1<15>_0 ),
    .ADR5(\DataPath/reg_val1<16>_0 ),
    .ADR3(\DataPath/reg_val1<17>_0 ),
    .O(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31> )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_7  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_7/IN ),
    .O(\DataPath/RegFile/reg_bank_27_7_13892 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y67" ),
    .INIT ( 64'hFF55FFF5FF00FFA0 ))
  \DataPath/RegWriteMux/Mmux_f295  (
    .ADR1(1'b1),
    .ADR3(\DataPath/ALU/m3/Mmux_f61 ),
    .ADR0(alu_op[2]),
    .ADR5(\DataPath/RegWriteMux/Mmux_f29 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR2(\DataPath/RegWriteMux/Mmux_f293_14445 ),
    .O(\DataPath/RegWriteMux/Mmux_f294_15237 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_6  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_6/CLK ),
    .I(\DataPath/write_reg_data [6]),
    .O(\DataPath/RegFile/reg_bank_27_6_14188 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y67" ),
    .INIT ( 64'h0FAC00AC0FA000A0 ))
  \DataPath/RegWriteMux/Mmux_f296  (
    .ADR3(reg_write_mux_ctrl[1]),
    .ADR2(reg_write_mux_ctrl[0]),
    .ADR0(\DataPath/mem_out [6]),
    .ADR1(\DataPath/BranchControl/pc_plus4<6>_0 ),
    .ADR5(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f294_15237 ),
    .O(\DataPath/write_reg_data [6])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_5  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_5/IN ),
    .O(\DataPath/RegFile/reg_bank_27_5_14187 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y67" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux25_91  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_6_3_13483 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_3_13921 ),
    .ADR2(\DataPath/RegFile/reg_bank_5_3_13640 ),
    .ADR3(\DataPath/RegFile/reg_bank_4_3_0 ),
    .O(\DataPath/RegFile/mux25_91_14663 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_4  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_4/IN ),
    .O(\DataPath/RegFile/reg_bank_27_4_14186 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y67" ),
    .INIT ( 64'hACACFF0FACACF000 ))
  \DataPath/RegFile/mux32_8  (
    .ADR2(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_22_0_14397 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_0_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_0_14398 ),
    .ADR5(\DataPath/RegFile/reg_bank_20_0_14399 ),
    .O(\DataPath/RegFile/mux32_8_14365 )
  );
  X_BUF   \DataPath/RegFile/mux6_7/DataPath/RegFile/mux6_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [15]),
    .O(\DataPath/reg_val1<15>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X11Y65" ))
  \DataPath/RegFile/mux6_2_f7  (
    .IA(\DataPath/RegFile/mux6_4_4891 ),
    .IB(\DataPath/RegFile/mux6_3_4904 ),
    .O(\DataPath/reg_val1 [15]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y65" ),
    .INIT ( 64'hFBEAD9C873625140 ))
  \DataPath/RegFile/mux6_4  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux6_92_14768 ),
    .ADR5(\DataPath/RegFile/mux6_10_14769 ),
    .ADR2(\DataPath/RegFile/mux6_91_14770 ),
    .ADR3(\DataPath/RegFile/mux6_82_15233 ),
    .O(\DataPath/RegFile/mux6_4_4891 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y65" ),
    .INIT ( 64'hE4FFE4AAE455E400 ))
  \DataPath/RegFile/mux6_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR5(\DataPath/RegFile/mux6_81_14761 ),
    .ADR2(\DataPath/RegFile/mux6_9_14766 ),
    .ADR1(\DataPath/RegFile/mux6_8_14767 ),
    .ADR4(\DataPath/RegFile/mux6_7_15234 ),
    .O(\DataPath/RegFile/mux6_3_4904 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y65" ),
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \DataPath/RegFile/mux6_7  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_18_15_14765 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_15_13330 ),
    .ADR3(\DataPath/RegFile/reg_bank_17_15_13813 ),
    .ADR1(\DataPath/RegFile/reg_bank_16_15_13539 ),
    .O(\DataPath/RegFile/mux6_7_15234 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y65" ),
    .INIT ( 64'hCFC0AFAFCFC0A0A0 ))
  \DataPath/RegFile/mux6_82  (
    .ADR2(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_2_15_13501 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_15_0 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_15_14748 ),
    .ADR5(\DataPath/RegFile/reg_bank_0_15_14224 ),
    .O(\DataPath/RegFile/mux6_82_15233 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_3  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_3/IN ),
    .O(\DataPath/RegFile/reg_bank_17_3_13841 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_2  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_2/IN ),
    .O(\DataPath/RegFile/reg_bank_17_2_14947 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_1  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_1/IN ),
    .O(\DataPath/RegFile/reg_bank_17_1_14520 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y70" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux54_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_22_2_15063 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_2_13911 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_2_15064 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_2_15065 ),
    .O(\DataPath/RegFile/mux54_8_15062 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_0  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_0/IN ),
    .O(\DataPath/RegFile/reg_bank_17_0_13770 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y70" ),
    .INIT ( 64'hAAC0AAF0B8C0AAF0 ))
  \DataPath/BranchControl/m5/Mmux_f581_SW0  (
    .ADR3(br_op[0]),
    .ADR0(func[4]),
    .ADR1(br_op[2]),
    .ADR4(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\DataPath/BranchControl/pc_plus4<6>_0 ),
    .O(N81)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_15  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_15/IN ),
    .O(\DataPath/RegFile/reg_bank_2_15_13501 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y73" ),
    .INIT ( 64'hDDFCCCFCDDFCCCFC ))
  \DataPath/RegWriteMux/Mmux_f64  (
    .ADR5(1'b1),
    .ADR1(\DataPath/ALU/m3/Mmux_f61 ),
    .ADR3(alu_op[2]),
    .ADR2(\DataPath/RegWriteMux/Mmux_f62_14980 ),
    .ADR0(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f61_14981 ),
    .O(\DataPath/RegWriteMux/Mmux_f63_15238 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_14  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_14/CLK ),
    .I(\DataPath/write_reg_data [14]),
    .O(\DataPath/RegFile/reg_bank_2_14_13497 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y73" ),
    .INIT ( 64'h55D800D855880088 ))
  \DataPath/RegWriteMux/Mmux_f65  (
    .ADR3(reg_write_mux_ctrl[1]),
    .ADR0(reg_write_mux_ctrl[0]),
    .ADR1(\DataPath/mem_out [14]),
    .ADR2(\DataPath/BranchControl/pc_plus4<14>_0 ),
    .ADR5(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f63_15238 ),
    .O(\DataPath/write_reg_data [14])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_13  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_13/IN ),
    .O(\DataPath/RegFile/reg_bank_2_13_13493 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_12  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_12/IN ),
    .O(\DataPath/RegFile/reg_bank_2_12_13489 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y69" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_3  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_3/IN ),
    .O(\DataPath/RegFile/reg_bank_2_3_13836 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y69" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_2  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_2/IN ),
    .O(\DataPath/RegFile/reg_bank_2_2_14610 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y69" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_1  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_1/IN ),
    .O(\DataPath/RegFile/reg_bank_2_1_14516 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y69" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_0  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_0/IN ),
    .O(\DataPath/RegFile/reg_bank_2_0_13765 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y69" ),
    .INIT ( 64'hFA0AFA0AFCFC0C0C ))
  \DataPath/RegFile/mux57_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_6_3_13483 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_3_13921 ),
    .ADR4(\DataPath/RegFile/reg_bank_5_3_13640 ),
    .ADR1(\DataPath/RegFile/reg_bank_4_3_0 ),
    .O(\DataPath/RegFile/mux57_91_13846 )
  );
  X_BUF   \DataPath/RegFile/mux43_7/DataPath/RegFile/mux43_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [1]),
    .O(\DataPath/reg_val2<1>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X11Y64" ))
  \DataPath/RegFile/mux43_2_f7  (
    .IA(\DataPath/RegFile/mux43_4_4861 ),
    .IB(\DataPath/RegFile/mux43_3_4874 ),
    .O(\DataPath/reg_val2 [1]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y64" ),
    .INIT ( 64'hFCEEFC2230EE3022 ))
  \DataPath/RegFile/mux43_4  (
    .ADR3(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux43_92_14524 ),
    .ADR5(\DataPath/RegFile/mux43_10_14509 ),
    .ADR4(\DataPath/RegFile/mux43_91_14525 ),
    .ADR0(\DataPath/RegFile/mux43_82_15231 ),
    .O(\DataPath/RegFile/mux43_4_4861 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y64" ),
    .INIT ( 64'hFA50DDDDFA508888 ))
  \DataPath/RegFile/mux43_3  (
    .ADR4(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux43_81_14515 ),
    .ADR3(\DataPath/RegFile/mux43_9_14522 ),
    .ADR1(\DataPath/RegFile/mux43_8_14523 ),
    .ADR5(\DataPath/RegFile/mux43_7_15232 ),
    .O(\DataPath/RegFile/mux43_3_4874 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y64" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux43_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_1_14519 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_1_13334 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_1_14520 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_1_14521 ),
    .O(\DataPath/RegFile/mux43_7_15232 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y64" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux43_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_2_1_14516 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_1_14517 ),
    .ADR2(\DataPath/RegFile/reg_bank_1_1_14518 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_1_14485 ),
    .O(\DataPath/RegFile/mux43_82_15231 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_18_3/DataPath/RegFile/reg_bank_18_3_AMUX_Delay  (
    .I(br_op[1]),
    .O(\br_op<1>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y68" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_3  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_3/IN ),
    .O(\DataPath/RegFile/reg_bank_18_3_13840 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y68" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_2  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_2/IN ),
    .O(\DataPath/RegFile/reg_bank_18_2_14973 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y68" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux11_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_6_1_13477 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_1_13961 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_1_13638 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_1_0 ),
    .O(\DataPath/RegFile/mux11_91_15070 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y68" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_1  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_1/IN ),
    .O(\DataPath/RegFile/reg_bank_18_1_14519 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y68" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_0  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_0/IN ),
    .O(\DataPath/RegFile/reg_bank_18_0_13769 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y68" ),
    .INIT ( 64'h0000CC000000CC00 ))
  \ControlUnit/br_op<2>11  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(opcode[4]),
    .ADR3(opcode[5]),
    .ADR1(opcode[3]),
    .ADR5(1'b1),
    .O(\ControlUnit/br_op<2>1_13011 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X11Y68" ),
    .INIT ( 32'h00008800 ))
  \ControlUnit/br_op<4>1  (
    .ADR2(1'b1),
    .ADR0(opcode[2]),
    .ADR4(opcode[4]),
    .ADR3(opcode[5]),
    .ADR1(opcode[3]),
    .O(br_op[1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y78" ),
    .INIT ( 64'hFC30DC10FC30D490 ))
  \DataPath/BranchControl/m5/Mmux_f61_SW0  (
    .ADR1(br_op[0]),
    .ADR3(\DataPath/instruction [9]),
    .ADR4(br_op[2]),
    .ADR0(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\DataPath/BranchControl/pc_plus4<11>_0 ),
    .O(N78)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y78" ),
    .INIT ( 64'hF8E8FCFC08480C0C ))
  \DataPath/BranchControl/m5/Mmux_f81_SW0  (
    .ADR2(br_op[0]),
    .ADR5(\DataPath/instruction [10]),
    .ADR0(br_op[2]),
    .ADR4(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(\DataPath/BranchControl/pc_plus4<12>_0 ),
    .O(N66)
  );
  X_BUF   \DataPath/RegFile/_n5301_inv/DataPath/RegFile/_n5301_inv_CMUX_Delay  (
    .I(\DataPath/RegFile/_n12981_inv322_pack_8 ),
    .O(\DataPath/RegFile/_n12981_inv322_12989 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y48" ),
    .INIT ( 64'hEAC0AA00C0C00000 ))
  \DataPath/RegFile/_n5301_inv321  (
    .ADR3(\DataPath/RegFile/_n12981_inv321 ),
    .ADR5(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [25]),
    .ADR4(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [20]),
    .ADR2(\DataPath/RegFile/_n12981_inv322_12989 ),
    .O(\DataPath/RegFile/_n5301_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y48" ),
    .INIT ( 64'h0000800000008000 ))
  \DataPath/RegFile/_n12021_inv3211  (
    .ADR3(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [18]),
    .ADR2(\reg_write<1>_0 ),
    .ADR4(reg_write[0]),
    .ADR1(\DataPath/instruction [16]),
    .ADR5(1'b1),
    .O(\DataPath/RegFile/_n12021_inv321_13071 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y48" ),
    .INIT ( 32'h00000080 ))
  \DataPath/RegFile/_n12981_inv3221  (
    .ADR3(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [18]),
    .ADR2(\reg_write<1>_0 ),
    .ADR4(reg_write[0]),
    .ADR1(\DataPath/instruction [16]),
    .O(\DataPath/RegFile/_n12981_inv322_pack_8 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y48" ),
    .INIT ( 64'hAAAFAAAAAAAAAAAA ))
  \ControlUnit/reg_write<2>1  (
    .ADR1(1'b1),
    .ADR0(reg_write_mux_ctrl[1]),
    .ADR5(opcode[0]),
    .ADR3(opcode[1]),
    .ADR2(opcode[2]),
    .ADR4(\ControlUnit/br_op<2>1_13011 ),
    .O(reg_write[0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y48" ),
    .INIT ( 64'h000000AA0C0C0CAE ))
  \DataPath/RegFile/_n16821_inv321  (
    .ADR3(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [25]),
    .ADR0(\DataPath/RegFile/_n12981_inv321 ),
    .ADR1(\DataPath/RegFile/_n12981_inv322_12989 ),
    .ADR2(\DataPath/instruction [19]),
    .ADR5(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n16821_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y77" ),
    .INIT ( 64'hFDFC0100FDF40900 ))
  \DataPath/BranchControl/m5/Mmux_f181_SW1  (
    .ADR4(\DataPath/instruction [15]),
    .ADR1(br_op[0]),
    .ADR0(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(br_op[2]),
    .ADR3(\DataPath/BranchControl/pc_plus4<17>_0 ),
    .O(N127)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y77" ),
    .INIT ( 64'hEFEF0141EEAE0000 ))
  \DataPath/BranchControl/m5/Mmux_f121_SW1  (
    .ADR4(\DataPath/instruction [12]),
    .ADR1(br_op[0]),
    .ADR2(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR0(br_op[2]),
    .ADR5(\DataPath/BranchControl/pc_plus4<14>_0 ),
    .O(N136)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y74" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_3  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_3/IN ),
    .O(\DataPath/RegFile/reg_bank_21_3_15028 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y74" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_2  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_2/IN ),
    .O(\DataPath/RegFile/reg_bank_21_2_15064 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y74" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_1  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_1/IN ),
    .O(\DataPath/RegFile/reg_bank_21_1_14918 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y74" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_0  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_0/IN ),
    .O(\DataPath/RegFile/reg_bank_21_0_14398 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y75" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_3  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_3/IN ),
    .O(\DataPath/RegFile/reg_bank_22_3_15027 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y75" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_2  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_2/IN ),
    .O(\DataPath/RegFile/reg_bank_22_2_15063 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y75" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_1  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_1/IN ),
    .O(\DataPath/RegFile/reg_bank_22_1_14917 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y75" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_0  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_0/IN ),
    .O(\DataPath/RegFile/reg_bank_22_0_14397 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y75" ),
    .INIT ( 64'hAAAEAAA2F3F30000 ))
  \DataPath/BranchControl/m5/Mmux_f161_SW0  (
    .ADR5(br_op[0]),
    .ADR0(\DataPath/instruction [14]),
    .ADR2(br_op[2]),
    .ADR1(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR4(\DataPath/BranchControl/pc_plus4<16>_0 ),
    .O(N129)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y47" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux17_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_26_25_13973 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_25_13974 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_25_13781 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_25_13975 ),
    .O(\DataPath/RegFile/mux17_81_14477 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y92" ),
    .INIT ( 64'hFC00FE02F808FE02 ))
  \DataPath/BranchControl/m5/Mmux_f221_SW1  (
    .ADR3(\DataPath/instruction [17]),
    .ADR1(br_op[0]),
    .ADR4(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(br_op[2]),
    .ADR0(\DataPath/BranchControl/pc_plus4<19>_0 ),
    .O(N121)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y92" ),
    .INIT ( 64'hEEEECE8E22220282 ))
  \DataPath/BranchControl/m5/Mmux_f221_SW0  (
    .ADR1(br_op[0]),
    .ADR5(\DataPath/instruction [17]),
    .ADR4(br_op[2]),
    .ADR2(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR0(\DataPath/BranchControl/pc_plus4<19>_0 ),
    .O(N120)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y44" ),
    .INIT ( 64'hECA0A0A0CC000000 ))
  \DataPath/RegFile/_n5781_inv321  (
    .ADR1(\DataPath/RegFile/_n13461_inv321 ),
    .ADR3(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [25]),
    .ADR0(\DataPath/instruction [19]),
    .ADR5(\DataPath/instruction [20]),
    .ADR2(\DataPath/RegFile/_n13461_inv322_12986 ),
    .O(\DataPath/RegFile/_n5781_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y76" ),
    .INIT ( 64'hAAF0AA30AAF0E230 ))
  \DataPath/BranchControl/m5/Mmux_f141_SW0  (
    .ADR3(br_op[0]),
    .ADR0(\DataPath/instruction [13]),
    .ADR4(br_op[2]),
    .ADR1(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\DataPath/BranchControl/pc_plus4<15>_0 ),
    .O(N132)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y76" ),
    .INIT ( 64'hB8BCBBBB88808888 ))
  \DataPath/BranchControl/m5/Mmux_f121_SW0  (
    .ADR1(br_op[0]),
    .ADR0(\DataPath/instruction [12]),
    .ADR2(br_op[2]),
    .ADR4(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR5(\DataPath/BranchControl/pc_plus4<14>_0 ),
    .O(N135)
  );
  X_BUF   \DataPath/RegFile/_n12981_inv321/DataPath/RegFile/_n12981_inv321_CMUX_Delay  (
    .I(\DataPath/RegFile/_n13461_inv321_pack_5 ),
    .O(\DataPath/RegFile/_n13461_inv321 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y46" ),
    .INIT ( 64'h0400000004000000 ))
  \DataPath/RegFile/_n12981_inv3211  (
    .ADR4(\DataPath/instruction [21]),
    .ADR3(reg_write[0]),
    .ADR1(\DataPath/instruction [23]),
    .ADR0(\DataPath/instruction [22]),
    .ADR2(\reg_write<1>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/RegFile/_n12981_inv321 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y46" ),
    .INIT ( 32'h00000400 ))
  \DataPath/RegFile/_n13461_inv3211  (
    .ADR4(\DataPath/instruction [21]),
    .ADR3(reg_write[0]),
    .ADR1(\DataPath/instruction [23]),
    .ADR0(\DataPath/instruction [22]),
    .ADR2(\reg_write<1>_0 ),
    .O(\DataPath/RegFile/_n13461_inv321_pack_5 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y46" ),
    .INIT ( 64'h00F088F800008888 ))
  \DataPath/RegFile/_n9141_inv321  (
    .ADR0(\DataPath/instruction [20]),
    .ADR4(\DataPath/instruction [19]),
    .ADR1(\DataPath/RegFile/_n12981_inv322_12989 ),
    .ADR5(\DataPath/RegFile/_n12981_inv321 ),
    .ADR2(\DataPath/instruction [25]),
    .ADR3(\DataPath/instruction [24]),
    .O(\DataPath/RegFile/_n9141_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y46" ),
    .INIT ( 64'h0A0ACE0A0000CC00 ))
  \DataPath/RegFile/_n9621_inv321  (
    .ADR5(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [19]),
    .ADR0(\DataPath/RegFile/_n13461_inv322_12986 ),
    .ADR1(\DataPath/RegFile/_n13461_inv321 ),
    .ADR3(\DataPath/instruction [25]),
    .ADR4(\DataPath/instruction [24]),
    .O(\DataPath/RegFile/_n9621_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y91" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_21  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_21/CLK ),
    .I(\DataPath/pc_new [21]),
    .O(\DataPath/ProgramCounter/pc [21]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y91" ),
    .INIT ( 64'hFFF6FF90F6F69090 ))
  \DataPath/BranchControl/m5/Mmux_f281  (
    .ADR1(\DataPath/carry ),
    .ADR0(br_op[3]),
    .ADR2(N114),
    .ADR4(N115),
    .ADR3(\DataPath/reg_val1<21>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [21])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y91" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_20  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_20/CLK ),
    .I(\DataPath/pc_new [20]),
    .O(\DataPath/ProgramCounter/pc [20]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y91" ),
    .INIT ( 64'hFDFEECDCF5FAA050 ))
  \DataPath/BranchControl/m5/Mmux_f261  (
    .ADR3(\DataPath/carry ),
    .ADR0(br_op[3]),
    .ADR2(N117),
    .ADR4(N118),
    .ADR1(\DataPath/reg_val1<20>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [20])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y91" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_19  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_19/CLK ),
    .I(\DataPath/pc_new [19]),
    .O(\DataPath/ProgramCounter/pc [19]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y91" ),
    .INIT ( 64'hFCCCFAAAFAAAFCCC ))
  \DataPath/BranchControl/m5/Mmux_f221  (
    .ADR5(\DataPath/carry ),
    .ADR4(br_op[3]),
    .ADR1(N120),
    .ADR0(N121),
    .ADR2(\DataPath/reg_val1<19>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [19])
  );
  X_FF #(
    .LOC ( "SLICE_X11Y91" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_18  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_18/CLK ),
    .I(\DataPath/pc_new [18]),
    .O(\DataPath/ProgramCounter/pc [18]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y91" ),
    .INIT ( 64'hFEFCAE0CEFCFEAC0 ))
  \DataPath/BranchControl/m5/Mmux_f201  (
    .ADR5(\DataPath/carry ),
    .ADR2(br_op[3]),
    .ADR4(N123),
    .ADR1(N124),
    .ADR0(\DataPath/reg_val1<18>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y45" ),
    .INIT ( 64'hEAC0C0C0AA000000 ))
  \DataPath/RegFile/_n7221_inv321  (
    .ADR0(\DataPath/RegFile/_n11061_inv321 ),
    .ADR3(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [25]),
    .ADR2(\DataPath/instruction [19]),
    .ADR5(\DataPath/instruction [20]),
    .ADR1(\DataPath/RegFile/_n11061_inv322_12995 ),
    .O(\DataPath/RegFile/_n7221_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_27  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_27/IN ),
    .O(\DataPath/RegFile/reg_bank_25_27_13783 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_26  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_26/IN ),
    .O(\DataPath/RegFile/reg_bank_25_26_13782 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y50" ),
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \DataPath/RegFile/mux53_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_6_29_13995 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_29_14533 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_29_14534 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_29_14532 ),
    .O(\DataPath/RegFile/mux53_91_14788 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_25  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_25/IN ),
    .O(\DataPath/RegFile/reg_bank_25_25_13781 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y50" ),
    .INIT ( 64'hF5A0F5A0DDDD8888 ))
  \DataPath/RegFile/mux21_91  (
    .ADR0(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_6_29_13995 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_29_14533 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_29_14534 ),
    .ADR4(\DataPath/RegFile/reg_bank_4_29_14532 ),
    .O(\DataPath/RegFile/mux21_91_14508 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_24  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_24/IN ),
    .O(\DataPath/RegFile/reg_bank_25_24_13780 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y50" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/RegFile/mux39_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_14_16_14915 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_16_14916 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_16_14772 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_16_14714 ),
    .O(\DataPath/RegFile/mux39_10_14914 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_31  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_31/IN ),
    .O(\DataPath/RegFile/reg_bank_10_31_13607 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_30  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_30/IN ),
    .O(\DataPath/RegFile/reg_bank_10_30_14202 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_29  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_29/IN ),
    .O(\DataPath/RegFile/reg_bank_10_29_14258 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_28  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_28/IN ),
    .O(\DataPath/RegFile/reg_bank_10_28_14257 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y49" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux10_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_30_19_14574 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_19_13875 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_19_15007 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_19_15008 ),
    .O(\DataPath/RegFile/mux10_9_15006 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_19  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_19/IN ),
    .O(\DataPath/RegFile/reg_bank_30_19_14574 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y51" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux39_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_30_16_14196 ),
    .ADR0(\DataPath/RegFile/reg_bank_31_16_13872 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_16_14197 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_16_14198 ),
    .O(\DataPath/RegFile/mux39_9_14195 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_18  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_18/IN ),
    .O(\DataPath/RegFile/reg_bank_30_18_14573 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y51" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/RegFile/mux52_92  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_10_28_14257 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_28_14881 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_28_14118 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_28_14882 ),
    .O(\DataPath/RegFile/mux52_92_15155 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_17  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_17/IN ),
    .O(\DataPath/RegFile/reg_bank_30_17_14572 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y51" ),
    .INIT ( 64'hFEF45E54AEA40E04 ))
  \DataPath/RegFile/mux55_92  (
    .ADR0(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_10_30_14202 ),
    .ADR4(\DataPath/RegFile/reg_bank_11_30_14203 ),
    .ADR5(\DataPath/RegFile/reg_bank_9_30_14154 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_30_14204 ),
    .O(\DataPath/RegFile/mux55_92_14977 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_16  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_16/IN ),
    .O(\DataPath/RegFile/reg_bank_30_16_14196 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y51" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux49_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_10_25_14016 ),
    .ADR0(\DataPath/RegFile/reg_bank_11_25_14017 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_25_14018 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_25_14019 ),
    .O(\DataPath/RegFile/mux49_92_13983 )
  );
  X_BUF   \DataPath/RegFile/mux31_7/DataPath/RegFile/mux31_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [9]),
    .O(\DataPath/reg_val1<9>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y58" ))
  \DataPath/RegFile/mux31_2_f7  (
    .IA(\DataPath/RegFile/mux31_4_5477 ),
    .IB(\DataPath/RegFile/mux31_3_5490 ),
    .O(\DataPath/reg_val1 [9]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y58" ),
    .INIT ( 64'hFFCCF0AA00CCF0AA ))
  \DataPath/RegFile/mux31_4  (
    .ADR4(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR1(\DataPath/RegFile/mux31_92_15128 ),
    .ADR5(\DataPath/RegFile/mux31_10_15125 ),
    .ADR2(\DataPath/RegFile/mux31_91_15129 ),
    .ADR0(\DataPath/RegFile/mux31_82_15241 ),
    .O(\DataPath/RegFile/mux31_4_5477 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y58" ),
    .INIT ( 64'hFAEE50EEFA445044 ))
  \DataPath/RegFile/mux31_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR5(\DataPath/RegFile/mux31_81_15126 ),
    .ADR4(\DataPath/RegFile/mux31_9_14723 ),
    .ADR2(\DataPath/RegFile/mux31_8_14722 ),
    .ADR1(\DataPath/RegFile/mux31_7_15242 ),
    .O(\DataPath/RegFile/mux31_3_5490 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y58" ),
    .INIT ( 64'hCCFFCC00AAF0AAF0 ))
  \DataPath/RegFile/mux31_7  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_18_9_14979 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_9_13340 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_9_14948 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_9_14829 ),
    .O(\DataPath/RegFile/mux31_7_15242 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y58" ),
    .INIT ( 64'hFFF000F0CCAACCAA ))
  \DataPath/RegFile/mux31_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_2_9_14613 ),
    .ADR4(\DataPath/RegFile/reg_bank_3_9_15127 ),
    .ADR1(\DataPath/RegFile/reg_bank_1_9_14653 ),
    .ADR0(\DataPath/RegFile/reg_bank_0_9_14495 ),
    .O(\DataPath/RegFile/mux31_82_15241 )
  );
  X_BUF   \DataPath/RegFile/mux37_7/DataPath/RegFile/mux37_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [14]),
    .O(\DataPath/reg_val2<14>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y59" ))
  \DataPath/RegFile/mux37_2_f7  (
    .IA(\DataPath/RegFile/mux37_4_5507 ),
    .IB(\DataPath/RegFile/mux37_3_5520 ),
    .O(\DataPath/reg_val2 [14]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y59" ),
    .INIT ( 64'hFE3EF232CE0EC202 ))
  \DataPath/RegFile/mux37_4  (
    .ADR2(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR5(\DataPath/RegFile/mux37_92_14672 ),
    .ADR3(\DataPath/RegFile/mux37_10_14664 ),
    .ADR4(\DataPath/RegFile/mux37_91_14673 ),
    .ADR0(\DataPath/RegFile/mux37_82_15243 ),
    .O(\DataPath/RegFile/mux37_4_5507 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y59" ),
    .INIT ( 64'hFEAE5E0EF4A45404 ))
  \DataPath/RegFile/mux37_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR2(\DataPath/instruction [18]),
    .ADR5(\DataPath/RegFile/mux37_81_14665 ),
    .ADR4(\DataPath/RegFile/mux37_9_14387 ),
    .ADR3(\DataPath/RegFile/mux37_8_14383 ),
    .ADR1(\DataPath/RegFile/mux37_7_15244 ),
    .O(\DataPath/RegFile/mux37_3_5520 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y59" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux37_7  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_14_13532 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_14_13329 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_14_13533 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_14_13528 ),
    .O(\DataPath/RegFile/mux37_7_15244 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y59" ),
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \DataPath/RegFile/mux37_82  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_2_14_13497 ),
    .ADR2(\DataPath/RegFile/reg_bank_3_14_0 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_14_13530 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_14_13531 ),
    .O(\DataPath/RegFile/mux37_82_15243 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y53" ),
    .INIT ( 64'hAAFFCCF0AA00CCF0 ))
  \DataPath/RegFile/mux21_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR5(\DataPath/RegFile/reg_bank_10_29_14258 ),
    .ADR0(\DataPath/RegFile/reg_bank_11_29_14535 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_29_14123 ),
    .ADR2(\DataPath/RegFile/reg_bank_8_29_14536 ),
    .O(\DataPath/RegFile/mux21_92_14507 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y55" ),
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \DataPath/RegFile/mux42_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_30_19_14574 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_19_13875 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_19_15007 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_19_15008 ),
    .O(\DataPath/RegFile/mux42_9_15101 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y55" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux41_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_10_18_14250 ),
    .ADR0(\DataPath/RegFile/reg_bank_11_18_14704 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_18_14134 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_18_14705 ),
    .O(\DataPath/RegFile/mux41_92_14695 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y55" ),
    .INIT ( 64'hCFCFC0C0FA0AFA0A ))
  \DataPath/RegFile/mux41_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR4(\DataPath/RegFile/reg_bank_14_18_14675 ),
    .ADR1(\DataPath/RegFile/reg_bank_15_18_14676 ),
    .ADR3(\DataPath/RegFile/reg_bank_13_18_14677 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_18_14678 ),
    .O(\DataPath/RegFile/mux41_10_14674 )
  );
  X_BUF   \DataPath/RegFile/mux1_7/DataPath/RegFile/mux1_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [10]),
    .O(\DataPath/reg_val1<10>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y57" ))
  \DataPath/RegFile/mux1_2_f7  (
    .IA(\DataPath/RegFile/mux1_4_5447 ),
    .IB(\DataPath/RegFile/mux1_3_5460 ),
    .O(\DataPath/reg_val1 [10]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y57" ),
    .INIT ( 64'hFDF8ADA85D580D08 ))
  \DataPath/RegFile/mux1_4  (
    .ADR0(\DataPath/instruction [24]),
    .ADR2(\DataPath/instruction [23]),
    .ADR1(\DataPath/RegFile/mux1_92_15018 ),
    .ADR5(\DataPath/RegFile/mux1_10_15019 ),
    .ADR4(\DataPath/RegFile/mux1_91_15020 ),
    .ADR3(\DataPath/RegFile/mux1_82_15239 ),
    .O(\DataPath/RegFile/mux1_4_5447 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y57" ),
    .INIT ( 64'hFEF4AEA45E540E04 ))
  \DataPath/RegFile/mux1_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR2(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux1_81_15016 ),
    .ADR5(\DataPath/RegFile/mux1_9_13657 ),
    .ADR4(\DataPath/RegFile/mux1_8_13652 ),
    .ADR1(\DataPath/RegFile/mux1_7_15240 ),
    .O(\DataPath/RegFile/mux1_3_5460 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y57" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux1_7  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_18_10_14839 ),
    .ADR2(\DataPath/RegFile/reg_bank_19_10_13325 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_10_13796 ),
    .ADR1(\DataPath/RegFile/reg_bank_16_10_13519 ),
    .O(\DataPath/RegFile/mux1_7_15240 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y57" ),
    .INIT ( 64'hFFCA0FCAF0CA00CA ))
  \DataPath/RegFile/mux1_82  (
    .ADR2(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_2_10_13481 ),
    .ADR4(\DataPath/RegFile/reg_bank_3_10_15017 ),
    .ADR5(\DataPath/RegFile/reg_bank_1_10_14747 ),
    .ADR0(\DataPath/RegFile/reg_bank_0_10_14221 ),
    .O(\DataPath/RegFile/mux1_82_15239 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_10  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_10/IN ),
    .O(\DataPath/RegFile/reg_bank_20_10_13656 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y60" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux57_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_10_3_13923 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_3_13924 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_3_13925 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_3_13789 ),
    .O(\DataPath/RegFile/mux57_92_13845 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_9  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_9/IN ),
    .O(\DataPath/RegFile/reg_bank_20_9_13955 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_8  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_8/IN ),
    .O(\DataPath/RegFile/reg_bank_20_8_14701 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y60" ),
    .INIT ( 64'hAFAAEEEEAFAAEEEE ))
  \DataPath/RegWriteMux/Mmux_f307  (
    .ADR5(1'b1),
    .ADR0(\DataPath/ALU/m3/Mmux_f61 ),
    .ADR4(alu_op[2]),
    .ADR1(\DataPath/RegWriteMux/Mmux_f30 ),
    .ADR2(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f305_14475 ),
    .O(\DataPath/RegWriteMux/Mmux_f306_15245 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_7  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_7/CLK ),
    .I(\DataPath/write_reg_data [7]),
    .O(\DataPath/RegFile/reg_bank_20_7_14645 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y60" ),
    .INIT ( 64'h5500EAEA55004040 ))
  \DataPath/RegWriteMux/Mmux_f308  (
    .ADR4(reg_write_mux_ctrl[1]),
    .ADR0(reg_write_mux_ctrl[0]),
    .ADR5(\DataPath/mem_out [7]),
    .ADR1(\DataPath/BranchControl/pc_plus4<7>_0 ),
    .ADR2(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f306_15245 ),
    .O(\DataPath/write_reg_data [7])
  );
  X_FF #(
    .LOC ( "SLICE_X10Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_11  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_11/IN ),
    .O(\DataPath/RegFile/reg_bank_17_11_13797 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_10  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_10/IN ),
    .O(\DataPath/RegFile/reg_bank_17_10_13796 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_9  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_9/IN ),
    .O(\DataPath/RegFile/reg_bank_17_9_14948 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y56" ),
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \DataPath/RegFile/mux41_9  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_30_18_14573 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_18_13874 ),
    .ADR2(\DataPath/RegFile/reg_bank_29_18_15056 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_18_15109 ),
    .O(\DataPath/RegFile/mux41_9_14693 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_8  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_8/IN ),
    .O(\DataPath/RegFile/reg_bank_17_8_13676 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y56" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux41_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_22_18_15107 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_18_15108 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_18_14753 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_18_15009 ),
    .O(\DataPath/RegFile/mux41_8_14694 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_3  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_3/IN ),
    .O(\DataPath/RegFile/reg_bank_8_3_13789 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y61" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux43_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_26_1_13704 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_1_14184 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_1_13586 ),
    .ADR1(\DataPath/RegFile/reg_bank_24_1_14000 ),
    .O(\DataPath/RegFile/mux43_81_14515 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_2  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_2/IN ),
    .O(\DataPath/RegFile/reg_bank_8_2_13788 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y61" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux11_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_10_1_14548 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_1_14549 ),
    .ADR0(\DataPath/RegFile/reg_bank_9_1_14090 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_1_15246 ),
    .O(\DataPath/RegFile/mux11_92_15069 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_1  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_1/IN ),
    .O(\DataPath/RegFile/reg_bank_8_1_15246 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y61" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/RegFile/mux43_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_14_1_14510 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_1_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_1_14512 ),
    .ADR1(\DataPath/RegFile/reg_bank_12_1_14513 ),
    .O(\DataPath/RegFile/mux43_10_14509 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_0  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_0/IN ),
    .O(\DataPath/RegFile/reg_bank_8_0_13787 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y61" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/RegFile/mux43_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_10_1_14548 ),
    .ADR0(\DataPath/RegFile/reg_bank_11_1_14549 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_1_14090 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_1_15246 ),
    .O(\DataPath/RegFile/mux43_92_14524 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_31  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_31/IN ),
    .O(\DataPath/RegFile/reg_bank_8_31_13610 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_30  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_30/IN ),
    .O(\DataPath/RegFile/reg_bank_8_30_14204 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_29  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_29/IN ),
    .O(\DataPath/RegFile/reg_bank_8_29_14536 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_28  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_28/IN ),
    .O(\DataPath/RegFile/reg_bank_8_28_14882 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y52" ),
    .INIT ( 64'hEE22F3F3EE22C0C0 ))
  \DataPath/RegFile/mux52_81  (
    .ADR4(\DataPath/instruction [17]),
    .ADR1(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_26_28_14838 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_28_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_25_28_13784 ),
    .ADR5(\DataPath/RegFile/reg_bank_24_28_14568 ),
    .O(\DataPath/RegFile/mux52_81_15152 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_3  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_3/IN ),
    .O(\DataPath/RegFile/reg_bank_3_3_13837 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_2  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_2/IN ),
    .O(\DataPath/RegFile/reg_bank_3_2_15041 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_1  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_1/IN ),
    .O(\DataPath/RegFile/reg_bank_3_1_14517 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y67" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux43_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_22_1_14917 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_1_13910 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_1_14918 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_1_14919 ),
    .O(\DataPath/RegFile/mux43_8_14523 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_0  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_0/IN ),
    .O(\DataPath/RegFile/reg_bank_3_0_13766 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y67" ),
    .INIT ( 64'hEE22EE22FCFC3030 ))
  \DataPath/RegFile/mux_8  (
    .ADR5(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_22_0_14397 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_0_0 ),
    .ADR4(\DataPath/RegFile/reg_bank_21_0_14398 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_0_14399 ),
    .O(\DataPath/RegFile/mux_8_13773 )
  );
  X_BUF   \DataPath/RegFile/mux22_7/DataPath/RegFile/mux22_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [2]),
    .O(\DataPath/reg_val1<2>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y69" ))
  \DataPath/RegFile/mux22_2_f7  (
    .IA(\DataPath/RegFile/mux22_4_5793 ),
    .IB(\DataPath/RegFile/mux22_3_5806 ),
    .O(\DataPath/reg_val1 [2]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y69" ),
    .INIT ( 64'hAAFFCCF0AA00CCF0 ))
  \DataPath/RegFile/mux22_4  (
    .ADR4(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR5(\DataPath/RegFile/mux22_92_15044 ),
    .ADR0(\DataPath/RegFile/mux22_10_15035 ),
    .ADR1(\DataPath/RegFile/mux22_91_15045 ),
    .ADR2(\DataPath/RegFile/mux22_82_15253 ),
    .O(\DataPath/RegFile/mux22_4_5793 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y69" ),
    .INIT ( 64'hFBCB3B0BF8C83808 ))
  \DataPath/RegFile/mux22_3  (
    .ADR2(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux22_81_15040 ),
    .ADR4(\DataPath/RegFile/mux22_9_15042 ),
    .ADR0(\DataPath/RegFile/mux22_8_15043 ),
    .ADR5(\DataPath/RegFile/mux22_7_15254 ),
    .O(\DataPath/RegFile/mux22_3_5806 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y69" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux22_7  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_18_2_14973 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_2_13335 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_2_14947 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_2_14827 ),
    .O(\DataPath/RegFile/mux22_7_15254 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y69" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux22_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_2_2_14610 ),
    .ADR3(\DataPath/RegFile/reg_bank_3_2_15041 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_2_14651 ),
    .ADR2(\DataPath/RegFile/reg_bank_0_2_14486 ),
    .O(\DataPath/RegFile/mux22_82_15253 )
  );
  X_BUF   \DataPath/RegFile/mux4_7/DataPath/RegFile/mux4_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [13]),
    .O(\DataPath/reg_val1<13>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y62" ))
  \DataPath/RegFile/mux4_2_f7  (
    .IA(\DataPath/RegFile/mux4_4_5606 ),
    .IB(\DataPath/RegFile/mux4_3_5619 ),
    .O(\DataPath/reg_val1 [13]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y62" ),
    .INIT ( 64'hF3C0F3C0EEEE2222 ))
  \DataPath/RegFile/mux4_4  (
    .ADR5(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux4_92_14966 ),
    .ADR2(\DataPath/RegFile/mux4_10_14967 ),
    .ADR4(\DataPath/RegFile/mux4_91_14968 ),
    .ADR0(\DataPath/RegFile/mux4_82_15247 ),
    .O(\DataPath/RegFile/mux4_4_5606 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y62" ),
    .INIT ( 64'hFCBB30BBFC883088 ))
  \DataPath/RegFile/mux4_3  (
    .ADR3(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux4_81_14963 ),
    .ADR4(\DataPath/RegFile/mux4_9_14964 ),
    .ADR0(\DataPath/RegFile/mux4_8_14965 ),
    .ADR5(\DataPath/RegFile/mux4_7_15248 ),
    .O(\DataPath/RegFile/mux4_3_5619 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y62" ),
    .INIT ( 64'hEEEE2222F3C0F3C0 ))
  \DataPath/RegFile/mux4_7  (
    .ADR5(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_18_13_14607 ),
    .ADR4(\DataPath/RegFile/reg_bank_19_13_13328 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_13_13799 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_13_13522 ),
    .O(\DataPath/RegFile/mux4_7_15248 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y62" ),
    .INIT ( 64'hFF33CC00E2E2E2E2 ))
  \DataPath/RegFile/mux4_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_2_13_13493 ),
    .ADR3(\DataPath/RegFile/reg_bank_3_13_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_1_13_14606 ),
    .ADR0(\DataPath/RegFile/reg_bank_0_13_14223 ),
    .O(\DataPath/RegFile/mux4_82_15247 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_14  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_14/IN ),
    .O(\DataPath/RegFile/reg_bank_18_14_13532 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_13  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_13/IN ),
    .O(\DataPath/RegFile/reg_bank_18_13_14607 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y64" ),
    .INIT ( 64'hFF5FF555AA0AA000 ))
  \DataPath/ALUInMux/Mmux_f301  (
    .ADR1(1'b1),
    .ADR0(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [7]),
    .ADR4(\DataPath/instruction [13]),
    .ADR5(\DataPath/reg_val2<7>_0 ),
    .O(\DataPath/alu_in2 [7])
  );
  X_FF #(
    .LOC ( "SLICE_X10Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_12  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_12/IN ),
    .O(\DataPath/RegFile/reg_bank_18_12_14241 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y64" ),
    .INIT ( 64'h55AAAA00D88D8DD8 ))
  \DataPath/RegWriteMux/Mmux_f301  (
    .ADR0(alu_op[0]),
    .ADR5(alu_op[1]),
    .ADR2(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c [3]),
    .ADR4(\DataPath/reg_val1<7>_0 ),
    .ADR3(\DataPath/alu_in2 [7]),
    .ADR1(\DataPath/ALU/complement<7>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f30 )
  );
  X_BUF   \DataPath/RegFile/mux22_8/DataPath/RegFile/mux22_8_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_23_3_5823 ),
    .O(\DataPath/RegFile/reg_bank_23_3_0 )
  );
  X_BUF   \DataPath/RegFile/mux22_8/DataPath/RegFile/mux22_8_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_23_2_pack_4 ),
    .O(\DataPath/RegFile/reg_bank_23_2_13911 )
  );
  X_BUF   \DataPath/RegFile/mux22_8/DataPath/RegFile/mux22_8_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_23_1_pack_3 ),
    .O(\DataPath/RegFile/reg_bank_23_1_13910 )
  );
  X_BUF   \DataPath/RegFile/mux22_8/DataPath/RegFile/mux22_8_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_23_0_5828 ),
    .O(\DataPath/RegFile/reg_bank_23_0_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_3  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_3/IN ),
    .O(\DataPath/RegFile/reg_bank_23_3_5823 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_2  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_2/IN ),
    .O(\DataPath/RegFile/reg_bank_23_2_pack_4 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y70" ),
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \DataPath/RegFile/mux22_8  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_22_2_15063 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_2_13911 ),
    .ADR3(\DataPath/RegFile/reg_bank_21_2_15064 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_2_15065 ),
    .O(\DataPath/RegFile/mux22_8_15043 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_1  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_1/IN ),
    .O(\DataPath/RegFile/reg_bank_23_1_pack_3 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y70" ),
    .INIT ( 64'hAACCFFF0AACC00F0 ))
  \DataPath/RegFile/mux11_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_22_1_14917 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_1_13910 ),
    .ADR5(\DataPath/RegFile/reg_bank_21_1_14918 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_1_14919 ),
    .O(\DataPath/RegFile/mux11_8_14939 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_0  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_0/IN ),
    .O(\DataPath/RegFile/reg_bank_23_0_5828 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y71" ),
    .INIT ( 64'h0000000000000001 ))
  \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>2  (
    .ADR4(\DataPath/reg_val1<19>_0 ),
    .ADR0(\DataPath/reg_val1<18>_0 ),
    .ADR1(\DataPath/reg_val1<20>_0 ),
    .ADR2(\DataPath/reg_val1<21>_0 ),
    .ADR3(\DataPath/reg_val1<22>_0 ),
    .ADR5(\DataPath/reg_val1<23>_0 ),
    .O(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>1_13707 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y75" ),
    .INIT ( 64'hAAAAB8AAAAAA00F0 ))
  \DataPath/BranchControl/m5/Mmux_f161_SW1  (
    .ADR0(\DataPath/instruction [14]),
    .ADR5(br_op[0]),
    .ADR3(\br_op<1>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR4(br_op[2]),
    .ADR2(\DataPath/BranchControl/pc_plus4<16>_0 ),
    .O(N130)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_3  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_3/IN ),
    .O(\DataPath/RegFile/reg_bank_11_3_13924 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_2  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_2/IN ),
    .O(\DataPath/RegFile/reg_bank_11_2_14635 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_1  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_1/IN ),
    .O(\DataPath/RegFile/reg_bank_11_1_14549 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y63" ),
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \DataPath/RegFile/mux25_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_10_3_13923 ),
    .ADR1(\DataPath/RegFile/reg_bank_11_3_13924 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_3_13925 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_3_13789 ),
    .O(\DataPath/RegFile/mux25_92_14662 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_0  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_0/IN ),
    .O(\DataPath/RegFile/reg_bank_11_0_13858 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y63" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux54_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_14_2_14884 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_2_14793 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_2_14864 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_2_14656 ),
    .O(\DataPath/RegFile/mux54_10_15133 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y76" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_17  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_17/CLK ),
    .I(\DataPath/pc_new [17]),
    .O(\DataPath/ProgramCounter/pc [17]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y76" ),
    .INIT ( 64'hFFFFACCAACCAACCA ))
  \DataPath/BranchControl/m5/Mmux_f181  (
    .ADR3(\DataPath/carry ),
    .ADR2(br_op[3]),
    .ADR0(N126),
    .ADR1(N127),
    .ADR4(\DataPath/reg_val1<17>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [17])
  );
  X_FF #(
    .LOC ( "SLICE_X10Y76" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_16  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_16/CLK ),
    .I(\DataPath/pc_new [16]),
    .O(\DataPath/ProgramCounter/pc [16]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y76" ),
    .INIT ( 64'hFEEFCEECFAAF0AA0 ))
  \DataPath/BranchControl/m5/Mmux_f161  (
    .ADR3(\DataPath/carry ),
    .ADR2(br_op[3]),
    .ADR4(N129),
    .ADR0(N130),
    .ADR1(\DataPath/reg_val1<16>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [16])
  );
  X_FF #(
    .LOC ( "SLICE_X10Y76" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_15  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_15/CLK ),
    .I(\DataPath/pc_new [15]),
    .O(\DataPath/ProgramCounter/pc [15]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y76" ),
    .INIT ( 64'hFEEEF444FDDDF888 ))
  \DataPath/BranchControl/m5/Mmux_f141  (
    .ADR5(\DataPath/carry ),
    .ADR0(br_op[3]),
    .ADR4(N132),
    .ADR1(N133),
    .ADR2(\DataPath/reg_val1<15>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [15])
  );
  X_FF #(
    .LOC ( "SLICE_X10Y76" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_14  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_14/CLK ),
    .I(\DataPath/pc_new [14]),
    .O(\DataPath/ProgramCounter/pc [14]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y76" ),
    .INIT ( 64'hFDECF5A0FEDCFA50 ))
  \DataPath/BranchControl/m5/Mmux_f121  (
    .ADR5(\DataPath/carry ),
    .ADR0(br_op[3]),
    .ADR2(N135),
    .ADR3(N136),
    .ADR1(\DataPath/reg_val1<14>_0 ),
    .ADR4(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [14])
  );
  X_BUF   \DataPath/RegFile/mux11_7/DataPath/RegFile/mux11_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [1]),
    .O(\DataPath/reg_val1<1>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y68" ))
  \DataPath/RegFile/mux11_2_f7  (
    .IA(\DataPath/RegFile/mux11_4_5763 ),
    .IB(\DataPath/RegFile/mux11_3_5776 ),
    .O(\DataPath/reg_val1 [1]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y68" ),
    .INIT ( 64'hFCAF0CAFFCA00CA0 ))
  \DataPath/RegFile/mux11_4  (
    .ADR2(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR0(\DataPath/RegFile/mux11_92_15069 ),
    .ADR4(\DataPath/RegFile/mux11_10_15067 ),
    .ADR1(\DataPath/RegFile/mux11_91_15070 ),
    .ADR5(\DataPath/RegFile/mux11_82_15251 ),
    .O(\DataPath/RegFile/mux11_4_5763 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y68" ),
    .INIT ( 64'hF7D5B391E6C4A280 ))
  \DataPath/RegFile/mux11_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux11_81_15068 ),
    .ADR2(\DataPath/RegFile/mux11_9_14940 ),
    .ADR4(\DataPath/RegFile/mux11_8_14939 ),
    .ADR5(\DataPath/RegFile/mux11_7_15252 ),
    .O(\DataPath/RegFile/mux11_3_5776 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y68" ),
    .INIT ( 64'hEEEEFA504444FA50 ))
  \DataPath/RegFile/mux11_7  (
    .ADR0(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_18_1_14519 ),
    .ADR5(\DataPath/RegFile/reg_bank_19_1_13334 ),
    .ADR1(\DataPath/RegFile/reg_bank_17_1_14520 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_1_14521 ),
    .O(\DataPath/RegFile/mux11_7_15252 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y68" ),
    .INIT ( 64'hDDDD8888F5A0F5A0 ))
  \DataPath/RegFile/mux11_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR0(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_2_1_14516 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_1_14517 ),
    .ADR2(\DataPath/RegFile/reg_bank_1_1_14518 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_1_14485 ),
    .O(\DataPath/RegFile/mux11_82_15251 )
  );
  X_BUF   \DataPath/RegFile/mux57_7/DataPath/RegFile/mux57_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [3]),
    .O(\DataPath/reg_val2<3>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y66" ))
  \DataPath/RegFile/mux57_2_f7  (
    .IA(\DataPath/RegFile/mux57_4_5708 ),
    .IB(\DataPath/RegFile/mux57_3_5721 ),
    .O(\DataPath/reg_val2 [3]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y66" ),
    .INIT ( 64'hBBBB8888F3C0F3C0 ))
  \DataPath/RegFile/mux57_4  (
    .ADR1(\DataPath/instruction [19]),
    .ADR5(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux57_92_13845 ),
    .ADR0(\DataPath/RegFile/mux57_10_13820 ),
    .ADR4(\DataPath/RegFile/mux57_91_13846 ),
    .ADR3(\DataPath/RegFile/mux57_82_15249 ),
    .O(\DataPath/RegFile/mux57_4_5708 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y66" ),
    .INIT ( 64'hDDF588F5DDA088A0 ))
  \DataPath/RegFile/mux57_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR3(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux57_81_13833 ),
    .ADR1(\DataPath/RegFile/mux57_9_13843 ),
    .ADR4(\DataPath/RegFile/mux57_8_13844 ),
    .ADR5(\DataPath/RegFile/mux57_7_15250 ),
    .O(\DataPath/RegFile/mux57_3_5721 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y66" ),
    .INIT ( 64'hDD88DD88FAFA5050 ))
  \DataPath/RegFile/mux57_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_18_3_13840 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_3_13332 ),
    .ADR4(\DataPath/RegFile/reg_bank_17_3_13841 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_3_13842 ),
    .O(\DataPath/RegFile/mux57_7_15250 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y66" ),
    .INIT ( 64'hFA50FA50EEEE4444 ))
  \DataPath/RegFile/mux57_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_2_3_13836 ),
    .ADR3(\DataPath/RegFile/reg_bank_3_3_13837 ),
    .ADR4(\DataPath/RegFile/reg_bank_1_3_13838 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_3_13839 ),
    .O(\DataPath/RegFile/mux57_82_15249 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_3  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_3/IN ),
    .O(\DataPath/RegFile/reg_bank_26_3_13708 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y65" ),
    .INIT ( 64'hFFEFAA0A0020AA0A ))
  \DataPath/BranchControl/m5/Mmux_f601_SW0  (
    .ADR4(br_op[0]),
    .ADR5(func[5]),
    .ADR3(br_op[2]),
    .ADR2(\br_op<1>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR0(\DataPath/BranchControl/pc_plus4<7>_0 ),
    .O(N75)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_2  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_2/IN ),
    .O(\DataPath/RegFile/reg_bank_26_2_13706 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_1  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_1/IN ),
    .O(\DataPath/RegFile/reg_bank_26_1_13704 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_0  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_0/IN ),
    .O(\DataPath/RegFile/reg_bank_26_0_13703 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y65" ),
    .INIT ( 64'hF0CCFFAAF0CC00AA ))
  \DataPath/RegFile/mux11_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_26_1_13704 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_1_14184 ),
    .ADR5(\DataPath/RegFile/reg_bank_25_1_13586 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_1_14000 ),
    .O(\DataPath/RegFile/mux11_81_15068 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y77" ),
    .INIT ( 64'hFFDC0010FDDC2010 ))
  \DataPath/BranchControl/m5/Mmux_f101_SW1  (
    .ADR4(\DataPath/instruction [11]),
    .ADR3(br_op[0]),
    .ADR0(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(br_op[2]),
    .ADR2(\DataPath/BranchControl/pc_plus4<13>_0 ),
    .O(N139)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y77" ),
    .INIT ( 64'hCCD8CCCCA0A0F0F0 ))
  \DataPath/BranchControl/m5/Mmux_f101_SW0  (
    .ADR5(br_op[0]),
    .ADR1(\DataPath/instruction [11]),
    .ADR0(br_op[2]),
    .ADR4(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\DataPath/BranchControl/pc_plus4<13>_0 ),
    .O(N138)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y90" ),
    .INIT ( 64'hFE04FF00AA00EE44 ))
  \DataPath/BranchControl/m5/Mmux_f261_SW1  (
    .ADR3(\DataPath/instruction [18]),
    .ADR5(br_op[0]),
    .ADR4(\br_op<1>_0 ),
    .ADR2(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR0(br_op[2]),
    .ADR1(\DataPath/BranchControl/pc_plus4<20>_0 ),
    .O(N118)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y90" ),
    .INIT ( 64'hEEFF2633C8CC0000 ))
  \DataPath/BranchControl/m5/Mmux_f281_SW0  (
    .ADR1(br_op[0]),
    .ADR4(\DataPath/instruction [19]),
    .ADR0(br_op[2]),
    .ADR3(\br_op<1>_0 ),
    .ADR2(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR5(\DataPath/BranchControl/pc_plus4<21>_0 ),
    .O(N114)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y88" ),
    .INIT ( 64'hFFBAFBBA00104010 ))
  \DataPath/BranchControl/m5/Mmux_f421_SW1  (
    .ADR5(\DataPath/ProgramCounter/pc [28]),
    .ADR3(br_op[0]),
    .ADR1(\br_op<1>_0 ),
    .ADR4(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR0(br_op[2]),
    .ADR2(\DataPath/BranchControl/pc_plus4<28>_0 ),
    .O(N106)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y91" ),
    .INIT ( 64'hAAF3AA00AEF3A200 ))
  \DataPath/BranchControl/m5/Mmux_f261_SW0  (
    .ADR3(br_op[0]),
    .ADR0(\DataPath/instruction [18]),
    .ADR2(br_op[2]),
    .ADR1(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR4(\DataPath/BranchControl/pc_plus4<20>_0 ),
    .O(N117)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y91" ),
    .INIT ( 64'hFFFD0200F5F00500 ))
  \DataPath/BranchControl/m5/Mmux_f201_SW1  (
    .ADR4(\DataPath/instruction [16]),
    .ADR5(br_op[0]),
    .ADR0(\br_op<1>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(br_op[2]),
    .ADR3(\DataPath/BranchControl/pc_plus4<18>_0 ),
    .O(N124)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y91" ),
    .INIT ( 64'hCCCCCCE4CCCC5050 ))
  \DataPath/BranchControl/m5/Mmux_f281_SW1  (
    .ADR1(\DataPath/instruction [19]),
    .ADR5(br_op[0]),
    .ADR0(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR4(br_op[2]),
    .ADR2(\DataPath/BranchControl/pc_plus4<21>_0 ),
    .O(N115)
  );
  X_BUF   \DataPath/RegFile/_n11061_inv321/DataPath/RegFile/_n11061_inv321_CMUX_Delay  (
    .I(\DataPath/RegFile/_n11541_inv321_pack_5 ),
    .O(\DataPath/RegFile/_n11541_inv321 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y42" ),
    .INIT ( 64'h0000004000000040 ))
  \DataPath/RegFile/_n11061_inv3211  (
    .ADR0(\reg_write<1>_0 ),
    .ADR4(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR3(\DataPath/instruction [23]),
    .ADR2(reg_write[0]),
    .ADR5(1'b1),
    .O(\DataPath/RegFile/_n11061_inv321 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X13Y42" ),
    .INIT ( 32'h00000010 ))
  \DataPath/RegFile/_n11541_inv3211  (
    .ADR0(\reg_write<1>_0 ),
    .ADR4(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR3(\DataPath/instruction [23]),
    .ADR2(reg_write[0]),
    .O(\DataPath/RegFile/_n11541_inv321_pack_5 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y42" ),
    .INIT ( 64'h40FF404040404040 ))
  \DataPath/RegFile/_n11061_inv322  (
    .ADR1(\DataPath/instruction [20]),
    .ADR0(\DataPath/instruction [19]),
    .ADR2(\DataPath/RegFile/_n11061_inv322_12995 ),
    .ADR5(\DataPath/RegFile/_n11061_inv321 ),
    .ADR4(\DataPath/instruction [25]),
    .ADR3(\DataPath/instruction [24]),
    .O(\DataPath/RegFile/_n11061_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y42" ),
    .INIT ( 64'h30BA00AA30300000 ))
  \DataPath/RegFile/_n11541_inv322  (
    .ADR5(\DataPath/instruction [20]),
    .ADR3(\DataPath/instruction [19]),
    .ADR0(\DataPath/RegFile/_n11541_inv322_12992 ),
    .ADR4(\DataPath/RegFile/_n11541_inv321 ),
    .ADR2(\DataPath/instruction [25]),
    .ADR1(\DataPath/instruction [24]),
    .O(\DataPath/RegFile/_n11541_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y79" ),
    .INIT ( 64'hFF00FF00FD205050 ))
  \DataPath/BranchControl/m5/Mmux_f61_SW1  (
    .ADR3(\DataPath/instruction [9]),
    .ADR4(br_op[0]),
    .ADR0(\br_op<1>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR5(br_op[2]),
    .ADR2(\DataPath/BranchControl/pc_plus4<11>_0 ),
    .O(N79)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y81" ),
    .INIT ( 64'hAAAABA8AAAAA0F00 ))
  \DataPath/BranchControl/m5/Mmux_f301_SW1  (
    .ADR0(\DataPath/instruction [20]),
    .ADR5(br_op[0]),
    .ADR2(\br_op<1>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR4(br_op[2]),
    .ADR3(\DataPath/BranchControl/pc_plus4<22>_0 ),
    .O(N112)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y92" ),
    .INIT ( 64'hF0AAF0AAE200F0AA ))
  \DataPath/BranchControl/m5/Mmux_f201_SW0  (
    .ADR3(br_op[0]),
    .ADR2(\DataPath/instruction [16]),
    .ADR5(br_op[2]),
    .ADR4(\br_op<1>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR0(\DataPath/BranchControl/pc_plus4<18>_0 ),
    .O(N123)
  );
  X_FF #(
    .LOC ( "SLICE_X10Y78" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_13  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_13/CLK ),
    .I(\DataPath/pc_new [13]),
    .O(\DataPath/ProgramCounter/pc [13]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y78" ),
    .INIT ( 64'hFEFBBAEAFCF330C0 ))
  \DataPath/BranchControl/m5/Mmux_f101  (
    .ADR3(\DataPath/carry ),
    .ADR1(br_op[3]),
    .ADR4(N138),
    .ADR2(N139),
    .ADR0(\DataPath/reg_val1<13>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [13])
  );
  X_FF #(
    .LOC ( "SLICE_X10Y78" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_12/CLK ),
    .I(\DataPath/pc_new [12]),
    .O(\DataPath/ProgramCounter/pc [12]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y78" ),
    .INIT ( 64'hFFFFD8E4D8E4D8E4 ))
  \DataPath/BranchControl/m5/Mmux_f81  (
    .ADR3(\DataPath/carry ),
    .ADR0(br_op[3]),
    .ADR1(N66),
    .ADR2(N67),
    .ADR4(\DataPath/reg_val1<12>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [12])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y78" ),
    .INIT ( 64'h0000000000000080 ))
  \DataPath/BranchControl/m5/Mmux_f231  (
    .ADR4(opcode[4]),
    .ADR5(opcode[0]),
    .ADR3(opcode[1]),
    .ADR0(opcode[2]),
    .ADR2(opcode[5]),
    .ADR1(opcode[3]),
    .O(\DataPath/BranchControl/m5/Mmux_f104 )
  );
  X_FF #(
    .LOC ( "SLICE_X10Y78" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_11/CLK ),
    .I(\DataPath/pc_new [11]),
    .O(\DataPath/ProgramCounter/pc [11]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y78" ),
    .INIT ( 64'hFDF5ECA0FEFADC50 ))
  \DataPath/BranchControl/m5/Mmux_f61  (
    .ADR5(\DataPath/carry ),
    .ADR0(br_op[3]),
    .ADR2(N78),
    .ADR4(N79),
    .ADR1(\DataPath/reg_val1<11>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [11])
  );
  X_BUF   \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>5/DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>5_CMUX_Delay  (
    .I(N12),
    .O(N12_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y78" ),
    .INIT ( 64'h0033003300330033 ))
  \DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>6  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DataPath/reg_val1<31>_0 ),
    .ADR3(\DataPath/reg_val1<30>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/BranchControl/inreg[31]_GND_24_o_equal_9_o<31>5_12971 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y78" ),
    .INIT ( 32'h45400000 ))
  \DataPath/ALU/m3/Mmux_f1012_SW0  (
    .ADR4(alu_op[0]),
    .ADR0(\DataPath/ALU/shift_amt [1]),
    .ADR2(\DataPath/ALU/shift_amt [0]),
    .ADR1(\DataPath/reg_val1<31>_0 ),
    .ADR3(\DataPath/reg_val1<30>_0 ),
    .O(N12)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y87" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_2/CLK ),
    .I(\DataPath/pc_new [2]),
    .O(\DataPath/ProgramCounter/pc [2]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y87" ),
    .INIT ( 64'hFEFCBA30FBF3EAC0 ))
  \DataPath/BranchControl/m5/Mmux_f461  (
    .ADR1(\DataPath/carry ),
    .ADR5(br_op[3]),
    .ADR4(N99),
    .ADR2(N100),
    .ADR0(\DataPath/reg_val1<2>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f104 ),
    .O(\DataPath/pc_new [2])
  );
  X_FF #(
    .LOC ( "SLICE_X14Y87" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_1/CLK ),
    .I(\DataPath/pc_new [1]),
    .O(\DataPath/ProgramCounter/pc [1]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y87" ),
    .INIT ( 64'hCCCCCCEC000000A0 ))
  \DataPath/BranchControl/m5/Mmux_f241  (
    .ADR5(\DataPath/BranchControl/m5/Mmux_f105 ),
    .ADR0(\DataPath/reg_val1<1>_0 ),
    .ADR4(br_op[2]),
    .ADR1(\DataPath/ProgramCounter/pc [1]),
    .ADR3(br_op[0]),
    .ADR2(\br_op<1>_0 ),
    .O(\DataPath/pc_new [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y87" ),
    .INIT ( 64'h0404BB11040411BB ))
  \DataPath/BranchControl/m5/Mmux_f1051  (
    .ADR4(br_op[0]),
    .ADR0(br_op[2]),
    .ADR3(br_op[3]),
    .ADR5(\DataPath/carry ),
    .ADR1(\br_op<1>_0 ),
    .ADR2(\DataPath/BranchControl/m5/Mmux_f111 ),
    .O(\DataPath/BranchControl/m5/Mmux_f105 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y87" ),
    .INIT ( 1'b0 ))
  \DataPath/ProgramCounter/pc_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DataPath/ProgramCounter/pc_0/CLK ),
    .I(\DataPath/pc_new [0]),
    .O(\DataPath/ProgramCounter/pc [0]),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y87" ),
    .INIT ( 64'hF000F000F444F000 ))
  \DataPath/BranchControl/m5/Mmux_f21  (
    .ADR3(\DataPath/BranchControl/m5/Mmux_f105 ),
    .ADR4(\DataPath/reg_val1<0>_0 ),
    .ADR0(br_op[2]),
    .ADR2(\DataPath/ProgramCounter/pc [0]),
    .ADR5(br_op[0]),
    .ADR1(\br_op<1>_0 ),
    .O(\DataPath/pc_new [0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y61" ),
    .INIT ( 64'h550F330FAAF0CCF0 ))
  \DataPath/ALU/Diff/a<11>1  (
    .ADR0(\DataPath/instruction [11]),
    .ADR1(\DataPath/instruction [17]),
    .ADR4(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR2(\DataPath/reg_val2<11>_0 ),
    .ADR5(\DataPath/reg_val1<11>_0 ),
    .O(\DataPath/ALU/Diff/a [11])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux50_10  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_14_26_15026 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_26_14972 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_26_14781 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_26_14719 ),
    .O(\DataPath/RegFile/mux50_10_15084 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 64'hEE44FAFAEE445050 ))
  \DataPath/RegFile/mux8_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR0(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_26_17_14834 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_17_14891 ),
    .ADR5(\DataPath/RegFile/reg_bank_25_17_13758 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_17_14554 ),
    .O(\DataPath/RegFile/mux8_81_15165 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux18_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_14_26_15026 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_26_14972 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_26_14781 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_26_14719 ),
    .O(\DataPath/RegFile/mux18_10_15025 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/RegFile/mux55_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_22_30_14987 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_30_14988 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_30_14757 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_30_14989 ),
    .O(\DataPath/RegFile/mux55_8_14976 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_21  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_21/IN ),
    .O(\DataPath/RegFile/reg_bank_15_21_14814 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y57" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux47_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_10_23_14253 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_23_15130 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_23_14114 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_23_15131 ),
    .O(\DataPath/RegFile/mux47_92_15149 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y64" ),
    .INIT ( 64'hFF05FF0FFF00FF0C ))
  \ControlUnit/reg_write_mux_ctrl<1>3  (
    .ADR2(\ControlUnit/_n0069 ),
    .ADR4(func[1]),
    .ADR1(\ControlUnit/alu_op [4]),
    .ADR5(\ControlUnit/alu_op<4>1_0 ),
    .ADR0(func[0]),
    .ADR3(\ControlUnit/reg_write_mux_ctrl [1]),
    .O(reg_write_mux_ctrl[1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y64" ),
    .INIT ( 64'h0000000000400000 ))
  \ControlUnit/reg_write_mux_ctrl<1>1  (
    .ADR3(opcode[3]),
    .ADR5(opcode[0]),
    .ADR0(opcode[2]),
    .ADR1(opcode[1]),
    .ADR4(opcode[4]),
    .ADR2(opcode[5]),
    .O(\ControlUnit/reg_write_mux_ctrl [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y64" ),
    .INIT ( 64'hFFFFEAAA15550000 ))
  \DataPath/ALU/Sh12911_SW0_SW2  (
    .ADR2(\ControlUnit/func[5]_GND_2_o_select_23_OUT<2> ),
    .ADR1(opcode[0]),
    .ADR3(\ControlUnit/alu_op<4>1_0 ),
    .ADR0(\DataPath/instruction [7]),
    .ADR5(\DataPath/reg_val1<7>_0 ),
    .ADR4(\DataPath/reg_val1<5>_0 ),
    .O(N182)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y64" ),
    .INIT ( 64'h50305F3FAFCFA0C0 ))
  \DataPath/ALU/Diff/Mxor_a_9_xo<0>1  (
    .ADR0(\DataPath/instruction [9]),
    .ADR1(\DataPath/instruction [15]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<9>_0 ),
    .ADR5(\DataPath/reg_val1<9>_0 ),
    .O(\DataPath/ALU/Diff/a [9])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y66" ),
    .INIT ( 64'hF3F0C0F0F3FFC000 ))
  \DataPath/ALU/Sh10021  (
    .ADR0(1'b1),
    .ADR5(N205),
    .ADR1(N206),
    .ADR3(\DataPath/reg_val2<1>_0 ),
    .ADR2(\DataPath/reg_val1<6>_0 ),
    .ADR4(\DataPath/reg_val1<4>_0 ),
    .O(\DataPath/ALU/Sh1002 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y66" ),
    .INIT ( 64'hFA0AFA0AFC0CFC0C ))
  \DataPath/ALU/m3/Mmux_f489  (
    .ADR4(1'b1),
    .ADR1(\DataPath/reg_val1<3>_0 ),
    .ADR0(\DataPath/reg_val1<5>_0 ),
    .ADR2(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR3(\DataPath/ALU/Sh1002 ),
    .O(\DataPath/ALU/m3/Mmux_f489_13919 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y69" ),
    .INIT ( 64'hAAAAFFFFAAAABFFF ))
  \DataPath/ALU/m3/Mmux_f3613_SW0  (
    .ADR4(\ControlUnit/alu_op<4>2_13005 ),
    .ADR5(opcode[3]),
    .ADR1(opcode[4]),
    .ADR2(opcode[5]),
    .ADR3(\ControlUnit/opcode[5]_GND_2_o_equal_35_o<5>1 ),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .O(N6)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y69" ),
    .INIT ( 64'h005C0050000C0000 ))
  \ControlUnit/alu_op<3>2  (
    .ADR3(\ControlUnit/_n0069 ),
    .ADR2(func[1]),
    .ADR4(\ControlUnit/alu_op [3]),
    .ADR1(\ControlUnit/opcode[5]_GND_2_o_equal_35_o<5>1 ),
    .ADR5(\ControlUnit/alu_op<4>1_0 ),
    .ADR0(func[0]),
    .O(\ControlUnit/alu_op<3>1_13006 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y69" ),
    .INIT ( 64'hF0F0F8F0F0F0F8F0 ))
  \ControlUnit/alu_op<3>3  (
    .ADR5(1'b1),
    .ADR2(\ControlUnit/alu_op<3>1_13006 ),
    .ADR1(opcode[4]),
    .ADR4(opcode[3]),
    .ADR0(opcode[5]),
    .ADR3(\ControlUnit/opcode[5]_GND_2_o_equal_35_o<5>1 ),
    .O(alu_op[1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y65" ),
    .INIT ( 64'h55FFFF55AAFFFFAA ))
  \DataPath/ALU/Diff/a<4>3  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\DataPath/reg_val1<9>_0 ),
    .ADR4(\DataPath/reg_val1<8>_0 ),
    .ADR3(\DataPath/alu_in2 [8]),
    .ADR5(\DataPath/alu_in2 [9]),
    .O(\DataPath/ALU/Diff/a<4>4_15268 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y65" ),
    .INIT ( 64'hA8A8A8A8A8AAAAAA ))
  \DataPath/ALU/Diff/a<4>13_SW0  (
    .ADR0(N185),
    .ADR1(\DataPath/ALU/Diff/a [3]),
    .ADR2(\DataPath/ALU/Diff/a [2]),
    .ADR3(\DataPath/ALU/Diff/a<4>3_14775 ),
    .ADR5(\DataPath/ALU/Diff/a<4>2_14776 ),
    .ADR4(\DataPath/ALU/Diff/a<4>4_15268 ),
    .O(N163)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y65" ),
    .INIT ( 64'hAACCFFFFAACC0000 ))
  \DataPath/ALUInMux/Mmux_f41  (
    .ADR2(1'b1),
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [12]),
    .ADR1(\DataPath/instruction [18]),
    .ADR5(\DataPath/reg_val2<12>_0 ),
    .O(\DataPath/alu_in2 [12])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y65" ),
    .INIT ( 64'h5FAFF5FA5FAFF5FA ))
  \DataPath/ALU/Diff/a<4>5  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(\DataPath/reg_val1<13>_0 ),
    .ADR0(\DataPath/reg_val1<12>_0 ),
    .ADR4(\DataPath/alu_in2 [13]),
    .ADR3(\DataPath/alu_in2 [12]),
    .O(\DataPath/ALU/Diff/a<4>6 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y68" ),
    .INIT ( 64'h02FDA25D57A8F708 ))
  \DataPath/ALU/Diff/a<2>1  (
    .ADR4(func[2]),
    .ADR1(\DataPath/instruction [8]),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<2>_0 ),
    .ADR3(\DataPath/reg_val1<2>_0 ),
    .O(\DataPath/ALU/Diff/a [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y68" ),
    .INIT ( 64'h1ED21ED20F0FF0F0 ))
  \DataPath/ALU/Diff/Mxor_a_5_xo<0>1  (
    .ADR3(func[5]),
    .ADR0(\DataPath/instruction [11]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<5>_0 ),
    .ADR2(\DataPath/reg_val1<5>_0 ),
    .O(\DataPath/ALU/Diff/a [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y68" ),
    .INIT ( 64'hFFFFFFFFFFFFFF3C ))
  \DataPath/ALU/m3/Mmux_f42721  (
    .ADR0(1'b1),
    .ADR1(\DataPath/reg_val1<4>_0 ),
    .ADR2(\DataPath/alu_in2 [4]),
    .ADR5(\DataPath/ALU/Diff/a [7]),
    .ADR4(\DataPath/ALU/Diff/a [6]),
    .ADR3(\DataPath/ALU/Diff/a [5]),
    .O(\DataPath/ALU/m3/Mmux_f4272 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_22  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_22/IN ),
    .O(\DataPath/RegFile/reg_bank_15_22_13614 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y63" ),
    .INIT ( 64'hFFFF7F0080FF0000 ))
  \DataPath/ALU/Sh12911_SW0_SW1  (
    .ADR2(\ControlUnit/func[5]_GND_2_o_select_23_OUT<2> ),
    .ADR1(opcode[0]),
    .ADR0(\ControlUnit/alu_op<4>1_0 ),
    .ADR3(\DataPath/instruction [7]),
    .ADR4(\DataPath/reg_val1<6>_0 ),
    .ADR5(\DataPath/reg_val1<8>_0 ),
    .O(N181)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y63" ),
    .INIT ( 64'hCACAFFFFCACA0000 ))
  \DataPath/ALUInMux/Mmux_f271  (
    .ADR3(1'b1),
    .ADR4(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(func[4]),
    .ADR0(\DataPath/instruction [10]),
    .ADR5(\DataPath/reg_val2<4>_0 ),
    .O(\DataPath/alu_in2 [4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y63" ),
    .INIT ( 64'hFAE8E8A0E8E8A0A0 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c<2><1>1_SW0  (
    .ADR0(\DataPath/alu_in2 [6]),
    .ADR1(\DataPath/reg_val1<5>_0 ),
    .ADR4(\DataPath/alu_in2 [5]),
    .ADR3(\DataPath/alu_in2 [4]),
    .ADR5(\DataPath/reg_val1<4>_0 ),
    .ADR2(\DataPath/reg_val1<6>_0 ),
    .O(N160)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y58" ),
    .INIT ( 64'hE2E2FFFFE2E20000 ))
  \DataPath/ALUInMux/Mmux_f321  (
    .ADR3(1'b1),
    .ADR4(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(\DataPath/instruction [9]),
    .ADR0(\DataPath/instruction [15]),
    .ADR5(\DataPath/reg_val2<9>_0 ),
    .O(\DataPath/alu_in2 [9])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y58" ),
    .INIT ( 64'hFAFAE8A0E8A0A0A0 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c<2><1>1_SW0  (
    .ADR2(\DataPath/alu_in2 [11]),
    .ADR5(\DataPath/alu_in2 [10]),
    .ADR4(\DataPath/reg_val1<10>_0 ),
    .ADR3(\DataPath/alu_in2 [9]),
    .ADR1(\DataPath/reg_val1<9>_0 ),
    .ADR0(\DataPath/reg_val1<11>_0 ),
    .O(N157)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_20  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_20/IN ),
    .O(\DataPath/RegFile/reg_bank_15_20_14057 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y67" ),
    .INIT ( 64'hF3BBF3BBC088C088 ))
  \DataPath/ALUInMux/Mmux_f121  (
    .ADR4(1'b1),
    .ADR1(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(func[1]),
    .ADR0(\DataPath/instruction [7]),
    .ADR5(\DataPath/reg_val2<1>_0 ),
    .O(\DataPath/alu_in2 [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y67" ),
    .INIT ( 64'hCCCCF0CCCCF0F0F0 ))
  \DataPath/ALU/Sh10121  (
    .ADR0(1'b1),
    .ADR5(\DataPath/instruction [7]),
    .ADR3(alu_op[3]),
    .ADR2(\DataPath/reg_val1<6>_0 ),
    .ADR1(\DataPath/reg_val1<8>_0 ),
    .ADR4(\DataPath/alu_in2 [1]),
    .O(\DataPath/ALU/Sh1012 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y67" ),
    .INIT ( 64'hAAFBAAFAAAFBAAFB ))
  \DataPath/ALU/Diff/a<1>4_SW0  (
    .ADR3(\DataPath/ALU/Diff/a [6]),
    .ADR1(\DataPath/ALU/Diff/a [8]),
    .ADR4(\DataPath/ALU/Diff/a [9]),
    .ADR5(\DataPath/ALU/Diff/a [10]),
    .ADR2(\DataPath/ALU/Diff/a [7]),
    .ADR0(\DataPath/ALU/Diff/a [5]),
    .O(N20)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y67" ),
    .INIT ( 64'hCECECFCFCECECECF ))
  \DataPath/ALU/Diff/a<1>5_SW0  (
    .ADR4(\DataPath/ALU/Diff/a [3]),
    .ADR1(\DataPath/ALU/Diff/a [0]),
    .ADR5(\DataPath/ALU/Diff/a [4]),
    .ADR0(\DataPath/ALU/Diff/a [2]),
    .ADR2(\DataPath/ALU/Diff/a [1]),
    .ADR3(N20),
    .O(N190)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y70" ),
    .INIT ( 64'hCCF0FFFFCCF00000 ))
  \DataPath/ALUInMux/Mmux_f261  (
    .ADR0(1'b1),
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(func[3]),
    .ADR2(\DataPath/instruction [9]),
    .ADR5(\DataPath/reg_val2<3>_0 ),
    .O(\DataPath/alu_in2 [3])
  );
  X_FF #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_31  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_31/IN ),
    .O(\DataPath/RegFile/reg_bank_14_31_13548 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_30  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_30/IN ),
    .O(\DataPath/RegFile/reg_bank_14_30_14164 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_29  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_29/IN ),
    .O(\DataPath/RegFile/reg_bank_14_29_14491 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_28  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_28/IN ),
    .O(\DataPath/RegFile/reg_bank_14_28_14869 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y48" ),
    .INIT ( 64'hAACCAACCFFF000F0 ))
  \DataPath/RegFile/mux21_10  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_14_29_14491 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_29_14492 ),
    .ADR4(\DataPath/RegFile/reg_bank_13_29_14493 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_29_14494 ),
    .O(\DataPath/RegFile/mux21_10_14490 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y48" ),
    .INIT ( 64'hFA50FA50DDDD8888 ))
  \DataPath/RegFile/mux24_10  (
    .ADR0(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_14_31_13548 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_31_13549 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_31_13550 ),
    .ADR4(\DataPath/RegFile/reg_bank_12_31_13551 ),
    .O(\DataPath/RegFile/mux24_10_14941 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y54" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux21_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_22_29_15036 ),
    .ADR2(\DataPath/RegFile/reg_bank_23_29_15037 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_29_14756 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_29_15015 ),
    .O(\DataPath/RegFile/mux21_8_14506 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y54" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux9_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_10_18_14250 ),
    .ADR0(\DataPath/RegFile/reg_bank_11_18_14704 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_18_14134 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_18_14705 ),
    .O(\DataPath/RegFile/mux9_92_14710 )
  );
  X_FF #(
    .LOC ( "SLICE_X13Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_19  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_19/IN ),
    .O(\DataPath/RegFile/reg_bank_31_19_13875 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y50" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux39_81  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_26_16_14833 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_16_14890 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_16_13757 ),
    .ADR1(\DataPath/RegFile/reg_bank_24_16_14553 ),
    .O(\DataPath/RegFile/mux39_81_14920 )
  );
  X_FF #(
    .LOC ( "SLICE_X13Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_18  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_18/IN ),
    .O(\DataPath/RegFile/reg_bank_31_18_13874 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_17  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_17/IN ),
    .O(\DataPath/RegFile/reg_bank_31_17_13873 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y50" ),
    .INIT ( 64'hAAFFAA00CCF0CCF0 ))
  \DataPath/RegFile/mux10_10  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_14_19_15097 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_19_14969 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_19_14774 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_19_14716 ),
    .O(\DataPath/RegFile/mux10_10_15157 )
  );
  X_FF #(
    .LOC ( "SLICE_X13Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_16  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_16/IN ),
    .O(\DataPath/RegFile/reg_bank_31_16_13872 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y50" ),
    .INIT ( 64'hCFC0CFC0FAFA0A0A ))
  \DataPath/RegFile/mux56_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_14_31_13548 ),
    .ADR1(\DataPath/RegFile/reg_bank_15_31_13549 ),
    .ADR4(\DataPath/RegFile/reg_bank_13_31_13550 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_31_13551 ),
    .O(\DataPath/RegFile/mux56_10_13547 )
  );
  X_BUF   \DataPath/RegFile/mux33_7/DataPath/RegFile/mux33_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [10]),
    .O(\DataPath/reg_val2<10>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X13Y55" ))
  \DataPath/RegFile/mux33_2_f7  (
    .IA(\DataPath/RegFile/mux33_4_6224 ),
    .IB(\DataPath/RegFile/mux33_3_6237 ),
    .O(\DataPath/reg_val2 [10]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y55" ),
    .INIT ( 64'hFBEA7362D9C85140 ))
  \DataPath/RegFile/mux33_4  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR5(\DataPath/RegFile/mux33_92_15073 ),
    .ADR4(\DataPath/RegFile/mux33_10_15071 ),
    .ADR2(\DataPath/RegFile/mux33_91_15074 ),
    .ADR3(\DataPath/RegFile/mux33_82_15259 ),
    .O(\DataPath/RegFile/mux33_4_6224 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y55" ),
    .INIT ( 64'hDFD58F85DAD08A80 ))
  \DataPath/RegFile/mux33_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR2(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux33_81_15072 ),
    .ADR1(\DataPath/RegFile/mux33_9_14080 ),
    .ADR4(\DataPath/RegFile/mux33_8_14079 ),
    .ADR5(\DataPath/RegFile/mux33_7_15260 ),
    .O(\DataPath/RegFile/mux33_3_6237 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y55" ),
    .INIT ( 64'hCCAACCAAFFF000F0 ))
  \DataPath/RegFile/mux33_7  (
    .ADR3(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR4(\DataPath/RegFile/reg_bank_18_10_14839 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_10_13325 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_10_13796 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_10_13519 ),
    .O(\DataPath/RegFile/mux33_7_15260 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y55" ),
    .INIT ( 64'hFCFC3030EE22EE22 ))
  \DataPath/RegFile/mux33_82  (
    .ADR1(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_2_10_13481 ),
    .ADR4(\DataPath/RegFile/reg_bank_3_10_15017 ),
    .ADR2(\DataPath/RegFile/reg_bank_1_10_14747 ),
    .ADR0(\DataPath/RegFile/reg_bank_0_10_14221 ),
    .O(\DataPath/RegFile/mux33_82_15259 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y60" ),
    .INIT ( 64'hFFFFFFFFFFFFFFCC ))
  \DataPath/ALU/m3/Mmux_f49111  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\DataPath/ALU/Diff/a [11]),
    .ADR5(\DataPath/ALU/Diff/a [9]),
    .ADR4(\DataPath/ALU/Diff/a [10]),
    .ADR3(\DataPath/ALU/Diff/a [8]),
    .O(\DataPath/ALU/m3/Mmux_f4911 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y60" ),
    .INIT ( 64'h1B1B00FFE4E4FF00 ))
  \DataPath/ALU/Diff/Mxor_a_8_xo<0>1  (
    .ADR2(\DataPath/instruction [8]),
    .ADR1(\DataPath/instruction [14]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(alu_mux_ctrl),
    .ADR3(\DataPath/reg_val2<8>_0 ),
    .ADR5(\DataPath/reg_val1<8>_0 ),
    .O(\DataPath/ALU/Diff/a [8])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y60" ),
    .INIT ( 64'h39336C3339CC6CCC ))
  \DataPath/ALU/Diff/a<14>1  (
    .ADR2(\DataPath/instruction [14]),
    .ADR4(\DataPath/instruction [20]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<14>_0 ),
    .ADR1(\DataPath/reg_val1<14>_0 ),
    .O(\DataPath/ALU/Diff/a [14])
  );
  X_BUF   \DataPath/RegFile/mux56_7/DataPath/RegFile/mux56_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [31]),
    .O(\DataPath/reg_val2<31>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X13Y49" ))
  \DataPath/RegFile/mux56_2_f7  (
    .IA(\DataPath/RegFile/mux56_4_6065 ),
    .IB(\DataPath/RegFile/mux56_3_6078 ),
    .O(\DataPath/reg_val2 [31]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y49" ),
    .INIT ( 64'hFF0FACACF000ACAC ))
  \DataPath/RegFile/mux56_4  (
    .ADR2(\DataPath/instruction [19]),
    .ADR4(\DataPath/instruction [18]),
    .ADR0(\DataPath/RegFile/mux56_92_13574 ),
    .ADR3(\DataPath/RegFile/mux56_10_13547 ),
    .ADR5(\DataPath/RegFile/mux56_91_13575 ),
    .ADR1(\DataPath/RegFile/mux56_82_15255 ),
    .O(\DataPath/RegFile/mux56_4_6065 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y49" ),
    .INIT ( 64'hFB73EA62D951C840 ))
  \DataPath/RegFile/mux56_3  (
    .ADR1(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux56_81_13561 ),
    .ADR3(\DataPath/RegFile/mux56_9_13572 ),
    .ADR5(\DataPath/RegFile/mux56_8_13573 ),
    .ADR4(\DataPath/RegFile/mux56_7_15256 ),
    .O(\DataPath/RegFile/mux56_3_6078 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y49" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux56_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_31_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_31_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_31_13571 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_31_13560 ),
    .O(\DataPath/RegFile/mux56_7_15256 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y49" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux56_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_2_31_13517 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_31_13566 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_31_13567 ),
    .ADR2(\DataPath/RegFile/reg_bank_0_31_13568 ),
    .O(\DataPath/RegFile/mux56_82_15255 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y56" ),
    .INIT ( 64'h0000ECCC1333FFFF ))
  \DataPath/ALU/Sh12311_SW1  (
    .ADR0(\ControlUnit/alu_op<4>1_0 ),
    .ADR2(opcode[0]),
    .ADR3(\ControlUnit/func[5]_GND_2_o_select_23_OUT<2> ),
    .ADR1(\DataPath/instruction [6]),
    .ADR5(\DataPath/reg_val1<29>_0 ),
    .ADR4(\DataPath/reg_val1<30>_0 ),
    .O(N178)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y56" ),
    .INIT ( 64'h0000000100000003 ))
  \ControlUnit/func[5]_GND_2_o_select_23_OUT<2>1  (
    .ADR1(func[5]),
    .ADR2(func[4]),
    .ADR4(func[3]),
    .ADR3(func[2]),
    .ADR0(func[0]),
    .ADR5(func[1]),
    .O(\ControlUnit/func[5]_GND_2_o_select_23_OUT<2> )
  );
  X_BUF   \DataPath/RegFile/mux53_7/DataPath/RegFile/mux53_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [29]),
    .O(\DataPath/reg_val2<29>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X13Y52" ))
  \DataPath/RegFile/mux53_2_f7  (
    .IA(\DataPath/RegFile/mux53_4_6159 ),
    .IB(\DataPath/RegFile/mux53_3_6172 ),
    .O(\DataPath/reg_val2 [29]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y52" ),
    .INIT ( 64'hFEF23E32CEC20E02 ))
  \DataPath/RegFile/mux53_4  (
    .ADR1(\DataPath/instruction [19]),
    .ADR2(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux53_92_14787 ),
    .ADR4(\DataPath/RegFile/mux53_10_14779 ),
    .ADR5(\DataPath/RegFile/mux53_91_14788 ),
    .ADR0(\DataPath/RegFile/mux53_82_15257 ),
    .O(\DataPath/RegFile/mux53_4_6159 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y52" ),
    .INIT ( 64'hBBFCBB3088FC8830 ))
  \DataPath/RegFile/mux53_3  (
    .ADR3(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR5(\DataPath/RegFile/mux53_81_14784 ),
    .ADR0(\DataPath/RegFile/mux53_9_14785 ),
    .ADR4(\DataPath/RegFile/mux53_8_14786 ),
    .ADR2(\DataPath/RegFile/mux53_7_15258 ),
    .O(\DataPath/RegFile/mux53_3_6172 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y52" ),
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \DataPath/RegFile/mux53_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_29_14504 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_29_0 ),
    .ADR3(\DataPath/RegFile/reg_bank_17_29_13831 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_29_13558 ),
    .O(\DataPath/RegFile/mux53_7_15258 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y52" ),
    .INIT ( 64'hFF00F0F0AAAACCCC ))
  \DataPath/RegFile/mux53_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_2_29_13472 ),
    .ADR3(\DataPath/RegFile/reg_bank_3_29_14502 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_29_14503 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_29_14215 ),
    .O(\DataPath/RegFile/mux53_82_15257 )
  );
  X_FF #(
    .LOC ( "SLICE_X13Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_30  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_30/IN ),
    .O(\DataPath/RegFile/reg_bank_11_30_14203 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y51" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux40_9  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_30_17_14572 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_17_13873 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_17_15055 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_17_15119 ),
    .O(\DataPath/RegFile/mux40_9_14954 )
  );
  X_FF #(
    .LOC ( "SLICE_X13Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_29  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_29/IN ),
    .O(\DataPath/RegFile/reg_bank_11_29_14535 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_28  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_28/IN ),
    .O(\DataPath/RegFile/reg_bank_11_28_14881 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y51" ),
    .INIT ( 64'hFC30FC30EEEE2222 ))
  \DataPath/RegFile/mux18_81  (
    .ADR1(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_26_26_14837 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_26_14896 ),
    .ADR2(\DataPath/RegFile/reg_bank_25_26_13782 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_26_14566 ),
    .O(\DataPath/RegFile/mux18_81_15031 )
  );
  X_FF #(
    .LOC ( "SLICE_X13Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_27  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_27/IN ),
    .O(\DataPath/RegFile/reg_bank_11_27_14825 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y51" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/RegFile/mux9_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_30_18_14573 ),
    .ADR3(\DataPath/RegFile/reg_bank_31_18_13874 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_18_15056 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_18_15109 ),
    .O(\DataPath/RegFile/mux9_9_14708 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y53" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux42_92  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_10_19_14251 ),
    .ADR1(\DataPath/RegFile/reg_bank_11_19_15105 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_19_14135 ),
    .ADR2(\DataPath/RegFile/reg_bank_8_19_15106 ),
    .O(\DataPath/RegFile/mux42_92_15103 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y53" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux53_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_22_29_15036 ),
    .ADR1(\DataPath/RegFile/reg_bank_23_29_15037 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_29_14756 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_29_15015 ),
    .O(\DataPath/RegFile/mux53_8_14786 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y53" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux48_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_14_24_14283 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_24_14284 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_24_14285 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_24_14286 ),
    .O(\DataPath/RegFile/mux48_10_14612 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y43" ),
    .INIT ( 64'hECCCA000A000A000 ))
  \DataPath/RegFile/_n7701_inv321  (
    .ADR2(\DataPath/RegFile/_n11541_inv321 ),
    .ADR3(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [25]),
    .ADR1(\DataPath/instruction [19]),
    .ADR4(\DataPath/instruction [20]),
    .ADR5(\DataPath/RegFile/_n11541_inv322_12992 ),
    .O(\DataPath/RegFile/_n7701_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X13Y46" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_31  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_31/IN ),
    .O(\DataPath/RegFile/reg_bank_15_31_13549 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y62" ),
    .INIT ( 64'hFBBBBBBB08888888 ))
  \DataPath/ALU/Sh12911_SW0_SW0  (
    .ADR3(\ControlUnit/func[5]_GND_2_o_select_23_OUT<2> ),
    .ADR4(opcode[0]),
    .ADR2(\ControlUnit/alu_op<4>1_0 ),
    .ADR1(\DataPath/instruction [7]),
    .ADR0(\DataPath/reg_val1<7>_0 ),
    .ADR5(\DataPath/reg_val1<5>_0 ),
    .O(N180)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y62" ),
    .INIT ( 64'hFFCF0FCFF0C000C0 ))
  \DataPath/ALUInMux/Mmux_f281  (
    .ADR0(1'b1),
    .ADR2(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(func[5]),
    .ADR1(\DataPath/instruction [11]),
    .ADR5(\DataPath/reg_val2<5>_0 ),
    .O(\DataPath/alu_in2 [5])
  );
  X_FF #(
    .LOC ( "SLICE_X12Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_19  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_19/IN ),
    .O(\DataPath/RegFile/reg_bank_29_19_15007 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y49" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux9_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_14_18_14675 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_18_14676 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_18_14677 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_18_14678 ),
    .O(\DataPath/RegFile/mux9_10_14711 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_18  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_18/IN ),
    .O(\DataPath/RegFile/reg_bank_29_18_15056 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_17  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_17/IN ),
    .O(\DataPath/RegFile/reg_bank_29_17_15055 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_16  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_16/IN ),
    .O(\DataPath/RegFile/reg_bank_29_16_14197 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y49" ),
    .INIT ( 64'hAAF0AAF0FFCC00CC ))
  \DataPath/RegFile/mux23_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_10_30_14202 ),
    .ADR0(\DataPath/RegFile/reg_bank_11_30_14203 ),
    .ADR4(\DataPath/RegFile/reg_bank_9_30_14154 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_30_14204 ),
    .O(\DataPath/RegFile/mux23_92_14179 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_19  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_19/IN ),
    .O(\DataPath/RegFile/reg_bank_12_19_14716 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y50" ),
    .INIT ( 64'hFFACF0AC0FAC00AC ))
  \DataPath/RegFile/mux7_10  (
    .ADR2(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_14_16_14915 ),
    .ADR5(\DataPath/RegFile/reg_bank_15_16_14916 ),
    .ADR4(\DataPath/RegFile/reg_bank_13_16_14772 ),
    .ADR1(\DataPath/RegFile/reg_bank_12_16_14714 ),
    .O(\DataPath/RegFile/mux7_10_14931 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_18  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_18/IN ),
    .O(\DataPath/RegFile/reg_bank_12_18_14678 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_17  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_17/IN ),
    .O(\DataPath/RegFile/reg_bank_12_17_14715 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y50" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux42_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_14_19_15097 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_19_14969 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_19_14774 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_19_14716 ),
    .O(\DataPath/RegFile/mux42_10_15096 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_16  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_16/IN ),
    .O(\DataPath/RegFile/reg_bank_12_16_14714 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y50" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/RegFile/mux50_81  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_26_26_14837 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_26_14896 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_26_13782 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_26_14566 ),
    .O(\DataPath/RegFile/mux50_81_15085 )
  );
  X_BUF   \ControlUnit/opcode[5]_GND_2_o_equal_35_o<5>1/ControlUnit/opcode[5]_GND_2_o_equal_35_o<5>1_DMUX_Delay  (
    .I(reg_write[1]),
    .O(\reg_write<1>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y68" ),
    .INIT ( 64'h000000F0000000F0 ))
  \ControlUnit/opcode[5]_GND_2_o_equal_35_o<5>11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(opcode[1]),
    .ADR3(opcode[0]),
    .ADR4(opcode[2]),
    .ADR5(1'b1),
    .O(\ControlUnit/opcode[5]_GND_2_o_equal_35_o<5>1 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X13Y68" ),
    .INIT ( 32'h00CC0ACC ))
  \ControlUnit/reg_write<1>1  (
    .ADR0(\ControlUnit/br_op<2>1_13011 ),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(opcode[1]),
    .ADR3(opcode[0]),
    .ADR4(opcode[2]),
    .O(reg_write[1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y68" ),
    .INIT ( 64'h0000000000DF00FF ))
  \DataPath/RegWriteMux/Mmux_f202  (
    .ADR3(\ControlUnit/alu_op<4>2_13005 ),
    .ADR5(\ControlUnit/alu_op<3>1_13006 ),
    .ADR1(opcode[3]),
    .ADR0(opcode[4]),
    .ADR2(opcode[5]),
    .ADR4(\ControlUnit/opcode[5]_GND_2_o_equal_35_o<5>1 ),
    .O(\DataPath/RegWriteMux/Mmux_f201 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y68" ),
    .INIT ( 64'hE4CCFFCCE4CC00CC ))
  \DataPath/ALU/mux_2x1_s/Mmux_f231_2  (
    .ADR1(\DataPath/instruction [8]),
    .ADR2(func[2]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(alu_mux_ctrl),
    .ADR3(alu_op[3]),
    .ADR5(\DataPath/reg_val2<2>_0 ),
    .O(\DataPath/ALU/mux_2x1_s/Mmux_f2311 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_19  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_19/IN ),
    .O(\DataPath/RegFile/reg_bank_14_19_15097 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_18  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_18/IN ),
    .O(\DataPath/RegFile/reg_bank_14_18_14675 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_17  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_17/IN ),
    .O(\DataPath/RegFile/reg_bank_14_17_14950 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_16  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_16/IN ),
    .O(\DataPath/RegFile/reg_bank_14_16_14915 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux54_7/DataPath/RegFile/mux54_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [2]),
    .O(\DataPath/reg_val2<2>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X13Y69" ))
  \DataPath/RegFile/mux54_2_f7  (
    .IA(\DataPath/RegFile/mux54_4_6405 ),
    .IB(\DataPath/RegFile/mux54_3_6418 ),
    .O(\DataPath/reg_val2 [2]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y69" ),
    .INIT ( 64'hEFEAE5E04F4A4540 ))
  \DataPath/RegFile/mux54_4  (
    .ADR0(\DataPath/instruction [19]),
    .ADR2(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux54_92_15135 ),
    .ADR5(\DataPath/RegFile/mux54_10_15133 ),
    .ADR1(\DataPath/RegFile/mux54_91_15136 ),
    .ADR3(\DataPath/RegFile/mux54_82_15261 ),
    .O(\DataPath/RegFile/mux54_4_6405 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y69" ),
    .INIT ( 64'hEFE54F45EAE04A40 ))
  \DataPath/RegFile/mux54_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR2(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux54_81_15134 ),
    .ADR4(\DataPath/RegFile/mux54_9_15066 ),
    .ADR1(\DataPath/RegFile/mux54_8_15062 ),
    .ADR5(\DataPath/RegFile/mux54_7_15262 ),
    .O(\DataPath/RegFile/mux54_3_6418 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y69" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux54_7  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_2_14973 ),
    .ADR2(\DataPath/RegFile/reg_bank_19_2_13335 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_2_14947 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_2_14827 ),
    .O(\DataPath/RegFile/mux54_7_15262 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y69" ),
    .INIT ( 64'hFF33E2E2CC00E2E2 ))
  \DataPath/RegFile/mux54_82  (
    .ADR1(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_2_2_14610 ),
    .ADR3(\DataPath/RegFile/reg_bank_3_2_15041 ),
    .ADR5(\DataPath/RegFile/reg_bank_1_2_14651 ),
    .ADR0(\DataPath/RegFile/reg_bank_0_2_14486 ),
    .O(\DataPath/RegFile/mux54_82_15261 )
  );
  X_BUF   \DataPath/RegFile/_n11541_inv322/DataPath/RegFile/_n11541_inv322_CMUX_Delay  (
    .I(\DataPath/RegFile/_n11061_inv322_pack_5 ),
    .O(\DataPath/RegFile/_n11061_inv322_12995 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y42" ),
    .INIT ( 64'h0000000200000002 ))
  \DataPath/RegFile/_n11541_inv3221  (
    .ADR2(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [18]),
    .ADR0(\reg_write<1>_0 ),
    .ADR1(reg_write[0]),
    .ADR3(\DataPath/instruction [16]),
    .ADR5(1'b1),
    .O(\DataPath/RegFile/_n11541_inv322_12992 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y42" ),
    .INIT ( 32'h00000200 ))
  \DataPath/RegFile/_n11061_inv3221  (
    .ADR2(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [18]),
    .ADR0(\reg_write<1>_0 ),
    .ADR1(reg_write[0]),
    .ADR3(\DataPath/instruction [16]),
    .O(\DataPath/RegFile/_n11061_inv322_pack_5 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y42" ),
    .INIT ( 64'h000A000A333B000A ))
  \DataPath/RegFile/_n18741_inv321  (
    .ADR3(\DataPath/instruction [24]),
    .ADR2(\DataPath/instruction [25]),
    .ADR0(\DataPath/RegFile/_n11061_inv321 ),
    .ADR4(\DataPath/RegFile/_n11061_inv322_12995 ),
    .ADR1(\DataPath/instruction [19]),
    .ADR5(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n18741_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y42" ),
    .INIT ( 64'h0033507300005050 ))
  \DataPath/RegFile/_n19221_inv321  (
    .ADR0(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [25]),
    .ADR2(\DataPath/RegFile/_n11541_inv321 ),
    .ADR5(\DataPath/RegFile/_n11541_inv322_12992 ),
    .ADR1(\DataPath/instruction [19]),
    .ADR3(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n19221_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y66" ),
    .INIT ( 64'h028AFD7557DFA820 ))
  \DataPath/ALU/Diff/a<7>1  (
    .ADR3(\DataPath/instruction [7]),
    .ADR2(\DataPath/instruction [13]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<7>_0 ),
    .ADR4(\DataPath/reg_val1<7>_0 ),
    .O(\DataPath/ALU/Diff/a [7])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y64" ),
    .INIT ( 64'hFA0AFA0AFFFF0000 ))
  \DataPath/ALUInMux/Mmux_f291  (
    .ADR1(1'b1),
    .ADR5(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [6]),
    .ADR0(\DataPath/instruction [12]),
    .ADR4(\DataPath/reg_val2<6>_0 ),
    .O(\DataPath/alu_in2 [6])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y64" ),
    .INIT ( 64'hA0A00A0A50500505 ))
  \DataPath/ALU/Diff/a<4>2  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0(\DataPath/reg_val1<7>_0 ),
    .ADR2(\DataPath/reg_val1<6>_0 ),
    .ADR5(\DataPath/alu_in2 [7]),
    .ADR4(\DataPath/alu_in2 [6]),
    .O(\DataPath/ALU/Diff/a<4>3_14775 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y64" ),
    .INIT ( 64'h03000F0000000000 ))
  \ControlUnit/alu_op<1>1  (
    .ADR0(1'b1),
    .ADR5(\ControlUnit/alu_op<4>1_0 ),
    .ADR3(opcode[0]),
    .ADR2(\ControlUnit/_n0069 ),
    .ADR4(func[0]),
    .ADR1(func[1]),
    .O(alu_op[3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y64" ),
    .INIT ( 64'hB8F0FFF0B8F000F0 ))
  \DataPath/ALU/mux_2x1_s/Mmux_f11_1  (
    .ADR2(\DataPath/instruction [6]),
    .ADR0(func[0]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(alu_mux_ctrl),
    .ADR3(alu_op[3]),
    .ADR5(\DataPath/reg_val2<0>_0 ),
    .O(\DataPath/ALU/mux_2x1_s/Mmux_f11_14448 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y70" ),
    .INIT ( 64'hFF8C008CEF8C408C ))
  \DataPath/BranchControl/m5/Mmux_f541_SW0  (
    .ADR3(br_op[0]),
    .ADR4(func[2]),
    .ADR0(br_op[2]),
    .ADR2(\br_op<1>_0 ),
    .ADR5(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(\DataPath/BranchControl/pc_plus4<4>_0 ),
    .O(N87)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_15  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_15/IN ),
    .O(\DataPath/RegFile/reg_bank_0_15_14224 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_14  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_14/IN ),
    .O(\DataPath/RegFile/reg_bank_0_14_13531 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_13  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_13/IN ),
    .O(\DataPath/RegFile/reg_bank_0_13_14223 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y63" ),
    .INIT ( 64'hAFA0AFA0FFFF0000 ))
  \DataPath/ALUInMux/Mmux_f110  (
    .ADR1(1'b1),
    .ADR5(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(func[0]),
    .ADR3(\DataPath/instruction [6]),
    .ADR4(\DataPath/reg_val2<0>_0 ),
    .O(\DataPath/alu_in2 [0])
  );
  X_FF #(
    .LOC ( "SLICE_X13Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_12  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_12/IN ),
    .O(\DataPath/RegFile/reg_bank_0_12_14222 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y63" ),
    .INIT ( 64'h0800080001010000 ))
  \ControlUnit/alu_mux_ctrl  (
    .ADR2(opcode[5]),
    .ADR5(opcode[4]),
    .ADR1(opcode[3]),
    .ADR0(opcode[2]),
    .ADR3(opcode[1]),
    .ADR4(N2),
    .O(alu_mux_ctrl)
  );
  X_BUF   \N205/N205_BMUX_Delay  (
    .I(N206_pack_1),
    .O(N206)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y65" ),
    .INIT ( 64'hCAAA00AACAAA00AA ))
  \DataPath/ALUInMux/Mmux_f121_SW0  (
    .ADR4(alu_mux_ctrl),
    .ADR1(func[1]),
    .ADR3(alu_op[3]),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [7]),
    .ADR5(1'b1),
    .O(N205)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X13Y65" ),
    .INIT ( 32'hCAAAFFAA ))
  \DataPath/ALUInMux/Mmux_f121_SW1  (
    .ADR4(alu_mux_ctrl),
    .ADR1(func[1]),
    .ADR3(alu_op[3]),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [7]),
    .O(N206_pack_1)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y65" ),
    .INIT ( 64'hFFFFAAF0550F0000 ))
  \DataPath/ALU/Sh10011  (
    .ADR1(1'b1),
    .ADR2(N205),
    .ADR0(N206),
    .ADR3(\DataPath/reg_val2<1>_0 ),
    .ADR5(\DataPath/reg_val1<7>_0 ),
    .ADR4(\DataPath/reg_val1<5>_0 ),
    .O(\DataPath/ALU/Sh1001 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y67" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \DataPath/ALU/Diff/a<0>6  (
    .ADR1(\DataPath/ALU/Diff/a [9]),
    .ADR2(\DataPath/ALU/Diff/a [10]),
    .ADR0(\DataPath/ALU/Diff/a [7]),
    .ADR5(\DataPath/ALU/Diff/a [8]),
    .ADR3(\DataPath/ALU/Diff/a [5]),
    .ADR4(\DataPath/ALU/Diff/a [6]),
    .O(\DataPath/ALU/Diff/a<0>6_14909 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y67" ),
    .INIT ( 64'h40704F7FBF8FB080 ))
  \DataPath/ALU/Diff/a<6>1  (
    .ADR0(\DataPath/instruction [6]),
    .ADR3(\DataPath/instruction [12]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<6>_0 ),
    .ADR5(\DataPath/reg_val1<6>_0 ),
    .O(\DataPath/ALU/Diff/a [6])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y43" ),
    .INIT ( 64'h2222F2220000F000 ))
  \DataPath/RegFile/_n15381_inv321  (
    .ADR3(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [25]),
    .ADR2(\DataPath/RegFile/_n11541_inv321 ),
    .ADR5(\DataPath/instruction [19]),
    .ADR0(\DataPath/RegFile/_n11541_inv322_12992 ),
    .ADR1(\DataPath/instruction [20]),
    .O(\DataPath/RegFile/_n15381_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_19  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_19/IN ),
    .O(\DataPath/RegFile/reg_bank_15_19_14969 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_18  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_18/IN ),
    .O(\DataPath/RegFile/reg_bank_15_18_14676 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_17  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_17/IN ),
    .O(\DataPath/RegFile/reg_bank_15_17_14951 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_16  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_16/IN ),
    .O(\DataPath/RegFile/reg_bank_15_16_14916 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_19  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_19/IN ),
    .O(\DataPath/RegFile/reg_bank_28_19_15008 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_18  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_18/IN ),
    .O(\DataPath/RegFile/reg_bank_28_18_15109 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_17  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_17/IN ),
    .O(\DataPath/RegFile/reg_bank_28_17_15119 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y51" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/RegFile/mux53_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_14_29_14491 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_29_14492 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_29_14493 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_29_14494 ),
    .O(\DataPath/RegFile/mux53_10_14779 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_16  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_16/IN ),
    .O(\DataPath/RegFile/reg_bank_28_16_14198 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y51" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux48_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_10_24_14254 ),
    .ADR3(\DataPath/RegFile/reg_bank_11_24_14372 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_24_14115 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_24_14373 ),
    .O(\DataPath/RegFile/mux48_92_14617 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y53" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux49_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_30_25_14579 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_25_13886 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_25_14737 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_25_14738 ),
    .O(\DataPath/RegFile/mux49_9_13981 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y53" ),
    .INIT ( 64'hFEDCBA9876543210 ))
  \DataPath/RegFile/mux52_10  (
    .ADR0(\DataPath/instruction [17]),
    .ADR1(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_14_28_14869 ),
    .ADR5(\DataPath/RegFile/reg_bank_15_28_14870 ),
    .ADR4(\DataPath/RegFile/reg_bank_13_28_14783 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_28_14721 ),
    .O(\DataPath/RegFile/mux52_10_15151 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y69" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux22_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_6_2_13479 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_2_13962 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_2_13639 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_2_0 ),
    .O(\DataPath/RegFile/mux22_91_15045 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y69" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux54_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_6_2_13479 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_2_13962 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_2_13639 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_2_0 ),
    .O(\DataPath/RegFile/mux54_91_15136 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y55" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/RegFile/mux48_9  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_30_24_14562 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_24_13885 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_24_14563 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_24_14564 ),
    .O(\DataPath/RegFile/mux48_9_14615 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y56" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/RegFile/mux56_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_22_31_15010 ),
    .ADR2(\DataPath/RegFile/reg_bank_23_31_15011 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_31_14758 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_31_0 ),
    .O(\DataPath/RegFile/mux56_8_13573 )
  );
  X_BUF   \DataPath/RegFile/mux21_7/DataPath/RegFile/mux21_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [29]),
    .O(\DataPath/reg_val1<29>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X12Y52" ))
  \DataPath/RegFile/mux21_2_f7  (
    .IA(\DataPath/RegFile/mux21_4_6575 ),
    .IB(\DataPath/RegFile/mux21_3_6588 ),
    .O(\DataPath/reg_val1 [29]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y52" ),
    .INIT ( 64'hFEF2CEC23E320E02 ))
  \DataPath/RegFile/mux21_4  (
    .ADR2(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux21_92_14507 ),
    .ADR5(\DataPath/RegFile/mux21_10_14490 ),
    .ADR3(\DataPath/RegFile/mux21_91_14508 ),
    .ADR0(\DataPath/RegFile/mux21_82_15263 ),
    .O(\DataPath/RegFile/mux21_4_6575 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y52" ),
    .INIT ( 64'hFCAFFCA00CAF0CA0 ))
  \DataPath/RegFile/mux21_3  (
    .ADR2(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR0(\DataPath/RegFile/mux21_81_14498 ),
    .ADR5(\DataPath/RegFile/mux21_9_14505 ),
    .ADR1(\DataPath/RegFile/mux21_8_14506 ),
    .ADR4(\DataPath/RegFile/mux21_7_15264 ),
    .O(\DataPath/RegFile/mux21_3_6588 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y52" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux21_7  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_18_29_14504 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_29_0 ),
    .ADR3(\DataPath/RegFile/reg_bank_17_29_13831 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_29_13558 ),
    .O(\DataPath/RegFile/mux21_7_15264 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y52" ),
    .INIT ( 64'hCACAFF0FCACAF000 ))
  \DataPath/RegFile/mux21_82  (
    .ADR2(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_2_29_13472 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_29_14502 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_29_14503 ),
    .ADR5(\DataPath/RegFile/reg_bank_0_29_14215 ),
    .O(\DataPath/RegFile/mux21_82_15263 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y62" ),
    .INIT ( 64'hFFFFEAAA15550000 ))
  \DataPath/ALU/Sh12911_SW0_SW3  (
    .ADR1(\ControlUnit/func[5]_GND_2_o_select_23_OUT<2> ),
    .ADR2(opcode[0]),
    .ADR3(\ControlUnit/alu_op<4>1_0 ),
    .ADR0(\DataPath/instruction [7]),
    .ADR4(\DataPath/reg_val1<6>_0 ),
    .ADR5(\DataPath/reg_val1<8>_0 ),
    .O(N183)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y62" ),
    .INIT ( 64'hCCAAFFFFCCAA0000 ))
  \DataPath/ALUInMux/Mmux_f311  (
    .ADR2(1'b1),
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [8]),
    .ADR0(\DataPath/instruction [14]),
    .ADR5(\DataPath/reg_val2<8>_0 ),
    .O(\DataPath/alu_in2 [8])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y61" ),
    .INIT ( 64'h0F2DA52D5A78F078 ))
  \DataPath/ALU/Diff/a<10>1  (
    .ADR4(\DataPath/instruction [10]),
    .ADR1(\DataPath/instruction [16]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<10>_0 ),
    .ADR2(\DataPath/reg_val1<10>_0 ),
    .O(\DataPath/ALU/Diff/a [10])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y63" ),
    .INIT ( 64'hFCFF0CFFFC000C00 ))
  \DataPath/ALUInMux/Mmux_f51  (
    .ADR0(1'b1),
    .ADR3(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(\DataPath/instruction [13]),
    .ADR1(\DataPath/instruction [19]),
    .ADR5(\DataPath/reg_val2<13>_0 ),
    .O(\DataPath/alu_in2 [13])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y63" ),
    .INIT ( 64'hFEEEECCCC8888000 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c<2><1>1_SW0  (
    .ADR5(\DataPath/alu_in2 [15]),
    .ADR0(\DataPath/reg_val1<14>_0 ),
    .ADR4(\DataPath/alu_in2 [14]),
    .ADR3(\DataPath/alu_in2 [13]),
    .ADR2(\DataPath/reg_val1<13>_0 ),
    .ADR1(\DataPath/reg_val1<15>_0 ),
    .O(N154)
  );
  X_BUF   \ControlUnit/alu_op<3>/ControlUnit/alu_op<3>_DMUX_Delay  (
    .I(\DataPath/ALU/Diff/a<0>3_6702 ),
    .O(\DataPath/ALU/Diff/a<0>3_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y66" ),
    .INIT ( 64'h00000F0000000F00 ))
  \ControlUnit/alu_op<3>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(opcode[3]),
    .ADR4(opcode[4]),
    .ADR2(opcode[5]),
    .ADR5(1'b1),
    .O(\ControlUnit/alu_op [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y66" ),
    .INIT ( 32'hEEEEEEEE ))
  \DataPath/ALU/Diff/a<0>3  (
    .ADR1(\DataPath/ALU/Diff/a [2]),
    .ADR0(\DataPath/ALU/Diff/a [3]),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\DataPath/ALU/Diff/a<0>3_6702 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y66" ),
    .INIT ( 64'h0F55F0AA3355CCAA ))
  \DataPath/ALU/Diff/a<3>1  (
    .ADR2(func[3]),
    .ADR1(\DataPath/instruction [9]),
    .ADR5(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR0(\DataPath/reg_val2<3>_0 ),
    .ADR4(\DataPath/reg_val1<3>_0 ),
    .O(\DataPath/ALU/Diff/a [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y66" ),
    .INIT ( 64'hFACA05353A0AC5F5 ))
  \DataPath/ALU/Diff/a<4>13_SW0_SW0  (
    .ADR5(func[1]),
    .ADR3(\DataPath/instruction [7]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR0(\DataPath/reg_val2<1>_0 ),
    .ADR4(\DataPath/reg_val1<1>_0 ),
    .O(N185)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y66" ),
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \DataPath/ALU/Sh1291  (
    .ADR3(\DataPath/reg_val1<2>_0 ),
    .ADR2(\DataPath/reg_val1<3>_0 ),
    .ADR1(\DataPath/reg_val1<1>_0 ),
    .ADR0(\DataPath/reg_val1<4>_0 ),
    .ADR4(\DataPath/ALU/mux_2x1_s/Mmux_f111 ),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh1292_14207 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y65" ),
    .INIT ( 64'h0FFFF0FFFF0FFFF0 ))
  \DataPath/ALU/Diff/a<4>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\DataPath/reg_val1<5>_0 ),
    .ADR2(\DataPath/reg_val1<4>_0 ),
    .ADR5(\DataPath/alu_in2 [5]),
    .ADR4(\DataPath/alu_in2 [4]),
    .O(\DataPath/ALU/Diff/a<4>2_14776 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y65" ),
    .INIT ( 64'h9999999990909099 ))
  \DataPath/ALU/Diff/a<4>13_SW1  (
    .ADR0(\DataPath/reg_val1<1>_0 ),
    .ADR1(\DataPath/alu_in2 [1]),
    .ADR5(\DataPath/ALU/Diff/a [3]),
    .ADR2(\DataPath/ALU/Diff/a [2]),
    .ADR4(\DataPath/ALU/Diff/a<4>3_14775 ),
    .ADR3(\DataPath/ALU/Diff/a<4>2_14776 ),
    .O(N164)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y64" ),
    .INIT ( 64'hE4FFCCCCE400CCCC ))
  \DataPath/ALU/mux_2x1_s/Mmux_f11_2  (
    .ADR1(\DataPath/instruction [6]),
    .ADR2(func[0]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR4(alu_op[3]),
    .ADR5(\DataPath/reg_val2<0>_0 ),
    .O(\DataPath/ALU/mux_2x1_s/Mmux_f111 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y64" ),
    .INIT ( 64'hFFCFF0C03F0F3000 ))
  \DataPath/ALUInMux/Mmux_f61  (
    .ADR0(1'b1),
    .ADR2(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(\DataPath/instruction [14]),
    .ADR3(\DataPath/instruction [20]),
    .ADR4(\DataPath/reg_val2<14>_0 ),
    .O(\DataPath/alu_in2 [14])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y67" ),
    .INIT ( 64'hF0FFCCAAF000CCAA ))
  \DataPath/ALU/Sh1601  (
    .ADR5(\DataPath/reg_val1<2>_0 ),
    .ADR2(\DataPath/reg_val1<3>_0 ),
    .ADR0(\DataPath/reg_val1<0>_0 ),
    .ADR1(\DataPath/reg_val1<1>_0 ),
    .ADR3(\DataPath/ALU/mux_2x1_s/Mmux_f11_14448 ),
    .ADR4(\DataPath/ALU/mux_2x1_s/Mmux_f121_14449 ),
    .O(\DataPath/ALU/Sh1601_14898 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y67" ),
    .INIT ( 64'hB8F0B8F0FFF000F0 ))
  \DataPath/ALU/mux_2x1_s/Mmux_f121_1  (
    .ADR2(\DataPath/instruction [7]),
    .ADR0(func[1]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(alu_mux_ctrl),
    .ADR3(alu_op[3]),
    .ADR4(\DataPath/reg_val2<1>_0 ),
    .O(\DataPath/ALU/mux_2x1_s/Mmux_f121_14449 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y68" ),
    .INIT ( 64'hFFFF0080FFFF0080 ))
  \ControlUnit/alu_op<4>3  (
    .ADR5(1'b1),
    .ADR4(\ControlUnit/alu_op<4>2_13005 ),
    .ADR0(opcode[4]),
    .ADR3(opcode[3]),
    .ADR1(opcode[5]),
    .ADR2(\ControlUnit/opcode[5]_GND_2_o_equal_35_o<5>1 ),
    .O(alu_op[0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y68" ),
    .INIT ( 64'hFFFFFBF3FFFFFAF0 ))
  \DataPath/RegWriteMux/Mmux_f183  (
    .ADR4(\DataPath/ALU/m3/Mmux_f1411_0 ),
    .ADR0(alu_op[1]),
    .ADR3(\DataPath/ALU/Sh249 ),
    .ADR2(\DataPath/RegWriteMux/Mmux_f18 ),
    .ADR5(\DataPath/RegWriteMux/Mmux_f181_14345 ),
    .ADR1(alu_op[0]),
    .O(\DataPath/RegWriteMux/Mmux_f182_14352 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_19  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_19/IN ),
    .O(\DataPath/RegFile/reg_bank_9_19_14135 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_18  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_18/IN ),
    .O(\DataPath/RegFile/reg_bank_9_18_14134 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y48" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux49_8  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_22_25_14733 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_25_14734 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_25_14735 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_25_14736 ),
    .O(\DataPath/RegFile/mux49_8_13982 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_17  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_17/IN ),
    .O(\DataPath/RegFile/reg_bank_9_17_14133 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_16  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_16/IN ),
    .O(\DataPath/RegFile/reg_bank_9_16_14132 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux16_92/DataPath/RegFile/mux16_92_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_19_31_6768 ),
    .O(\DataPath/RegFile/reg_bank_19_31_0 )
  );
  X_BUF   \DataPath/RegFile/mux16_92/DataPath/RegFile/mux16_92_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_19_30_6774 ),
    .O(\DataPath/RegFile/reg_bank_19_30_0 )
  );
  X_BUF   \DataPath/RegFile/mux16_92/DataPath/RegFile/mux16_92_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_19_29_6779 ),
    .O(\DataPath/RegFile/reg_bank_19_29_0 )
  );
  X_BUF   \DataPath/RegFile/mux16_92/DataPath/RegFile/mux16_92_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_19_28_6778 ),
    .O(\DataPath/RegFile/reg_bank_19_28_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_31  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_31/IN ),
    .O(\DataPath/RegFile/reg_bank_19_31_6768 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_30  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_30/IN ),
    .O(\DataPath/RegFile/reg_bank_19_30_6774 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_29  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_29/IN ),
    .O(\DataPath/RegFile/reg_bank_19_29_6779 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/RegFile/mux16_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_10_24_14254 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_24_14372 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_24_14115 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_24_14373 ),
    .O(\DataPath/RegFile/mux16_92_14305 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_28  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_28/IN ),
    .O(\DataPath/RegFile/reg_bank_19_28_6778 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/RegFile/mux40_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_10_17_14249 ),
    .ADR1(\DataPath/RegFile/reg_bank_11_17_14960 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_17_14133 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_17_14961 ),
    .O(\DataPath/RegFile/mux40_92_14956 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux48_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_22_24_14557 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_24_14558 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_24_14559 ),
    .ADR1(\DataPath/RegFile/reg_bank_20_24_14560 ),
    .O(\DataPath/RegFile/mux48_8_14616 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 64'hE4E4E4E4FF55AA00 ))
  \DataPath/RegFile/mux8_10  (
    .ADR0(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_14_17_14950 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_17_14951 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_17_14773 ),
    .ADR4(\DataPath/RegFile/reg_bank_12_17_14715 ),
    .O(\DataPath/RegFile/mux8_10_15167 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux48_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_6_24_13990 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_24_14369 ),
    .ADR2(\DataPath/RegFile/reg_bank_5_24_14370 ),
    .ADR1(\DataPath/RegFile/reg_bank_4_24_14371 ),
    .O(\DataPath/RegFile/mux48_91_14618 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_19  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_19/IN ),
    .O(\DataPath/RegFile/reg_bank_13_19_14774 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y50" ),
    .INIT ( 64'hFADDFA8850DD5088 ))
  \DataPath/RegFile/mux39_92  (
    .ADR3(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_10_16_14248 ),
    .ADR5(\DataPath/RegFile/reg_bank_11_16_14925 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_16_14132 ),
    .ADR4(\DataPath/RegFile/reg_bank_8_16_14926 ),
    .O(\DataPath/RegFile/mux39_92_14922 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_18  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_18/IN ),
    .O(\DataPath/RegFile/reg_bank_13_18_14677 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_17  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_17/IN ),
    .O(\DataPath/RegFile/reg_bank_13_17_14773 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y50" ),
    .INIT ( 64'hFF33E2E2CC00E2E2 ))
  \DataPath/RegFile/mux42_81  (
    .ADR1(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_26_19_14835 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_19_14892 ),
    .ADR5(\DataPath/RegFile/reg_bank_25_19_13760 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_19_14556 ),
    .O(\DataPath/RegFile/mux42_81_15100 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_16  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_16/IN ),
    .O(\DataPath/RegFile/reg_bank_13_16_14772 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y50" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux7_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_10_16_14248 ),
    .ADR3(\DataPath/RegFile/reg_bank_11_16_14925 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_16_14132 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_16_14926 ),
    .O(\DataPath/RegFile/mux7_92_14930 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_19  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_19/IN ),
    .O(\DataPath/RegFile/reg_bank_8_19_15106 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux20_10  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_14_28_14869 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_28_14870 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_28_14783 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_28_14721 ),
    .O(\DataPath/RegFile/mux20_10_14868 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_18  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_18/IN ),
    .O(\DataPath/RegFile/reg_bank_8_18_14705 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 64'hBBFC88FCBB308830 ))
  \DataPath/RegFile/mux52_8  (
    .ADR3(\DataPath/instruction [17]),
    .ADR1(\DataPath/instruction [16]),
    .ADR4(\DataPath/RegFile/reg_bank_22_28_13732 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_28_13733 ),
    .ADR5(\DataPath/RegFile/reg_bank_21_28_13734 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_28_13735 ),
    .O(\DataPath/RegFile/mux52_8_15154 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_17  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_17/IN ),
    .O(\DataPath/RegFile/reg_bank_8_17_14961 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_16  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_16/IN ),
    .O(\DataPath/RegFile/reg_bank_8_16_14926 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 64'hF0FFF000CCAACCAA ))
  \DataPath/RegFile/mux8_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_10_17_14249 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_17_14960 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_17_14133 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_17_14961 ),
    .O(\DataPath/RegFile/mux8_92_15166 )
  );
  X_BUF   \DataPath/RegFile/mux52_7/DataPath/RegFile/mux52_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [28]),
    .O(\DataPath/reg_val2<28>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X14Y51" ))
  \DataPath/RegFile/mux52_2_f7  (
    .IA(\DataPath/RegFile/mux52_4_6829 ),
    .IB(\DataPath/RegFile/mux52_3_6842 ),
    .O(\DataPath/reg_val2 [28]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 64'hFBF8CBC83B380B08 ))
  \DataPath/RegFile/mux52_4  (
    .ADR2(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux52_92_15155 ),
    .ADR5(\DataPath/RegFile/mux52_10_15151 ),
    .ADR0(\DataPath/RegFile/mux52_91_15156 ),
    .ADR3(\DataPath/RegFile/mux52_82_15265 ),
    .O(\DataPath/RegFile/mux52_4_6829 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 64'hEEF5EEA044F544A0 ))
  \DataPath/RegFile/mux52_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR3(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux52_81_15152 ),
    .ADR5(\DataPath/RegFile/mux52_9_15153 ),
    .ADR1(\DataPath/RegFile/mux52_8_15154 ),
    .ADR4(\DataPath/RegFile/mux52_7_15266 ),
    .O(\DataPath/RegFile/mux52_3_6842 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 64'hE2E2E2E2FFCC3300 ))
  \DataPath/RegFile/mux52_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR1(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_18_28_14851 ),
    .ADR2(\DataPath/RegFile/reg_bank_19_28_0 ),
    .ADR4(\DataPath/RegFile/reg_bank_17_28_13830 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_28_13557 ),
    .O(\DataPath/RegFile/mux52_7_15266 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 64'hF0AAFFCCF0AA00CC ))
  \DataPath/RegFile/mux52_82  (
    .ADR4(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_2_28_13470 ),
    .ADR2(\DataPath/RegFile/reg_bank_3_28_14873 ),
    .ADR5(\DataPath/RegFile/reg_bank_1_28_14746 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_28_14214 ),
    .O(\DataPath/RegFile/mux52_82_15265 )
  );
  X_FF #(
    .LOC ( "SLICE_X25Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_19  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_19/IN ),
    .O(\DataPath/RegFile/reg_bank_22_19_15003 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y48" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux42_8  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_23_19_15004 ),
    .ADR0(\DataPath/RegFile/reg_bank_22_19_15003 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_19_14754 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_19_15005 ),
    .O(\DataPath/RegFile/mux42_8_15102 )
  );
  X_FF #(
    .LOC ( "SLICE_X25Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_18  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_18/IN ),
    .O(\DataPath/RegFile/reg_bank_22_18_15107 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_17  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_17/IN ),
    .O(\DataPath/RegFile/reg_bank_22_17_15116 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y48" ),
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \DataPath/RegFile/mux10_81  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_26_19_14835 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_19_14892 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_19_13760 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_19_14556 ),
    .O(\DataPath/RegFile/mux10_81_15158 )
  );
  X_FF #(
    .LOC ( "SLICE_X25Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_16  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_16/IN ),
    .O(\DataPath/RegFile/reg_bank_22_16_14191 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_27  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_27/IN ),
    .O(\DataPath/RegFile/reg_bank_21_27_14682 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y48" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux17_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_10_25_14016 ),
    .ADR3(\DataPath/RegFile/reg_bank_11_25_14017 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_25_14018 ),
    .ADR2(\DataPath/RegFile/reg_bank_8_25_14019 ),
    .O(\DataPath/RegFile/mux17_92_14480 )
  );
  X_FF #(
    .LOC ( "SLICE_X23Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_26  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_26/IN ),
    .O(\DataPath/RegFile/reg_bank_21_26_13457 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_25  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_25/IN ),
    .O(\DataPath/RegFile/reg_bank_21_25_14735 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_24  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_24/IN ),
    .O(\DataPath/RegFile/reg_bank_21_24_14559 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y48" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux50_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_22_26_13455 ),
    .ADR1(\DataPath/RegFile/reg_bank_23_26_13456 ),
    .ADR3(\DataPath/RegFile/reg_bank_21_26_13457 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_26_13458 ),
    .O(\DataPath/RegFile/mux50_8_13454 )
  );
  X_FF #(
    .LOC ( "SLICE_X25Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_18  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_18/IN ),
    .O(\DataPath/RegFile/reg_bank_20_18_15009 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_17  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_17/IN ),
    .O(\DataPath/RegFile/reg_bank_20_17_15293 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y49" ),
    .INIT ( 64'hFCFC0C0CAFA0AFA0 ))
  \DataPath/RegFile/mux8_8  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_22_17_15116 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_17_15293 ),
    .ADR4(\DataPath/RegFile/reg_bank_23_17_15117 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_17_14752 ),
    .O(\DataPath/RegFile/mux8_8_15115 )
  );
  X_FF #(
    .LOC ( "SLICE_X25Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_16  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_16/IN ),
    .O(\DataPath/RegFile/reg_bank_20_16_14194 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y49" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/RegFile/mux40_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_22_17_15116 ),
    .ADR2(\DataPath/RegFile/reg_bank_23_17_15117 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_17_14752 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_17_15293 ),
    .O(\DataPath/RegFile/mux40_8_14955 )
  );
  X_FF #(
    .LOC ( "SLICE_X25Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_15  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_15/IN ),
    .O(\DataPath/RegFile/reg_bank_20_15_14457 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y49" ),
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \DataPath/RegFile/mux19_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_14_27_14800 ),
    .ADR1(\DataPath/RegFile/reg_bank_15_27_14801 ),
    .ADR3(\DataPath/RegFile/reg_bank_13_27_14782 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_27_14720 ),
    .O(\DataPath/RegFile/mux19_10_14799 )
  );
  X_FF #(
    .LOC ( "SLICE_X24Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_19  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_19/IN ),
    .O(\DataPath/RegFile/reg_bank_23_19_15004 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X24Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_18  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_18/IN ),
    .O(\DataPath/RegFile/reg_bank_23_18_15108 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X24Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_17  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_17/IN ),
    .O(\DataPath/RegFile/reg_bank_23_17_15117 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X24Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_16  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_16/IN ),
    .O(\DataPath/RegFile/reg_bank_23_16_14192 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y48" ),
    .INIT ( 64'hFF00F0F0AAAACCCC ))
  \DataPath/RegFile/mux16_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_22_24_14557 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_24_14558 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_24_14559 ),
    .ADR1(\DataPath/RegFile/reg_bank_20_24_14560 ),
    .O(\DataPath/RegFile/mux16_8_14304 )
  );
  X_FF #(
    .LOC ( "SLICE_X24Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_19  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_19/IN ),
    .O(\DataPath/RegFile/reg_bank_26_19_14835 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X24Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_18  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_18/IN ),
    .O(\DataPath/RegFile/reg_bank_26_18_14688 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y49" ),
    .INIT ( 64'hFF00F0F0AAAACCCC ))
  \DataPath/RegFile/mux7_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_22_16_14191 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_16_14192 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_16_14193 ),
    .ADR1(\DataPath/RegFile/reg_bank_20_16_14194 ),
    .O(\DataPath/RegFile/mux7_8_14929 )
  );
  X_FF #(
    .LOC ( "SLICE_X24Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_17  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_17/IN ),
    .O(\DataPath/RegFile/reg_bank_26_17_14834 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y49" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux39_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_6_16_14002 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_16_14630 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_16_14885 ),
    .ADR1(\DataPath/RegFile/reg_bank_4_16_14540 ),
    .O(\DataPath/RegFile/mux39_91_14923 )
  );
  X_FF #(
    .LOC ( "SLICE_X24Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_16  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_16/IN ),
    .O(\DataPath/RegFile/reg_bank_26_16_14833 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y49" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux42_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_6_19_14007 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_19_14633 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_19_14887 ),
    .ADR3(\DataPath/RegFile/reg_bank_4_19_14543 ),
    .O(\DataPath/RegFile/mux42_91_15104 )
  );
  X_FF #(
    .LOC ( "SLICE_X26Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_27  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_27/IN ),
    .O(\DataPath/RegFile/reg_bank_22_27_14680 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_26  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_26/IN ),
    .O(\DataPath/RegFile/reg_bank_22_26_13455 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_25  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_25/IN ),
    .O(\DataPath/RegFile/reg_bank_22_25_14733 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_24  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_24/IN ),
    .O(\DataPath/RegFile/reg_bank_22_24_14557 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_19  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_19/IN ),
    .O(\DataPath/RegFile/reg_bank_21_19_14754 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_18  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_18/IN ),
    .O(\DataPath/RegFile/reg_bank_21_18_14753 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_17  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_17/IN ),
    .O(\DataPath/RegFile/reg_bank_21_17_14752 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y48" ),
    .INIT ( 64'hFF00F0F0AAAACCCC ))
  \DataPath/RegFile/mux9_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_6_18_14005 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_18_14632 ),
    .ADR2(\DataPath/RegFile/reg_bank_5_18_14703 ),
    .ADR1(\DataPath/RegFile/reg_bank_4_18_14542 ),
    .O(\DataPath/RegFile/mux9_91_14712 )
  );
  X_FF #(
    .LOC ( "SLICE_X26Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_16  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_16/IN ),
    .O(\DataPath/RegFile/reg_bank_21_16_14193 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y48" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/RegFile/mux7_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_6_16_14002 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_16_14630 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_16_14885 ),
    .ADR1(\DataPath/RegFile/reg_bank_4_16_14540 ),
    .O(\DataPath/RegFile/mux7_91_14932 )
  );
  X_BUF   \DataPath/RegFile/mux9_7/DataPath/RegFile/mux9_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [18]),
    .O(\DataPath/reg_val1<18>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X26Y49" ))
  \DataPath/RegFile/mux9_2_f7  (
    .IA(\DataPath/RegFile/mux9_4_8264 ),
    .IB(\DataPath/RegFile/mux9_3_8277 ),
    .O(\DataPath/reg_val1 [18]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 64'hFE76DC54BA329810 ))
  \DataPath/RegFile/mux9_4  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux9_92_14710 ),
    .ADR3(\DataPath/RegFile/mux9_10_14711 ),
    .ADR5(\DataPath/RegFile/mux9_91_14712 ),
    .ADR2(\DataPath/RegFile/mux9_82_15294 ),
    .O(\DataPath/RegFile/mux9_4_8264 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 64'hFBD97351EAC86240 ))
  \DataPath/RegFile/mux9_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux9_81_14707 ),
    .ADR4(\DataPath/RegFile/mux9_9_14708 ),
    .ADR2(\DataPath/RegFile/mux9_8_14709 ),
    .ADR5(\DataPath/RegFile/mux9_7_15295 ),
    .O(\DataPath/RegFile/mux9_3_8277 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux9_7  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_18_18_14692 ),
    .ADR2(\DataPath/RegFile/reg_bank_19_18_14406 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_18_13816 ),
    .ADR1(\DataPath/RegFile/reg_bank_16_18_13542 ),
    .O(\DataPath/RegFile/mux9_7_15295 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux9_82  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_2_18_13511 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_18_14690 ),
    .ADR1(\DataPath/RegFile/reg_bank_1_18_0 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_18_14227 ),
    .O(\DataPath/RegFile/mux9_82_15294 )
  );
  X_BUF   \DataPath/RegFile/mux42_7/DataPath/RegFile/mux42_7_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_18_31_8075 ),
    .O(\DataPath/RegFile/reg_bank_18_31_0 )
  );
  X_BUF   \DataPath/RegFile/mux42_7/DataPath/RegFile/mux42_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [19]),
    .O(\DataPath/reg_val2<19>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X23Y49" ))
  \DataPath/RegFile/mux42_2_f7  (
    .IA(\DataPath/RegFile/mux42_4_8076 ),
    .IB(\DataPath/RegFile/mux42_3_8081 ),
    .O(\DataPath/reg_val2 [19]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y49" ),
    .INIT ( 64'hF7E6D5C4B3A29180 ))
  \DataPath/RegFile/mux42_4  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux42_92_15103 ),
    .ADR2(\DataPath/RegFile/mux42_10_15096 ),
    .ADR5(\DataPath/RegFile/mux42_91_15104 ),
    .ADR3(\DataPath/RegFile/mux42_82_15291 ),
    .O(\DataPath/RegFile/mux42_4_8076 )
  );
  X_FF #(
    .LOC ( "SLICE_X23Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_31  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_31/IN ),
    .O(\DataPath/RegFile/reg_bank_18_31_8075 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y49" ),
    .INIT ( 64'hFE76BA32DC549810 ))
  \DataPath/RegFile/mux42_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR5(\DataPath/RegFile/mux42_81_15100 ),
    .ADR3(\DataPath/RegFile/mux42_9_15101 ),
    .ADR4(\DataPath/RegFile/mux42_8_15102 ),
    .ADR2(\DataPath/RegFile/mux42_7_15292 ),
    .O(\DataPath/RegFile/mux42_3_8081 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y49" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux42_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_18_19_14842 ),
    .ADR2(\DataPath/RegFile/reg_bank_19_19_14407 ),
    .ADR1(\DataPath/RegFile/reg_bank_17_19_13817 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_19_13543 ),
    .O(\DataPath/RegFile/mux42_7_15292 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y49" ),
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \DataPath/RegFile/mux42_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_2_19_13513 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_19_15054 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_19_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_19_14228 ),
    .O(\DataPath/RegFile/mux42_82_15291 )
  );
  X_BUF   \DataPath/RegFile/mux55_7/DataPath/RegFile/mux55_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [30]),
    .O(\DataPath/reg_val2<30>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X15Y51" ))
  \DataPath/RegFile/mux55_2_f7  (
    .IA(\DataPath/RegFile/mux55_4_7258 ),
    .IB(\DataPath/RegFile/mux55_3_7271 ),
    .O(\DataPath/reg_val2 [30]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y51" ),
    .INIT ( 64'hF7D5E6C4B391A280 ))
  \DataPath/RegFile/mux55_4  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux55_92_14977 ),
    .ADR2(\DataPath/RegFile/mux55_10_14970 ),
    .ADR5(\DataPath/RegFile/mux55_91_14978 ),
    .ADR4(\DataPath/RegFile/mux55_82_15273 ),
    .O(\DataPath/RegFile/mux55_4_7258 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y51" ),
    .INIT ( 64'hFB73D951EA62C840 ))
  \DataPath/RegFile/mux55_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux55_81_14974 ),
    .ADR3(\DataPath/RegFile/mux55_9_14975 ),
    .ADR2(\DataPath/RegFile/mux55_8_14976 ),
    .ADR5(\DataPath/RegFile/mux55_7_15274 ),
    .O(\DataPath/RegFile/mux55_3_7271 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y51" ),
    .INIT ( 64'hFFCC00CCAAF0AAF0 ))
  \DataPath/RegFile/mux55_7  (
    .ADR3(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_18_30_14175 ),
    .ADR4(\DataPath/RegFile/reg_bank_19_30_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_17_30_13832 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_30_13559 ),
    .O(\DataPath/RegFile/mux55_7_15274 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y51" ),
    .INIT ( 64'hFAFA0A0AFC0CFC0C ))
  \DataPath/RegFile/mux55_82  (
    .ADR2(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_2_30_13515 ),
    .ADR4(\DataPath/RegFile/reg_bank_3_30_14172 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_30_14173 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_30_14174 ),
    .O(\DataPath/RegFile/mux55_82_15273 )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_18  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_18/IN ),
    .O(\DataPath/RegFile/reg_bank_11_18_14704 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_17  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_17/IN ),
    .O(\DataPath/RegFile/reg_bank_11_17_14960 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_16  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_16/IN ),
    .O(\DataPath/RegFile/reg_bank_11_16_14925 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_15  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_15/IN ),
    .O(\DataPath/RegFile/reg_bank_11_15_14791 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y63" ),
    .INIT ( 64'hFFCCAAF000CCAAF0 ))
  \DataPath/ALU/Sh1041  (
    .ADR5(\DataPath/reg_val1<11>_0 ),
    .ADR1(\DataPath/reg_val1<9>_0 ),
    .ADR2(\DataPath/reg_val1<8>_0 ),
    .ADR0(\DataPath/reg_val1<10>_0 ),
    .ADR4(\DataPath/ALU/mux_2x1_s/Mmux_f11_14448 ),
    .ADR3(\DataPath/ALU/mux_2x1_s/Mmux_f121_14449 ),
    .O(\DataPath/ALU/Sh104 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y63" ),
    .INIT ( 64'hFBF83B38CBC80B08 ))
  \DataPath/RegWriteMux/Mmux_f312  (
    .ADR1(\DataPath/ALU/shift_amt [2]),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR0(\DataPath/ALU/Sh108 ),
    .ADR4(\DataPath/ALU/Sh116 ),
    .ADR5(\DataPath/ALU/Sh112 ),
    .ADR3(\DataPath/ALU/Sh104 ),
    .O(\DataPath/RegWriteMux/Mmux_f312_14447 )
  );
  X_BUF   \DataPath/RegFile/mux49_7/DataPath/RegFile/mux49_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [25]),
    .O(\DataPath/reg_val2<25>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X15Y50" ))
  \DataPath/RegFile/mux49_2_f7  (
    .IA(\DataPath/RegFile/mux49_4_7228 ),
    .IB(\DataPath/RegFile/mux49_3_7241 ),
    .O(\DataPath/reg_val2 [25]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y50" ),
    .INIT ( 64'hF3F3EE22C0C0EE22 ))
  \DataPath/RegFile/mux49_4  (
    .ADR1(\DataPath/instruction [19]),
    .ADR4(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux49_92_13983 ),
    .ADR2(\DataPath/RegFile/mux49_10_13967 ),
    .ADR5(\DataPath/RegFile/mux49_91_13984 ),
    .ADR0(\DataPath/RegFile/mux49_82_15271 ),
    .O(\DataPath/RegFile/mux49_4_7228 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y50" ),
    .INIT ( 64'hFD75EC64B931A820 ))
  \DataPath/RegFile/mux49_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux49_81_13972 ),
    .ADR3(\DataPath/RegFile/mux49_9_13981 ),
    .ADR5(\DataPath/RegFile/mux49_8_13982 ),
    .ADR4(\DataPath/RegFile/mux49_7_15272 ),
    .O(\DataPath/RegFile/mux49_3_7241 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y50" ),
    .INIT ( 64'hCFCFFA0AC0C0FA0A ))
  \DataPath/RegFile/mux49_7  (
    .ADR4(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR5(\DataPath/RegFile/reg_bank_18_25_13979 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_25_13980 ),
    .ADR3(\DataPath/RegFile/reg_bank_17_25_13827 ),
    .ADR0(\DataPath/RegFile/reg_bank_16_25_13554 ),
    .O(\DataPath/RegFile/mux49_7_15272 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y50" ),
    .INIT ( 64'hACACFF0FACACF000 ))
  \DataPath/RegFile/mux49_82  (
    .ADR4(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_2_25_13459 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_25_13976 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_25_13977 ),
    .ADR5(\DataPath/RegFile/reg_bank_0_25_13978 ),
    .O(\DataPath/RegFile/mux49_82_15271 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y53" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux10_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_10_19_14251 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_19_15105 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_19_14135 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_19_15106 ),
    .O(\DataPath/RegFile/mux10_92_15159 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y53" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux40_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_14_17_14950 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_17_14951 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_17_14773 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_17_14715 ),
    .O(\DataPath/RegFile/mux40_10_14949 )
  );
  X_BUF   \DataPath/ALUInMux/Mmux_f102/DataPath/ALUInMux/Mmux_f102_CMUX_Delay  (
    .I(\DataPath/alu_in2<18>_pack_1 ),
    .O(\DataPath/alu_in2 [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y62" ),
    .INIT ( 64'hA280A280A280A280 ))
  \DataPath/ALUInMux/Mmux_f1021  (
    .ADR4(1'b1),
    .ADR0(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [15]),
    .ADR5(1'b1),
    .O(\DataPath/ALUInMux/Mmux_f102 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y62" ),
    .INIT ( 32'hF7D5A280 ))
  \DataPath/ALUInMux/Mmux_f101  (
    .ADR4(\DataPath/reg_val2<18>_0 ),
    .ADR0(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [15]),
    .O(\DataPath/alu_in2<18>_pack_1 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y62" ),
    .INIT ( 64'h7A79B1B24A498182 ))
  \DataPath/RegWriteMux/Mmux_f101  (
    .ADR2(alu_op[0]),
    .ADR1(alu_op[1]),
    .ADR3(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c [2]),
    .ADR0(\DataPath/reg_val1<18>_0 ),
    .ADR4(\DataPath/alu_in2 [18]),
    .ADR5(\DataPath/ALU/complement<18>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f10 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y57" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux15_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_10_23_14253 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_23_15130 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_23_14114 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_23_15131 ),
    .O(\DataPath/RegFile/mux15_92_15112 )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_31  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_31/IN ),
    .O(\DataPath/RegFile/reg_bank_13_31_13550 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_30  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_30/IN ),
    .O(\DataPath/RegFile/reg_bank_13_30_14166 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_29  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_29/IN ),
    .O(\DataPath/RegFile/reg_bank_13_29_14493 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_28  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_28/IN ),
    .O(\DataPath/RegFile/reg_bank_13_28_14783 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_19  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_19/IN ),
    .O(\DataPath/RegFile/reg_bank_10_19_14251 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y52" ),
    .INIT ( 64'hEEEEFA504444FA50 ))
  \DataPath/RegFile/mux55_10  (
    .ADR4(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_14_30_14164 ),
    .ADR5(\DataPath/RegFile/reg_bank_15_30_14165 ),
    .ADR3(\DataPath/RegFile/reg_bank_13_30_14166 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_30_14167 ),
    .O(\DataPath/RegFile/mux55_10_14970 )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_18  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_18/IN ),
    .O(\DataPath/RegFile/reg_bank_10_18_14250 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y52" ),
    .INIT ( 64'hE4E4FFAAE4E45500 ))
  \DataPath/RegFile/mux51_92  (
    .ADR4(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_10_27_14256 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_27_14825 ),
    .ADR5(\DataPath/RegFile/reg_bank_9_27_14117 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_27_14826 ),
    .O(\DataPath/RegFile/mux51_92_14904 )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_17  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_17/IN ),
    .O(\DataPath/RegFile/reg_bank_10_17_14249 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_16  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_16/IN ),
    .O(\DataPath/RegFile/reg_bank_10_16_14248 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y55" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux9_81  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_26_18_14688 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_18_14689 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_18_13759 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_18_14555 ),
    .O(\DataPath/RegFile/mux9_81_14707 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y55" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux47_81  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_26_23_14836 ),
    .ADR0(\DataPath/RegFile/reg_bank_27_23_14895 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_23_13779 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_23_14565 ),
    .O(\DataPath/RegFile/mux47_81_15148 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y91" ),
    .INIT ( 64'h00CA00CAFFFF0000 ))
  \DataPath/ALU/Sh4511  (
    .ADR5(\DataPath/ALU/shift_amt [2]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR1(\DataPath/reg_val1<0>_0 ),
    .ADR2(\DataPath/ALU/shift_amt [0]),
    .ADR0(\DataPath/reg_val1<1>_0 ),
    .ADR4(\DataPath/ALU/Sh5 ),
    .O(\DataPath/ALU/Sh451_13701 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y91" ),
    .INIT ( 64'hAFA0AFA0FCFC0C0C ))
  \DataPath/ALU/Sh51  (
    .ADR2(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR4(\DataPath/reg_val1<4>_0 ),
    .ADR0(\DataPath/reg_val1<2>_0 ),
    .ADR3(\DataPath/reg_val1<3>_0 ),
    .ADR1(\DataPath/reg_val1<5>_0 ),
    .O(\DataPath/ALU/Sh5 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y56" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux24_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_22_31_15010 ),
    .ADR2(\DataPath/RegFile/reg_bank_23_31_15011 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_31_14758 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_31_0 ),
    .O(\DataPath/RegFile/mux24_8_14944 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y59" ),
    .INIT ( 64'hF0CCF0CCFFFF0000 ))
  \DataPath/ALUInMux/Mmux_f210  (
    .ADR0(1'b1),
    .ADR5(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(\DataPath/instruction [10]),
    .ADR1(\DataPath/instruction [16]),
    .ADR4(\DataPath/reg_val2<10>_0 ),
    .O(\DataPath/alu_in2 [10])
  );
  X_FF #(
    .LOC ( "SLICE_X15Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_26  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_26/IN ),
    .O(\DataPath/RegFile/reg_bank_24_26_14566 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_25  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_25/IN ),
    .O(\DataPath/RegFile/reg_bank_24_25_13975 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_24  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_24/IN ),
    .O(\DataPath/RegFile/reg_bank_24_24_14298 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X15Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_23  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_23/IN ),
    .O(\DataPath/RegFile/reg_bank_24_23_14565 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y49" ),
    .INIT ( 64'hF0FFF000CCAACCAA ))
  \DataPath/RegFile/mux23_10  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_14_30_14164 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_30_14165 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_30_14166 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_30_14167 ),
    .O(\DataPath/RegFile/mux23_10_14163 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_30  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_30/IN ),
    .O(\DataPath/RegFile/reg_bank_18_30_14175 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_29  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_29/IN ),
    .O(\DataPath/RegFile/reg_bank_18_29_14504 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_28  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_28/IN ),
    .O(\DataPath/RegFile/reg_bank_18_28_14851 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_27  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_27/IN ),
    .O(\DataPath/RegFile/reg_bank_18_27_14809 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux39_7/DataPath/RegFile/mux39_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [16]),
    .O(\DataPath/reg_val2<16>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X17Y49" ))
  \DataPath/RegFile/mux39_2_f7  (
    .IA(\DataPath/RegFile/mux39_4_7565 ),
    .IB(\DataPath/RegFile/mux39_3_7578 ),
    .O(\DataPath/reg_val2 [16]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y49" ),
    .INIT ( 64'hFBEAD9C873625140 ))
  \DataPath/RegFile/mux39_4  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux39_92_14922 ),
    .ADR5(\DataPath/RegFile/mux39_10_14914 ),
    .ADR2(\DataPath/RegFile/mux39_91_14923 ),
    .ADR3(\DataPath/RegFile/mux39_82_15277 ),
    .O(\DataPath/RegFile/mux39_4_7565 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y49" ),
    .INIT ( 64'hFBD97351EAC86240 ))
  \DataPath/RegFile/mux39_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux39_81_14920 ),
    .ADR4(\DataPath/RegFile/mux39_9_14195 ),
    .ADR2(\DataPath/RegFile/mux39_8_14190 ),
    .ADR5(\DataPath/RegFile/mux39_7_15278 ),
    .O(\DataPath/RegFile/mux39_3_7578 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y49" ),
    .INIT ( 64'hF5A0DDDDF5A08888 ))
  \DataPath/RegFile/mux39_7  (
    .ADR0(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_16_14840 ),
    .ADR2(\DataPath/RegFile/reg_bank_19_16_14404 ),
    .ADR3(\DataPath/RegFile/reg_bank_17_16_13814 ),
    .ADR5(\DataPath/RegFile/reg_bank_16_16_13540 ),
    .O(\DataPath/RegFile/mux39_7_15278 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y49" ),
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \DataPath/RegFile/mux39_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_2_16_13505 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_16_14921 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_16_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_0_16_14225 ),
    .O(\DataPath/RegFile/mux39_82_15277 )
  );
  X_BUF   \DataPath/ALU/Sh2/DataPath/ALU/Sh2_CMUX_Delay  (
    .I(N16),
    .O(N16_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y64" ),
    .INIT ( 64'h7632541076325410 ))
  \DataPath/ALU/Sh21  (
    .ADR2(\DataPath/reg_val1<2>_0 ),
    .ADR3(\DataPath/reg_val1<0>_0 ),
    .ADR4(\DataPath/reg_val1<1>_0 ),
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR1(\DataPath/ALU/shift_amt [1]),
    .ADR5(1'b1),
    .O(\DataPath/ALU/Sh2 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y64" ),
    .INIT ( 32'h00AA55FF ))
  \DataPath/ALU/Sh41_SW0  (
    .ADR1(1'b1),
    .ADR3(\DataPath/reg_val1<0>_0 ),
    .ADR4(\DataPath/reg_val1<1>_0 ),
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR2(1'b1),
    .O(N16)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y64" ),
    .INIT ( 64'h5D585D580D080D08 ))
  \DataPath/RegWriteMux/Mmux_f152  (
    .ADR4(1'b1),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/Sh18 ),
    .ADR1(\DataPath/ALU/Sh10 ),
    .ADR5(\DataPath/ALU/Sh2 ),
    .O(\DataPath/RegWriteMux/Mmux_f151_14338 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y64" ),
    .INIT ( 64'hBFFFB3F38C0C8000 ))
  \DataPath/ALU/mux_2x1_s/Mmux_f11  (
    .ADR5(\DataPath/instruction [6]),
    .ADR0(func[0]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR1(alu_op[3]),
    .ADR4(\DataPath/reg_val2<0>_0 ),
    .O(\DataPath/ALU/shift_amt [0])
  );
  X_FF #(
    .LOC ( "SLICE_X17Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_27  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_27/IN ),
    .O(\DataPath/RegFile/reg_bank_9_27_14117 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_26  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_26/IN ),
    .O(\DataPath/RegFile/reg_bank_9_26_14116 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y48" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux20_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_22_28_13732 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_28_13733 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_28_13734 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_28_13735 ),
    .O(\DataPath/RegFile/mux20_8_13731 )
  );
  X_FF #(
    .LOC ( "SLICE_X17Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_25  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_25/IN ),
    .O(\DataPath/RegFile/reg_bank_9_25_14018 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_24  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_24/IN ),
    .O(\DataPath/RegFile/reg_bank_9_24_14115 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y70" ),
    .INIT ( 64'hF2F0F0F000000000 ))
  \DataPath/ALU/m3/Mmux_f382_SW0  (
    .ADR5(alu_op[2]),
    .ADR0(opcode[4]),
    .ADR1(opcode[3]),
    .ADR3(opcode[5]),
    .ADR4(\ControlUnit/opcode[5]_GND_2_o_equal_35_o<5>1 ),
    .ADR2(\ControlUnit/alu_op<3>1_13006 ),
    .O(N18)
  );
  X_BUF   \N21/N21_CMUX_Delay  (
    .I(N21),
    .O(N21_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X15Y67" ))
  \DataPath/ALU/Diff/a<1>4_SW1  (
    .IA(N215),
    .IB(N216),
    .O(N21),
    .SEL(\DataPath/ALU/Diff/a [11])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y67" ),
    .INIT ( 64'hFFFFFFFF0F030F00 ))
  \DataPath/ALU/Diff/a<1>4_SW1_F  (
    .ADR0(1'b1),
    .ADR2(\DataPath/ALU/Diff/a [6]),
    .ADR4(\DataPath/ALU/Diff/a [9]),
    .ADR1(\DataPath/ALU/Diff/a [8]),
    .ADR3(\DataPath/ALU/Diff/a [7]),
    .ADR5(\DataPath/ALU/Diff/a [5]),
    .O(N215)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y67" ),
    .INIT ( 64'hFFFFFFFF31313031 ))
  \DataPath/ALU/Diff/a<1>4_SW1_G  (
    .ADR1(\DataPath/ALU/Diff/a [6]),
    .ADR0(\DataPath/ALU/Diff/a [8]),
    .ADR4(\DataPath/ALU/Diff/a [9]),
    .ADR3(\DataPath/ALU/Diff/a [10]),
    .ADR2(\DataPath/ALU/Diff/a [7]),
    .ADR5(\DataPath/ALU/Diff/a [5]),
    .O(N216)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_31  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_31/IN ),
    .O(\DataPath/RegFile/reg_bank_0_31_13568 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_30  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_30/IN ),
    .O(\DataPath/RegFile/reg_bank_0_30_14174 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_29  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_29/IN ),
    .O(\DataPath/RegFile/reg_bank_0_29_14215 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_28  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_28/IN ),
    .O(\DataPath/RegFile/reg_bank_0_28_14214 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y72" ),
    .INIT ( 64'h0F0CAFAC000CA0AC ))
  \DataPath/RegWriteMux/Mmux_f143  (
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR3(\DataPath/ALU/shift_amt [2]),
    .ADR5(\DataPath/RegWriteMux/Mmux_f141_13699 ),
    .ADR1(\DataPath/ALU/Sh531_0 ),
    .ADR0(\DataPath/ALU/Sh451_13701 ),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .O(\DataPath/RegWriteMux/Mmux_f142_13021 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y72" ),
    .INIT ( 64'hCAAACAAAFAFA0A0A ))
  \DataPath/ALU/mux_2x1_s/Mmux_f261  (
    .ADR0(\DataPath/instruction [9]),
    .ADR1(func[3]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(alu_mux_ctrl),
    .ADR2(alu_op[3]),
    .ADR4(\DataPath/reg_val2<3>_0 ),
    .O(\DataPath/ALU/shift_amt [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y68" ),
    .INIT ( 64'h02578ADFFDA87520 ))
  \DataPath/ALU/Diff/Mxor_a_0_xo<0>1  (
    .ADR4(func[0]),
    .ADR2(\DataPath/instruction [6]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(alu_mux_ctrl),
    .ADR3(\DataPath/reg_val2<0>_0 ),
    .ADR5(\DataPath/reg_val1<0>_0 ),
    .O(\DataPath/ALU/Diff/a [0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y68" ),
    .INIT ( 64'hF5A0F5A0EEEE4444 ))
  \DataPath/ALU/Sh1051  (
    .ADR1(\DataPath/reg_val1<9>_0 ),
    .ADR3(\DataPath/reg_val1<11>_0 ),
    .ADR2(\DataPath/reg_val1<12>_0 ),
    .ADR4(\DataPath/reg_val1<10>_0 ),
    .ADR0(\DataPath/ALU/mux_2x1_s/Mmux_f111 ),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh105 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y68" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegWriteMux/Mmux_f322  (
    .ADR5(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/ALU/Sh109 ),
    .ADR0(\DataPath/ALU/Sh117 ),
    .ADR2(\DataPath/ALU/Sh113 ),
    .ADR3(\DataPath/ALU/Sh105 ),
    .O(\DataPath/RegWriteMux/Mmux_f322_14418 )
  );
  X_BUF   \DataPath/RegFile/mux23_7/DataPath/RegFile/mux23_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [30]),
    .O(\DataPath/reg_val1<30>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X16Y48" ))
  \DataPath/RegFile/mux23_2_f7  (
    .IA(\DataPath/RegFile/mux23_4_7595 ),
    .IB(\DataPath/RegFile/mux23_3_7608 ),
    .O(\DataPath/reg_val1 [30]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y48" ),
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \DataPath/RegFile/mux23_4  (
    .ADR1(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux23_92_14179 ),
    .ADR2(\DataPath/RegFile/mux23_10_14163 ),
    .ADR5(\DataPath/RegFile/mux23_91_14180 ),
    .ADR3(\DataPath/RegFile/mux23_82_15279 ),
    .O(\DataPath/RegFile/mux23_4_7595 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y48" ),
    .INIT ( 64'hFB73D951EA62C840 ))
  \DataPath/RegFile/mux23_3  (
    .ADR1(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux23_81_14168 ),
    .ADR3(\DataPath/RegFile/mux23_9_14177 ),
    .ADR4(\DataPath/RegFile/mux23_8_14178 ),
    .ADR5(\DataPath/RegFile/mux23_7_15280 ),
    .O(\DataPath/RegFile/mux23_3_7608 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y48" ),
    .INIT ( 64'hFFCC00CCAAF0AAF0 ))
  \DataPath/RegFile/mux23_7  (
    .ADR3(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_18_30_14175 ),
    .ADR4(\DataPath/RegFile/reg_bank_19_30_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_17_30_13832 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_30_13559 ),
    .O(\DataPath/RegFile/mux23_7_15280 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y48" ),
    .INIT ( 64'hF0CCF0CCAAFFAA00 ))
  \DataPath/RegFile/mux23_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_2_30_13515 ),
    .ADR2(\DataPath/RegFile/reg_bank_3_30_14172 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_30_14173 ),
    .ADR4(\DataPath/RegFile/reg_bank_0_30_14174 ),
    .O(\DataPath/RegFile/mux23_82_15279 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_19  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_19/IN ),
    .O(\DataPath/RegFile/reg_bank_25_19_13760 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y49" ),
    .INIT ( 64'hEEEE2222FC30FC30 ))
  \DataPath/RegFile/mux50_91  (
    .ADR1(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_6_26_13992 ),
    .ADR4(\DataPath/RegFile/reg_bank_7_26_14621 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_26_14879 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_26_14529 ),
    .O(\DataPath/RegFile/mux50_91_15087 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_18  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_18/IN ),
    .O(\DataPath/RegFile/reg_bank_25_18_13759 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y49" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux19_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_10_27_14256 ),
    .ADR1(\DataPath/RegFile/reg_bank_11_27_14825 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_27_14117 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_27_14826 ),
    .O(\DataPath/RegFile/mux19_92_14810 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_17  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_17/IN ),
    .O(\DataPath/RegFile/reg_bank_25_17_13758 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y49" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux49_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_6_25_13991 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_25_14013 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_25_14014 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_25_14015 ),
    .O(\DataPath/RegFile/mux49_91_13984 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_16  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_16/IN ),
    .O(\DataPath/RegFile/reg_bank_25_16_13757 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y49" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux49_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_14_25_13968 ),
    .ADR0(\DataPath/RegFile/reg_bank_15_25_13969 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_25_13970 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_25_13971 ),
    .O(\DataPath/RegFile/mux49_10_13967 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y66" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/ALU/Sh1081  (
    .ADR1(\DataPath/reg_val1<15>_0 ),
    .ADR3(\DataPath/reg_val1<14>_0 ),
    .ADR0(\DataPath/reg_val1<12>_0 ),
    .ADR2(\DataPath/reg_val1<13>_0 ),
    .ADR5(\DataPath/ALU/shift_amt [0]),
    .ADR4(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh108 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y66" ),
    .INIT ( 64'hE2E2FF33E2E2CC00 ))
  \DataPath/RegWriteMux/Mmux_f43  (
    .ADR1(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/Sh112 ),
    .ADR2(\DataPath/ALU/Sh120 ),
    .ADR0(\DataPath/ALU/Sh116 ),
    .ADR5(\DataPath/ALU/Sh108 ),
    .O(\DataPath/RegWriteMux/Mmux_f42_14443 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y66" ),
    .INIT ( 64'hFEF45E54AEA40E04 ))
  \DataPath/ALU/Sh1603  (
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/mux_2x1_s/Mmux_f2311 ),
    .ADR1(\DataPath/ALU/Sh1601_14898 ),
    .ADR3(\DataPath/ALU/Sh104 ),
    .ADR4(\DataPath/ALU/Sh108 ),
    .ADR5(\DataPath/ALU/Sh1602_13384 ),
    .O(\DataPath/ALU/Sh1603_14897 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y66" ),
    .INIT ( 64'hFFEE0044CCEECC44 ))
  \DataPath/ALU/Sh1602  (
    .ADR2(1'b1),
    .ADR0(\DataPath/instruction [6]),
    .ADR3(alu_op[3]),
    .ADR5(\DataPath/alu_in2 [0]),
    .ADR1(\DataPath/ALU/Sh1002 ),
    .ADR4(\DataPath/ALU/Sh1001 ),
    .O(\DataPath/ALU/Sh1602_13384 )
  );
  X_BUF   \DataPath/RegFile/mux38_7/DataPath/RegFile/mux38_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [15]),
    .O(\DataPath/reg_val2<15>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X15Y65" ))
  \DataPath/RegFile/mux38_2_f7  (
    .IA(\DataPath/RegFile/mux38_4_7422 ),
    .IB(\DataPath/RegFile/mux38_3_7435 ),
    .O(\DataPath/reg_val2 [15]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y65" ),
    .INIT ( 64'hFFE233E2CCE200E2 ))
  \DataPath/RegFile/mux38_4  (
    .ADR3(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR5(\DataPath/RegFile/mux38_92_15094 ),
    .ADR4(\DataPath/RegFile/mux38_10_15092 ),
    .ADR2(\DataPath/RegFile/mux38_91_15095 ),
    .ADR0(\DataPath/RegFile/mux38_82_15275 ),
    .O(\DataPath/RegFile/mux38_4_7422 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y65" ),
    .INIT ( 64'hBBF388F3BBC088C0 ))
  \DataPath/RegFile/mux38_3  (
    .ADR1(\DataPath/instruction [19]),
    .ADR3(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux38_81_15093 ),
    .ADR0(\DataPath/RegFile/mux38_9_14458 ),
    .ADR4(\DataPath/RegFile/mux38_8_14453 ),
    .ADR5(\DataPath/RegFile/mux38_7_15276 ),
    .O(\DataPath/RegFile/mux38_3_7435 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y65" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux38_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_15_14765 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_15_13330 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_15_13813 ),
    .ADR0(\DataPath/RegFile/reg_bank_16_15_13539 ),
    .O(\DataPath/RegFile/mux38_7_15276 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y65" ),
    .INIT ( 64'hFF00F0F0AAAACCCC ))
  \DataPath/RegFile/mux38_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_2_15_13501 ),
    .ADR3(\DataPath/RegFile/reg_bank_3_15_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_15_14748 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_15_14224 ),
    .O(\DataPath/RegFile/mux38_82_15275 )
  );
  X_BUF   \DataPath/RegFile/mux51_7/DataPath/RegFile/mux51_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [27]),
    .O(\DataPath/reg_val2<27>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y48" ))
  \DataPath/RegFile/mux51_2_f7  (
    .IA(\DataPath/RegFile/mux51_4_7896 ),
    .IB(\DataPath/RegFile/mux51_3_7909 ),
    .O(\DataPath/reg_val2 [27]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y48" ),
    .INIT ( 64'hFEF2CEC23E320E02 ))
  \DataPath/RegFile/mux51_4  (
    .ADR2(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux51_92_14904 ),
    .ADR5(\DataPath/RegFile/mux51_10_14899 ),
    .ADR3(\DataPath/RegFile/mux51_91_14905 ),
    .ADR0(\DataPath/RegFile/mux51_82_15285 ),
    .O(\DataPath/RegFile/mux51_4_7896 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y48" ),
    .INIT ( 64'hFDB97531ECA86420 ))
  \DataPath/RegFile/mux51_3  (
    .ADR1(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux51_81_14901 ),
    .ADR4(\DataPath/RegFile/mux51_9_14902 ),
    .ADR2(\DataPath/RegFile/mux51_8_14903 ),
    .ADR5(\DataPath/RegFile/mux51_7_15286 ),
    .O(\DataPath/RegFile/mux51_3_7909 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y48" ),
    .INIT ( 64'hFA0AFA0ACFCFC0C0 ))
  \DataPath/RegFile/mux51_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_18_27_14809 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_27_14416 ),
    .ADR1(\DataPath/RegFile/reg_bank_17_27_13829 ),
    .ADR4(\DataPath/RegFile/reg_bank_16_27_13556 ),
    .O(\DataPath/RegFile/mux51_7_15286 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y48" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/RegFile/mux51_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_2_27_13468 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_27_14808 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_27_14745 ),
    .ADR0(\DataPath/RegFile/reg_bank_0_27_14213 ),
    .O(\DataPath/RegFile/mux51_82_15285 )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_27  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_27/IN ),
    .O(\DataPath/RegFile/reg_bank_7_27_14622 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y47" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux17_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_6_25_13991 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_25_14013 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_25_14014 ),
    .ADR3(\DataPath/RegFile/reg_bank_4_25_14015 ),
    .O(\DataPath/RegFile/mux17_91_14481 )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_26  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_26/IN ),
    .O(\DataPath/RegFile/reg_bank_7_26_14621 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y47" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux19_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_30_27_14580 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_27_13887 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_27_0 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_27_14686 ),
    .O(\DataPath/RegFile/mux19_9_14684 )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_25  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_25/IN ),
    .O(\DataPath/RegFile/reg_bank_7_25_14013 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_24  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_24/IN ),
    .O(\DataPath/RegFile/reg_bank_7_24_14369 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y47" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux19_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_22_27_14680 ),
    .ADR2(\DataPath/RegFile/reg_bank_23_27_14681 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_27_14682 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_27_14683 ),
    .O(\DataPath/RegFile/mux19_8_14679 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_31  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_31/IN ),
    .O(\DataPath/RegFile/reg_bank_3_31_13566 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_30  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_30/IN ),
    .O(\DataPath/RegFile/reg_bank_3_30_14172 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_29  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_29/IN ),
    .O(\DataPath/RegFile/reg_bank_3_29_14502 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_28  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_28/IN ),
    .O(\DataPath/RegFile/reg_bank_3_28_14873 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux24_7/DataPath/RegFile/mux24_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [31]),
    .O(\DataPath/reg_val1<31>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y49" ))
  \DataPath/RegFile/mux24_2_f7  (
    .IA(\DataPath/RegFile/mux24_4_7705 ),
    .IB(\DataPath/RegFile/mux24_3_7718 ),
    .O(\DataPath/reg_val1 [31]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y49" ),
    .INIT ( 64'hFECEF2C23E0E3202 ))
  \DataPath/RegFile/mux24_4  (
    .ADR1(\DataPath/instruction [24]),
    .ADR2(\DataPath/instruction [23]),
    .ADR4(\DataPath/RegFile/mux24_92_14945 ),
    .ADR5(\DataPath/RegFile/mux24_10_14941 ),
    .ADR3(\DataPath/RegFile/mux24_91_14946 ),
    .ADR0(\DataPath/RegFile/mux24_82_15283 ),
    .O(\DataPath/RegFile/mux24_4_7705 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y49" ),
    .INIT ( 64'hFBD97351EAC86240 ))
  \DataPath/RegFile/mux24_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux24_81_14942 ),
    .ADR4(\DataPath/RegFile/mux24_9_14943 ),
    .ADR2(\DataPath/RegFile/mux24_8_14944 ),
    .ADR5(\DataPath/RegFile/mux24_7_15284 ),
    .O(\DataPath/RegFile/mux24_3_7718 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y49" ),
    .INIT ( 64'hCACACACAFF0FF000 ))
  \DataPath/RegFile/mux24_7  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_18_31_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_31_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_31_13571 ),
    .ADR4(\DataPath/RegFile/reg_bank_16_31_13560 ),
    .O(\DataPath/RegFile/mux24_7_15284 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y49" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/RegFile/mux24_82  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_2_31_13517 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_31_13566 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_31_13567 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_31_13568 ),
    .O(\DataPath/RegFile/mux24_82_15283 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_31  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_31/IN ),
    .O(\DataPath/RegFile/reg_bank_16_31_13560 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_30  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_30/IN ),
    .O(\DataPath/RegFile/reg_bank_16_30_13559 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_29  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_29/IN ),
    .O(\DataPath/RegFile/reg_bank_16_29_13558 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_28  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_28/IN ),
    .O(\DataPath/RegFile/reg_bank_16_28_13557 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y46" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_31  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_31/IN ),
    .O(\DataPath/RegFile/reg_bank_1_31_13567 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y46" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_30  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_30/IN ),
    .O(\DataPath/RegFile/reg_bank_1_30_14173 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y46" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_29  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_29/IN ),
    .O(\DataPath/RegFile/reg_bank_1_29_14503 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y46" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_28  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_28/IN ),
    .O(\DataPath/RegFile/reg_bank_1_28_14746 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_27  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_27/IN ),
    .O(\DataPath/RegFile/reg_bank_10_27_14256 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y49" ),
    .INIT ( 64'hAFA0AFA0CFCFC0C0 ))
  \DataPath/RegFile/mux50_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_10_26_14255 ),
    .ADR0(\DataPath/RegFile/reg_bank_11_26_15050 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_26_14116 ),
    .ADR4(\DataPath/RegFile/reg_bank_8_26_15051 ),
    .O(\DataPath/RegFile/mux50_92_15086 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_26  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_26/IN ),
    .O(\DataPath/RegFile/reg_bank_10_26_14255 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_25  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_25/IN ),
    .O(\DataPath/RegFile/reg_bank_10_25_14016 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y49" ),
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \DataPath/RegFile/mux39_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_22_16_14191 ),
    .ADR2(\DataPath/RegFile/reg_bank_23_16_14192 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_16_14193 ),
    .ADR1(\DataPath/RegFile/reg_bank_20_16_14194 ),
    .O(\DataPath/RegFile/mux39_8_14190 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_24  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_24/IN ),
    .O(\DataPath/RegFile/reg_bank_10_24_14254 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y49" ),
    .INIT ( 64'hFFF000F0CCAACCAA ))
  \DataPath/RegFile/mux23_8  (
    .ADR3(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_22_30_14987 ),
    .ADR4(\DataPath/RegFile/reg_bank_23_30_14988 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_30_14757 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_30_14989 ),
    .O(\DataPath/RegFile/mux23_8_14178 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y48" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \DataPath/RegFile/mux51_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_6_27_13993 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_27_14622 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_27_14824 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_27_14530 ),
    .O(\DataPath/RegFile/mux51_91_14905 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y48" ),
    .INIT ( 64'hCACACACAFF0FF000 ))
  \DataPath/RegFile/mux50_9  (
    .ADR5(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_30_26_13462 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_26_13463 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_26_13464 ),
    .ADR4(\DataPath/RegFile/reg_bank_28_26_13465 ),
    .O(\DataPath/RegFile/mux50_9_13461 )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_30  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_30/IN ),
    .O(\DataPath/RegFile/reg_bank_20_30_14989 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y49" ),
    .INIT ( 64'hFCBBFC8830BB3088 ))
  \DataPath/RegFile/mux51_10  (
    .ADR1(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_14_27_14800 ),
    .ADR5(\DataPath/RegFile/reg_bank_15_27_14801 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_27_14782 ),
    .ADR4(\DataPath/RegFile/reg_bank_12_27_14720 ),
    .O(\DataPath/RegFile/mux51_10_14899 )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_29  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_29/IN ),
    .O(\DataPath/RegFile/reg_bank_20_29_15015 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y49" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux18_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_10_26_14255 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_26_15050 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_26_14116 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_26_15051 ),
    .O(\DataPath/RegFile/mux18_92_15033 )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_28  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_28/IN ),
    .O(\DataPath/RegFile/reg_bank_20_28_13735 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y49" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux40_81  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_26_17_14834 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_17_14891 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_17_13758 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_17_14554 ),
    .O(\DataPath/RegFile/mux40_81_14952 )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_27  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_27/IN ),
    .O(\DataPath/RegFile/reg_bank_20_27_14683 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y49" ),
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \DataPath/RegFile/mux7_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_26_16_14833 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_16_14890 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_16_13757 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_16_14553 ),
    .O(\DataPath/RegFile/mux7_81_14927 )
  );
  X_BUF   \DataPath/RegFile/mux20_7/DataPath/RegFile/mux20_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [28]),
    .O(\DataPath/reg_val1<28>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y48" ))
  \DataPath/RegFile/mux20_2_f7  (
    .IA(\DataPath/RegFile/mux20_4_7675 ),
    .IB(\DataPath/RegFile/mux20_3_7688 ),
    .O(\DataPath/reg_val1 [28]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y48" ),
    .INIT ( 64'hFEF4AEA45E540E04 ))
  \DataPath/RegFile/mux20_4  (
    .ADR0(\DataPath/instruction [24]),
    .ADR2(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux20_92_14874 ),
    .ADR5(\DataPath/RegFile/mux20_10_14868 ),
    .ADR4(\DataPath/RegFile/mux20_91_14875 ),
    .ADR1(\DataPath/RegFile/mux20_82_15281 ),
    .O(\DataPath/RegFile/mux20_4_7675 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y48" ),
    .INIT ( 64'hFD75B931EC64A820 ))
  \DataPath/RegFile/mux20_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux20_81_14871 ),
    .ADR3(\DataPath/RegFile/mux20_9_13736 ),
    .ADR4(\DataPath/RegFile/mux20_8_13731 ),
    .ADR5(\DataPath/RegFile/mux20_7_15282 ),
    .O(\DataPath/RegFile/mux20_3_7688 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y48" ),
    .INIT ( 64'hFA0AFA0ACFCFC0C0 ))
  \DataPath/RegFile/mux20_7  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_18_28_14851 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_28_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_28_13830 ),
    .ADR4(\DataPath/RegFile/reg_bank_16_28_13557 ),
    .O(\DataPath/RegFile/mux20_7_15282 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y48" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux20_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_2_28_13470 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_28_14873 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_28_14746 ),
    .ADR2(\DataPath/RegFile/reg_bank_0_28_14214 ),
    .O(\DataPath/RegFile/mux20_82_15281 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_27  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_27/IN ),
    .O(\DataPath/RegFile/reg_bank_4_27_14530 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X20Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_26  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_26/IN ),
    .O(\DataPath/RegFile/reg_bank_4_26_14529 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X20Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_25  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_25/IN ),
    .O(\DataPath/RegFile/reg_bank_4_25_14015 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X20Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_24  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_24/IN ),
    .O(\DataPath/RegFile/reg_bank_4_24_14371 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux50_7/DataPath/RegFile/mux50_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [26]),
    .O(\DataPath/reg_val2<26>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y49" ))
  \DataPath/RegFile/mux50_2_f7  (
    .IA(\DataPath/RegFile/mux50_4_8013 ),
    .IB(\DataPath/RegFile/mux50_3_8026 ),
    .O(\DataPath/reg_val2 [26]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y49" ),
    .INIT ( 64'hF3EEF322C0EEC022 ))
  \DataPath/RegFile/mux50_4  (
    .ADR3(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR5(\DataPath/RegFile/mux50_92_15086 ),
    .ADR2(\DataPath/RegFile/mux50_10_15084 ),
    .ADR4(\DataPath/RegFile/mux50_91_15087 ),
    .ADR0(\DataPath/RegFile/mux50_82_15289 ),
    .O(\DataPath/RegFile/mux50_4_8013 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y49" ),
    .INIT ( 64'hBFB38F83BCB08C80 ))
  \DataPath/RegFile/mux50_3  (
    .ADR2(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux50_81_15085 ),
    .ADR0(\DataPath/RegFile/mux50_9_13461 ),
    .ADR3(\DataPath/RegFile/mux50_8_13454 ),
    .ADR5(\DataPath/RegFile/mux50_7_15290 ),
    .O(\DataPath/RegFile/mux50_3_8026 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y49" ),
    .INIT ( 64'hF0FFF000AACCAACC ))
  \DataPath/RegFile/mux50_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR4(\DataPath/RegFile/reg_bank_18_26_14848 ),
    .ADR2(\DataPath/RegFile/reg_bank_19_26_14415 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_26_13828 ),
    .ADR1(\DataPath/RegFile/reg_bank_16_26_13555 ),
    .O(\DataPath/RegFile/mux50_7_15290 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y49" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux50_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_2_26_13466 ),
    .ADR3(\DataPath/RegFile/reg_bank_3_26_15032 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_26_14744 ),
    .ADR2(\DataPath/RegFile/reg_bank_0_26_14212 ),
    .O(\DataPath/RegFile/mux50_82_15289 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_27  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_27/IN ),
    .O(\DataPath/RegFile/reg_bank_8_27_14826 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y49" ),
    .INIT ( 64'hFFCC3300E2E2E2E2 ))
  \DataPath/RegFile/mux51_9  (
    .ADR1(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_30_27_14580 ),
    .ADR4(\DataPath/RegFile/reg_bank_31_27_13887 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_27_0 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_27_14686 ),
    .O(\DataPath/RegFile/mux51_9_14902 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_26  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_26/IN ),
    .O(\DataPath/RegFile/reg_bank_8_26_15051 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y49" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux9_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_22_18_15107 ),
    .ADR2(\DataPath/RegFile/reg_bank_23_18_15108 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_18_14753 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_18_15009 ),
    .O(\DataPath/RegFile/mux9_8_14709 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_25  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_25/IN ),
    .O(\DataPath/RegFile/reg_bank_8_25_14019 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y49" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux51_8  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_22_27_14680 ),
    .ADR3(\DataPath/RegFile/reg_bank_23_27_14681 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_27_14682 ),
    .ADR1(\DataPath/RegFile/reg_bank_20_27_14683 ),
    .O(\DataPath/RegFile/mux51_8_14903 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_24  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_24/IN ),
    .O(\DataPath/RegFile/reg_bank_8_24_14373 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y49" ),
    .INIT ( 64'hFFF000F0CCAACCAA ))
  \DataPath/RegFile/mux18_91  (
    .ADR3(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_6_26_13992 ),
    .ADR4(\DataPath/RegFile/reg_bank_7_26_14621 ),
    .ADR2(\DataPath/RegFile/reg_bank_5_26_14879 ),
    .ADR0(\DataPath/RegFile/reg_bank_4_26_14529 ),
    .O(\DataPath/RegFile/mux18_91_15034 )
  );
  X_BUF   \DataPath/RegFile/mux19_7/DataPath/RegFile/mux19_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [27]),
    .O(\DataPath/reg_val1<27>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y48" ))
  \DataPath/RegFile/mux19_2_f7  (
    .IA(\DataPath/RegFile/mux19_4_7983 ),
    .IB(\DataPath/RegFile/mux19_3_7996 ),
    .O(\DataPath/reg_val1 [27]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y48" ),
    .INIT ( 64'hFBEA7362D9C85140 ))
  \DataPath/RegFile/mux19_4  (
    .ADR1(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux19_92_14810 ),
    .ADR4(\DataPath/RegFile/mux19_10_14799 ),
    .ADR5(\DataPath/RegFile/mux19_91_14811 ),
    .ADR3(\DataPath/RegFile/mux19_82_15287 ),
    .O(\DataPath/RegFile/mux19_4_7983 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y48" ),
    .INIT ( 64'hEE44F5F5EE44A0A0 ))
  \DataPath/RegFile/mux19_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux19_81_14805 ),
    .ADR3(\DataPath/RegFile/mux19_9_14684 ),
    .ADR1(\DataPath/RegFile/mux19_8_14679 ),
    .ADR5(\DataPath/RegFile/mux19_7_15288 ),
    .O(\DataPath/RegFile/mux19_3_7996 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y48" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux19_7  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_18_27_14809 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_27_14416 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_27_13829 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_27_13556 ),
    .O(\DataPath/RegFile/mux19_7_15288 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y48" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux19_82  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_2_27_13468 ),
    .ADR3(\DataPath/RegFile/reg_bank_3_27_14808 ),
    .ADR1(\DataPath/RegFile/reg_bank_1_27_14745 ),
    .ADR2(\DataPath/RegFile/reg_bank_0_27_14213 ),
    .O(\DataPath/RegFile/mux19_82_15287 )
  );
  X_FF #(
    .LOC ( "SLICE_X23Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_27  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_27/IN ),
    .O(\DataPath/RegFile/reg_bank_6_27_13993 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y47" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux16_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_6_24_13990 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_24_14369 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_24_14370 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_24_14371 ),
    .O(\DataPath/RegFile/mux16_91_14306 )
  );
  X_FF #(
    .LOC ( "SLICE_X23Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_26  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_26/IN ),
    .O(\DataPath/RegFile/reg_bank_6_26_13992 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_25  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_25/IN ),
    .O(\DataPath/RegFile/reg_bank_6_25_13991 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_24  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_24/IN ),
    .O(\DataPath/RegFile/reg_bank_6_24_13990 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_27  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_27/IN ),
    .O(\DataPath/RegFile/reg_bank_5_27_14824 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_26  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_26/IN ),
    .O(\DataPath/RegFile/reg_bank_5_26_14879 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_25  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_25/IN ),
    .O(\DataPath/RegFile/reg_bank_5_25_14014 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_24  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_24/IN ),
    .O(\DataPath/RegFile/reg_bank_5_24_14370 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux19_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_6_27_13993 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_27_14622 ),
    .ADR2(\DataPath/RegFile/reg_bank_5_27_14824 ),
    .ADR3(\DataPath/RegFile/reg_bank_4_27_14530 ),
    .O(\DataPath/RegFile/mux19_91_14811 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y52" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux15_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_30_23_14472 ),
    .ADR0(\DataPath/RegFile/reg_bank_31_23_13884 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_23_14473 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_23_14474 ),
    .O(\DataPath/RegFile/mux15_9_14471 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y52" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \DataPath/RegFile/mux14_81  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_26_22_13622 ),
    .ADR3(\DataPath/RegFile/reg_bank_27_22_13623 ),
    .ADR2(\DataPath/RegFile/reg_bank_25_22_13624 ),
    .ADR1(\DataPath/RegFile/reg_bank_24_22_13625 ),
    .O(\DataPath/RegFile/mux14_81_13621 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_11  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_11/IN ),
    .O(\DataPath/RegFile/reg_bank_5_11_13863 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_10  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_10/IN ),
    .O(\DataPath/RegFile/reg_bank_5_10_14883 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y53" ),
    .INIT ( 64'hCEFFCECCCEFFCECC ))
  \DataPath/RegWriteMux/Mmux_f325  (
    .ADR5(1'b1),
    .ADR1(\DataPath/ALU/m3/Mmux_f61 ),
    .ADR3(alu_op[2]),
    .ADR4(\DataPath/RegWriteMux/Mmux_f321_14484 ),
    .ADR2(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR0(\DataPath/RegWriteMux/Mmux_f324_14487 ),
    .O(\DataPath/RegWriteMux/Mmux_f325_15304 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_9  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_9/CLK ),
    .I(\DataPath/write_reg_data [9]),
    .O(\DataPath/RegFile/reg_bank_5_9_13646 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y53" ),
    .INIT ( 64'h7666544432221000 ))
  \DataPath/RegWriteMux/Mmux_f326  (
    .ADR1(reg_write_mux_ctrl[1]),
    .ADR0(reg_write_mux_ctrl[0]),
    .ADR4(\DataPath/mem_out [9]),
    .ADR3(\DataPath/BranchControl/pc_plus4<9>_0 ),
    .ADR2(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR5(\DataPath/RegWriteMux/Mmux_f325_15304 ),
    .O(\DataPath/write_reg_data [9])
  );
  X_FF #(
    .LOC ( "SLICE_X28Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_8  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_8/IN ),
    .O(\DataPath/RegFile/reg_bank_5_8_13645 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y53" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux12_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_26_20_14062 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_20_14063 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_20_13777 ),
    .ADR0(\DataPath/RegFile/reg_bank_24_20_14064 ),
    .O(\DataPath/RegFile/mux12_81_14061 )
  );
  X_BUF   \DataPath/RegFile/mux7_7/DataPath/RegFile/mux7_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [16]),
    .O(\DataPath/reg_val1<16>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X27Y49" ))
  \DataPath/RegFile/mux7_2_f7  (
    .IA(\DataPath/RegFile/mux7_4_8330 ),
    .IB(\DataPath/RegFile/mux7_3_8343 ),
    .O(\DataPath/reg_val1 [16]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 64'hEEEEF3C02222F3C0 ))
  \DataPath/RegFile/mux7_4  (
    .ADR1(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux7_92_14930 ),
    .ADR5(\DataPath/RegFile/mux7_10_14931 ),
    .ADR0(\DataPath/RegFile/mux7_91_14932 ),
    .ADR3(\DataPath/RegFile/mux7_82_15296 ),
    .O(\DataPath/RegFile/mux7_4_8330 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 64'hFBD97351EAC86240 ))
  \DataPath/RegFile/mux7_3  (
    .ADR1(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux7_81_14927 ),
    .ADR4(\DataPath/RegFile/mux7_9_14928 ),
    .ADR3(\DataPath/RegFile/mux7_8_14929 ),
    .ADR5(\DataPath/RegFile/mux7_7_15297 ),
    .O(\DataPath/RegFile/mux7_3_8343 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 64'hFCFC0C0CAFA0AFA0 ))
  \DataPath/RegFile/mux7_7  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_18_16_14840 ),
    .ADR4(\DataPath/RegFile/reg_bank_19_16_14404 ),
    .ADR1(\DataPath/RegFile/reg_bank_17_16_13814 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_16_13540 ),
    .O(\DataPath/RegFile/mux7_7_15297 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \DataPath/RegFile/mux7_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_2_16_13505 ),
    .ADR2(\DataPath/RegFile/reg_bank_3_16_14921 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_16_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_16_14225 ),
    .O(\DataPath/RegFile/mux7_82_15296 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_23  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_23/IN ),
    .O(\DataPath/RegFile/reg_bank_27_23_14895 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y55" ),
    .INIT ( 64'h10D0EF2F1FDFE020 ))
  \DataPath/ALU/Diff/a<26>1  (
    .ADR3(\DataPath/instruction [15]),
    .ADR0(\DataPath/instruction [20]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<26>_0 ),
    .ADR4(\DataPath/reg_val1<26>_0 ),
    .O(\DataPath/ALU/Diff/a [26])
  );
  X_FF #(
    .LOC ( "SLICE_X28Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_22  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_22/IN ),
    .O(\DataPath/RegFile/reg_bank_27_22_13623 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y55" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux45_81  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_26_21_14817 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_21_15305 ),
    .ADR2(\DataPath/RegFile/reg_bank_25_21_13778 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_21_14561 ),
    .O(\DataPath/RegFile/mux45_81_14816 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_21  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_21/IN ),
    .O(\DataPath/RegFile/reg_bank_27_21_15305 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_20  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_20/IN ),
    .O(\DataPath/RegFile/reg_bank_27_20_14063 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y55" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux13_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_26_21_14817 ),
    .ADR0(\DataPath/RegFile/reg_bank_27_21_15305 ),
    .ADR3(\DataPath/RegFile/reg_bank_25_21_13778 ),
    .ADR2(\DataPath/RegFile/reg_bank_24_21_14561 ),
    .O(\DataPath/RegFile/mux13_81_14992 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_27  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_27/IN ),
    .O(\DataPath/RegFile/reg_bank_23_27_14681 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_26  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_26/IN ),
    .O(\DataPath/RegFile/reg_bank_23_26_13456 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_25  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_25/IN ),
    .O(\DataPath/RegFile/reg_bank_23_25_14734 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_24  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_24/IN ),
    .O(\DataPath/RegFile/reg_bank_23_24_14558 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux40_7/DataPath/RegFile/mux40_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [17]),
    .O(\DataPath/reg_val2<17>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X28Y49" ))
  \DataPath/RegFile/mux40_2_f7  (
    .IA(\DataPath/RegFile/mux40_4_8378 ),
    .IB(\DataPath/RegFile/mux40_3_8391 ),
    .O(\DataPath/reg_val2 [17]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y49" ),
    .INIT ( 64'hFE3ECE0EF232C202 ))
  \DataPath/RegFile/mux40_4  (
    .ADR2(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux40_92_14956 ),
    .ADR3(\DataPath/RegFile/mux40_10_14949 ),
    .ADR5(\DataPath/RegFile/mux40_91_14957 ),
    .ADR0(\DataPath/RegFile/mux40_82_15298 ),
    .O(\DataPath/RegFile/mux40_4_8378 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y49" ),
    .INIT ( 64'hF7D5B391E6C4A280 ))
  \DataPath/RegFile/mux40_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux40_81_14952 ),
    .ADR2(\DataPath/RegFile/mux40_9_14954 ),
    .ADR4(\DataPath/RegFile/mux40_8_14955 ),
    .ADR5(\DataPath/RegFile/mux40_7_15299 ),
    .O(\DataPath/RegFile/mux40_3_8391 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y49" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/RegFile/mux40_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_18_17_14841 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_17_14405 ),
    .ADR1(\DataPath/RegFile/reg_bank_17_17_13815 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_17_13541 ),
    .O(\DataPath/RegFile/mux40_7_15299 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y49" ),
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \DataPath/RegFile/mux40_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_2_17_13509 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_17_14953 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_17_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_17_14226 ),
    .O(\DataPath/RegFile/mux40_82_15298 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_23  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_23/IN ),
    .O(\DataPath/RegFile/reg_bank_26_23_14836 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y54" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux45_9  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_30_21_14576 ),
    .ADR2(\DataPath/RegFile/reg_bank_31_21_13877 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_21_14600 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_21_14601 ),
    .O(\DataPath/RegFile/mux45_9_14820 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_22  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_22/IN ),
    .O(\DataPath/RegFile/reg_bank_26_22_13622 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_21  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_21/IN ),
    .O(\DataPath/RegFile/reg_bank_26_21_14817 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y54" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux47_9  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_30_23_14472 ),
    .ADR2(\DataPath/RegFile/reg_bank_31_23_13884 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_23_14473 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_23_14474 ),
    .O(\DataPath/RegFile/mux47_9_15001 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_26_20  (
    .CE(\DataPath/RegFile/_n6741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_20/IN ),
    .O(\DataPath/RegFile/reg_bank_26_20_14062 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y54" ),
    .INIT ( 64'h47B847B800FFFF00 ))
  \DataPath/ALU/Diff/a<28>1  (
    .ADR0(\DataPath/instruction [15]),
    .ADR2(\DataPath/instruction [20]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<28>_0 ),
    .ADR3(\DataPath/reg_val1<28>_0 ),
    .O(\DataPath/ALU/Diff/a [28])
  );
  X_FF #(
    .LOC ( "SLICE_X28Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_27  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_27/IN ),
    .O(\DataPath/RegFile/reg_bank_16_27_13556 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y48" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux16_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_14_24_14283 ),
    .ADR1(\DataPath/RegFile/reg_bank_15_24_14284 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_24_14285 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_24_14286 ),
    .O(\DataPath/RegFile/mux16_10_14282 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_26  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_26/IN ),
    .O(\DataPath/RegFile/reg_bank_16_26_13555 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_25  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_25/IN ),
    .O(\DataPath/RegFile/reg_bank_16_25_13554 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_24  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_24/IN ),
    .O(\DataPath/RegFile/reg_bank_16_24_13553 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux10_7/DataPath/RegFile/mux10_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [19]),
    .O(\DataPath/reg_val1<19>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X28Y50" ))
  \DataPath/RegFile/mux10_2_f7  (
    .IA(\DataPath/RegFile/mux10_4_8408 ),
    .IB(\DataPath/RegFile/mux10_3_8421 ),
    .O(\DataPath/reg_val1 [19]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y50" ),
    .INIT ( 64'hFFCCB8B83300B8B8 ))
  \DataPath/RegFile/mux10_4  (
    .ADR1(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [23]),
    .ADR0(\DataPath/RegFile/mux10_92_15159 ),
    .ADR5(\DataPath/RegFile/mux10_10_15157 ),
    .ADR3(\DataPath/RegFile/mux10_91_15160 ),
    .ADR2(\DataPath/RegFile/mux10_82_15300 ),
    .O(\DataPath/RegFile/mux10_4_8408 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y50" ),
    .INIT ( 64'hFBCB3B0BF8C83808 ))
  \DataPath/RegFile/mux10_3  (
    .ADR2(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux10_81_15158 ),
    .ADR4(\DataPath/RegFile/mux10_9_15006 ),
    .ADR0(\DataPath/RegFile/mux10_8_15002 ),
    .ADR5(\DataPath/RegFile/mux10_7_15301 ),
    .O(\DataPath/RegFile/mux10_3_8421 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y50" ),
    .INIT ( 64'hACACACACFF0FF000 ))
  \DataPath/RegFile/mux10_7  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_18_19_14842 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_19_14407 ),
    .ADR1(\DataPath/RegFile/reg_bank_17_19_13817 ),
    .ADR4(\DataPath/RegFile/reg_bank_16_19_13543 ),
    .O(\DataPath/RegFile/mux10_7_15301 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y50" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/RegFile/mux10_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_2_19_13513 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_19_15054 ),
    .ADR2(\DataPath/RegFile/reg_bank_1_19_0 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_19_14228 ),
    .O(\DataPath/RegFile/mux10_82_15300 )
  );
  X_BUF   \DataPath/RegFile/mux48_7/DataPath/RegFile/mux48_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [24]),
    .O(\DataPath/reg_val2<24>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X28Y51" ))
  \DataPath/RegFile/mux48_2_f7  (
    .IA(\DataPath/RegFile/mux48_4_8438 ),
    .IB(\DataPath/RegFile/mux48_3_8451 ),
    .O(\DataPath/reg_val2 [24]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y51" ),
    .INIT ( 64'hE4E4FFAAE4E45500 ))
  \DataPath/RegFile/mux48_4  (
    .ADR4(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR1(\DataPath/RegFile/mux48_92_14617 ),
    .ADR2(\DataPath/RegFile/mux48_10_14612 ),
    .ADR5(\DataPath/RegFile/mux48_91_14618 ),
    .ADR3(\DataPath/RegFile/mux48_82_15302 ),
    .O(\DataPath/RegFile/mux48_4_8438 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y51" ),
    .INIT ( 64'hD8D8FF55D8D8AA00 ))
  \DataPath/RegFile/mux48_3  (
    .ADR4(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux48_81_14614 ),
    .ADR1(\DataPath/RegFile/mux48_9_14615 ),
    .ADR3(\DataPath/RegFile/mux48_8_14616 ),
    .ADR5(\DataPath/RegFile/mux48_7_15303 ),
    .O(\DataPath/RegFile/mux48_3_8451 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y51" ),
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \DataPath/RegFile/mux48_7  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_24_14301 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_24_14302 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_24_13826 ),
    .ADR0(\DataPath/RegFile/reg_bank_16_24_13553 ),
    .O(\DataPath/RegFile/mux48_7_15303 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y51" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux48_82  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_2_24_13453 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_24_14299 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_24_14300 ),
    .ADR2(\DataPath/RegFile/reg_bank_0_24_14211 ),
    .O(\DataPath/RegFile/mux48_82_15302 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_26  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_26/IN ),
    .O(\DataPath/RegFile/reg_bank_20_26_13458 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y48" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux18_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_22_26_13455 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_26_13458 ),
    .ADR1(\DataPath/RegFile/reg_bank_23_26_13456 ),
    .ADR3(\DataPath/RegFile/reg_bank_21_26_13457 ),
    .O(\DataPath/RegFile/mux18_8_14797 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_25  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_25/IN ),
    .O(\DataPath/RegFile/reg_bank_20_25_14736 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_24  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_24/IN ),
    .O(\DataPath/RegFile/reg_bank_20_24_14560 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_23  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_23/IN ),
    .O(\DataPath/RegFile/reg_bank_20_23_14470 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y48" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux17_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_22_25_14733 ),
    .ADR1(\DataPath/RegFile/reg_bank_23_25_14734 ),
    .ADR3(\DataPath/RegFile/reg_bank_21_25_14735 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_25_14736 ),
    .O(\DataPath/RegFile/mux17_8_14479 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y63" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \DataPath/ALU/out2  (
    .ADR5(\DataPath/alu_in2 [7]),
    .ADR2(\DataPath/alu_in2 [14]),
    .ADR3(\DataPath/alu_in2 [13]),
    .ADR4(\DataPath/alu_in2 [12]),
    .ADR1(\DataPath/alu_in2 [5]),
    .ADR0(\DataPath/alu_in2 [6]),
    .O(\DataPath/ALU/out1_14924 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y63" ),
    .INIT ( 64'hFFFFFFFFFFFFFFAA ))
  \DataPath/ALU/out3  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\DataPath/alu_in2 [9]),
    .ADR3(\DataPath/alu_in2 [8]),
    .ADR4(\DataPath/ALU/out_0 ),
    .ADR5(\DataPath/ALU/out1_14924 ),
    .O(\DataPath/ALU/out2_15076 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y63" ),
    .INIT ( 64'hA00AA00A50055005 ))
  \DataPath/ALU/Diff/a<4>4  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR0(\DataPath/reg_val1<11>_0 ),
    .ADR2(\DataPath/reg_val1<10>_0 ),
    .ADR5(\DataPath/alu_in2 [11]),
    .ADR3(\DataPath/alu_in2 [10]),
    .O(\DataPath/ALU/Diff/a<4>5_15306 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y63" ),
    .INIT ( 64'hFF00FF0000005400 ))
  \DataPath/ALU/Diff/a<4>12_SW2  (
    .ADR0(\DataPath/ALU/Diff/a [15]),
    .ADR4(\DataPath/ALU/Diff/a [14]),
    .ADR2(\DataPath/ALU/Diff/a [16]),
    .ADR1(\DataPath/ALU/Diff/a [17]),
    .ADR5(\DataPath/ALU/Diff/a<4>6 ),
    .ADR3(\DataPath/ALU/Diff/a<4>5_15306 ),
    .O(N188)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_23  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_23/IN ),
    .O(\DataPath/RegFile/reg_bank_10_23_14253 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y57" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux47_8  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_22_23_14467 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_23_14468 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_23_14469 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_23_14470 ),
    .O(\DataPath/RegFile/mux47_8_15000 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_22  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_22/IN ),
    .O(\DataPath/RegFile/reg_bank_10_22_13689 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_21  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_21/IN ),
    .O(\DataPath/RegFile/reg_bank_10_21_14252 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y57" ),
    .INIT ( 64'h3355CCAA0F0FF0F0 ))
  \DataPath/ALU/Diff/a<30>1  (
    .ADR1(\DataPath/instruction [15]),
    .ADR0(\DataPath/instruction [20]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(alu_mux_ctrl),
    .ADR2(\DataPath/reg_val2<30>_0 ),
    .ADR4(\DataPath/reg_val1<30>_0 ),
    .O(\DataPath/ALU/Diff/a [30])
  );
  X_FF #(
    .LOC ( "SLICE_X28Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_10_20  (
    .CE(\DataPath/RegFile/_n14421_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_20/IN ),
    .O(\DataPath/RegFile/reg_bank_10_20_14105 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y57" ),
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \DataPath/RegFile/mux46_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_10_22_13689 ),
    .ADR0(\DataPath/RegFile/reg_bank_11_22_13690 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_22_13691 ),
    .ADR2(\DataPath/RegFile/reg_bank_8_22_13692 ),
    .O(\DataPath/RegFile/mux46_92_15141 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y64" ),
    .INIT ( 64'hCCCCFFFFAFA0AFA0 ))
  \DataPath/ALU/Sh14511_SW0  (
    .ADR4(\DataPath/reg_val1<31>_0 ),
    .ADR2(\DataPath/alu_in2 [0]),
    .ADR1(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR0(N178),
    .ADR3(N177),
    .O(N62)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y64" ),
    .INIT ( 64'h0000D5552AAAFFFF ))
  \DataPath/ALU/Sh12311_SW0  (
    .ADR1(opcode[0]),
    .ADR2(\ControlUnit/alu_op<4>1_0 ),
    .ADR3(\ControlUnit/func[5]_GND_2_o_select_23_OUT<2> ),
    .ADR0(\DataPath/instruction [6]),
    .ADR4(\DataPath/reg_val1<29>_0 ),
    .ADR5(\DataPath/reg_val1<30>_0 ),
    .O(N177)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y64" ),
    .INIT ( 64'hFFFF5D08FFFF7F2A ))
  \DataPath/ALU/alu_op<0>  (
    .ADR0(alu_op[0]),
    .ADR1(\DataPath/ALU/shift_amt [4]),
    .ADR3(N30),
    .ADR5(\DataPath/ALU/Sh1603_14897 ),
    .ADR2(\DataPath/ALU/Sh144 ),
    .ADR4(\DataPath/ALU/out6_14122 ),
    .O(\DataPath/ALU/alu_op<0>1 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y64" ),
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \DataPath/ALU/out6_1  (
    .ADR0(alu_op[3]),
    .ADR1(N175),
    .ADR4(\DataPath/ALU/out3_0 ),
    .ADR5(\DataPath/ALU/out_0 ),
    .ADR2(\DataPath/ALU/out4_13752 ),
    .ADR3(\DataPath/ALU/out1_14924 ),
    .O(\DataPath/ALU/out6_14122 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_31  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_31/IN ),
    .O(\DataPath/RegFile/reg_bank_22_31_15010 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y56" ),
    .INIT ( 64'h2D0F780F2DF078F0 ))
  \DataPath/ALU/Diff/a<19>1  (
    .ADR1(\DataPath/instruction [15]),
    .ADR4(\DataPath/instruction [20]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<19>_0 ),
    .ADR2(\DataPath/reg_val1<19>_0 ),
    .O(\DataPath/ALU/Diff/a [19])
  );
  X_FF #(
    .LOC ( "SLICE_X28Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_30  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_30/IN ),
    .O(\DataPath/RegFile/reg_bank_22_30_14987 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y56" ),
    .INIT ( 64'h20702F7FDF8FD080 ))
  \DataPath/ALU/Diff/Mxor_a_17_xo<0>1  (
    .ADR1(\DataPath/instruction [15]),
    .ADR3(\DataPath/instruction [20]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<17>_0 ),
    .ADR5(\DataPath/reg_val1<17>_0 ),
    .O(\DataPath/ALU/Diff/a [17])
  );
  X_FF #(
    .LOC ( "SLICE_X28Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_29  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_29/IN ),
    .O(\DataPath/RegFile/reg_bank_22_29_15036 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y56" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \DataPath/ALU/Diff/a<0>2  (
    .ADR3(\DataPath/ALU/Diff/a [27]),
    .ADR2(\DataPath/ALU/Diff/a [28]),
    .ADR4(\DataPath/ALU/Diff/a [25]),
    .ADR0(\DataPath/ALU/Diff/a [26]),
    .ADR1(\DataPath/ALU/Diff/a [23]),
    .ADR5(\DataPath/ALU/Diff/a [24]),
    .O(\DataPath/ALU/Diff/a<0>2_14908 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_28  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_28/IN ),
    .O(\DataPath/RegFile/reg_bank_22_28_13732 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y56" ),
    .INIT ( 64'h350035FFCAFFCA00 ))
  \DataPath/ALU/Diff/Mxor_a_24_xo<0>1  (
    .ADR1(\DataPath/instruction [15]),
    .ADR0(\DataPath/instruction [20]),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<24>_0 ),
    .ADR5(\DataPath/reg_val1<24>_0 ),
    .O(\DataPath/ALU/Diff/a [24])
  );
  X_BUF   \DataPath/RegFile/mux13_92/DataPath/RegFile/mux13_92_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_20_31_8648 ),
    .O(\DataPath/RegFile/reg_bank_20_31_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_31  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_31/IN ),
    .O(\DataPath/RegFile/reg_bank_20_31_8648 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y59" ),
    .INIT ( 64'hF5F5DD88A0A0DD88 ))
  \DataPath/RegFile/mux13_92  (
    .ADR0(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_10_21_14252 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_21_14830 ),
    .ADR5(\DataPath/RegFile/reg_bank_9_21_14111 ),
    .ADR3(\DataPath/RegFile/reg_bank_8_21_14831 ),
    .O(\DataPath/RegFile/mux13_92_14993 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y59" ),
    .INIT ( 64'hEEEEFA504444FA50 ))
  \DataPath/ALU/Sh1121  (
    .ADR2(\DataPath/reg_val1<16>_0 ),
    .ADR5(\DataPath/reg_val1<19>_0 ),
    .ADR3(\DataPath/reg_val1<17>_0 ),
    .ADR1(\DataPath/reg_val1<18>_0 ),
    .ADR0(\DataPath/ALU/mux_2x1_s/Mmux_f111 ),
    .ADR4(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh112 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_23  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_23/IN ),
    .O(\DataPath/RegFile/reg_bank_25_23_13779 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_22  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_22/IN ),
    .O(\DataPath/RegFile/reg_bank_25_22_13624 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_21  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_21/IN ),
    .O(\DataPath/RegFile/reg_bank_25_21_13778 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_25_20  (
    .CE(\DataPath/RegFile/_n7221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_20/IN ),
    .O(\DataPath/RegFile/reg_bank_25_20_13777 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 64'hFFFFFEE0FEE00000 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c<2><1>1_SW1  (
    .ADR4(\DataPath/alu_in2 [6]),
    .ADR3(\DataPath/reg_val1<5>_0 ),
    .ADR2(\DataPath/alu_in2 [5]),
    .ADR1(\DataPath/alu_in2 [4]),
    .ADR0(\DataPath/reg_val1<4>_0 ),
    .ADR5(\DataPath/reg_val1<6>_0 ),
    .O(N161)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \DataPath/ALU/Sh1161  (
    .ADR0(\DataPath/reg_val1<23>_0 ),
    .ADR2(\DataPath/reg_val1<22>_0 ),
    .ADR1(\DataPath/reg_val1<20>_0 ),
    .ADR3(\DataPath/reg_val1<21>_0 ),
    .ADR4(\DataPath/ALU/mux_2x1_s/Mmux_f111 ),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh116 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_12_31/DataPath/RegFile/reg_bank_12_31_DMUX_Delay  (
    .I(N203),
    .O(N203_0)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_31  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_31/IN ),
    .O(\DataPath/RegFile/reg_bank_12_31_13551 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y65" ),
    .INIT ( 64'hD080FF00D080FF00 ))
  \DataPath/ALUInMux/Mmux_f110_SW0  (
    .ADR2(alu_mux_ctrl),
    .ADR1(func[0]),
    .ADR4(alu_op[3]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [6]),
    .ADR5(1'b1),
    .O(N202)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y65" ),
    .INIT ( 32'hDF8FFF00 ))
  \DataPath/ALUInMux/Mmux_f110_SW1  (
    .ADR2(alu_mux_ctrl),
    .ADR1(func[0]),
    .ADR4(alu_op[3]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [6]),
    .O(N203)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_30  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_30/IN ),
    .O(\DataPath/RegFile/reg_bank_12_30_14167 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y65" ),
    .INIT ( 64'hFFFFFCE8FCE80000 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c<2><1>1_SW1  (
    .ADR5(\DataPath/alu_in2 [15]),
    .ADR2(\DataPath/reg_val1<14>_0 ),
    .ADR1(\DataPath/alu_in2 [14]),
    .ADR3(\DataPath/alu_in2 [13]),
    .ADR0(\DataPath/reg_val1<13>_0 ),
    .ADR4(\DataPath/reg_val1<15>_0 ),
    .O(N155)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_29  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_29/IN ),
    .O(\DataPath/RegFile/reg_bank_12_29_14494 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y65" ),
    .INIT ( 64'hAEAEAEAEFEFEAEAE ))
  \DataPath/RegWriteMux/Mmux_f219  (
    .ADR3(1'b1),
    .ADR0(\DataPath/ALU/m3/Mmux_f382_14081 ),
    .ADR2(alu_op[2]),
    .ADR1(\DataPath/RegWriteMux/Mmux_f211 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f216_14400 ),
    .O(\DataPath/RegWriteMux/Mmux_f217_15308 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_28  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_28/CLK ),
    .I(\DataPath/write_reg_data [28]),
    .O(\DataPath/RegFile/reg_bank_12_28_14721 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y65" ),
    .INIT ( 64'h7632662254104400 ))
  \DataPath/RegWriteMux/Mmux_f2110  (
    .ADR1(reg_write_mux_ctrl[1]),
    .ADR0(reg_write_mux_ctrl[0]),
    .ADR5(\DataPath/mem_out [28]),
    .ADR4(\DataPath/BranchControl/pc_plus4<28>_0 ),
    .ADR2(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f217_15308 ),
    .O(\DataPath/write_reg_data [28])
  );
  X_BUF   \DataPath/ALU/Sh1451/DataPath/ALU/Sh1451_AMUX_Delay  (
    .I(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c [1]),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c<1>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y60" ),
    .INIT ( 64'h3F0FBF8F3000B080 ))
  \DataPath/ALU/Sh14511  (
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR3(\DataPath/ALU/Sh1231 ),
    .ADR1(\DataPath/ALU/shift_amt [1]),
    .ADR0(\DataPath/reg_val1<31>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/Sh121 ),
    .O(\DataPath/ALU/Sh1451 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y60" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/ALU/Sh1211  (
    .ADR1(\DataPath/reg_val1<27>_0 ),
    .ADR2(\DataPath/reg_val1<28>_0 ),
    .ADR3(\DataPath/reg_val1<25>_0 ),
    .ADR0(\DataPath/reg_val1<26>_0 ),
    .ADR4(\DataPath/ALU/mux_2x1_s/Mmux_f111 ),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh121 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y60" ),
    .INIT ( 64'hFCE8E8C0FCE8E8C0 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c<2><1>1  (
    .ADR2(\DataPath/reg_val1<17>_0 ),
    .ADR1(\DataPath/alu_in2 [17]),
    .ADR4(\DataPath/alu_in2 [16]),
    .ADR3(\DataPath/ALU/mainAdder/c [1]),
    .ADR0(\DataPath/reg_val1<16>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y60" ),
    .INIT ( 32'hFFAAAA00 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c<1>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\DataPath/alu_in2 [16]),
    .ADR3(\DataPath/ALU/mainAdder/c [1]),
    .ADR0(\DataPath/reg_val1<16>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 64'hF3BBC088F3BBC088 ))
  \DataPath/ALUInMux/Mmux_f33  (
    .ADR5(1'b1),
    .ADR1(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(\DataPath/instruction [11]),
    .ADR0(\DataPath/instruction [17]),
    .ADR4(\DataPath/reg_val2<11>_0 ),
    .O(\DataPath/alu_in2 [11])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFC ))
  \DataPath/ALU/out5  (
    .ADR0(1'b1),
    .ADR1(\DataPath/alu_in2 [16]),
    .ADR4(\DataPath/alu_in2 [17]),
    .ADR5(\DataPath/alu_in2 [15]),
    .ADR2(\DataPath/alu_in2 [10]),
    .ADR3(\DataPath/alu_in2 [11]),
    .O(\DataPath/ALU/out4_13752 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y72" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_3  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_3/IN ),
    .O(\DataPath/RegFile/reg_bank_27_3_13834 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y72" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_2  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_2/IN ),
    .O(\DataPath/RegFile/reg_bank_27_2_14185 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y72" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_1  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_1/CLK ),
    .I(\DataPath/write_reg_data [1]),
    .O(\DataPath/RegFile/reg_bank_27_1_14184 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y72" ),
    .INIT ( 64'h11F511A011A011A0 ))
  \DataPath/RegWriteMux/Mmux_f121  (
    .ADR0(reg_write_mux_ctrl[0]),
    .ADR3(reg_write_mux_ctrl[1]),
    .ADR1(\DataPath/ALU/outreg<1>1_0 ),
    .ADR4(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR5(\DataPath/ProgramCounter/pc [1]),
    .ADR2(\DataPath/mem_out [1]),
    .O(\DataPath/write_reg_data [1])
  );
  X_FF #(
    .LOC ( "SLICE_X28Y72" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_0  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_0/IN ),
    .O(\DataPath/RegFile/reg_bank_27_0_13763 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_3  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_3/IN ),
    .O(\DataPath/RegFile/reg_bank_5_3_13640 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_2  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_2/IN ),
    .O(\DataPath/RegFile/reg_bank_5_2_13639 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_1  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_1/IN ),
    .O(\DataPath/RegFile/reg_bank_5_1_13638 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_0  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_0/IN ),
    .O(\DataPath/RegFile/reg_bank_5_0_13637 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y84" ),
    .INIT ( 64'h4404400044044000 ))
  \DataPath/RegWriteMux/Mmux_f181  (
    .ADR5(1'b1),
    .ADR1(\DataPath/ALU/Sh1451 ),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR4(alu_op[0]),
    .ADR3(\DataPath/ALU/Sh41_14346 ),
    .O(\DataPath/RegWriteMux/Mmux_f18 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y84" ),
    .INIT ( 64'h5555000057025702 ))
  \DataPath/ALU/Sh41  (
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR5(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/Sh5 ),
    .ADR3(\DataPath/ALU/Sh9 ),
    .ADR2(\DataPath/ALU/shift_amt [1]),
    .ADR1(N16_0),
    .O(\DataPath/ALU/Sh41_14346 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y84" ),
    .INIT ( 64'hCCCCFAFACCCC5050 ))
  \DataPath/ALU/Sh451  (
    .ADR3(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/Sh13 ),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR5(\DataPath/ALU/Sh9 ),
    .ADR1(\DataPath/ALU/Sh451_13701 ),
    .O(\DataPath/ALU/Sh45 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y84" ),
    .INIT ( 64'hF000E0E0F0004040 ))
  \DataPath/RegWriteMux/Mmux_f223  (
    .ADR2(\DataPath/RegWriteMux/Mmux_f201 ),
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR5(\DataPath/ALU/Sh571_0 ),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/RegWriteMux/Mmux_f222_13749 ),
    .ADR3(\DataPath/ALU/Sh45 ),
    .O(\DataPath/RegWriteMux/Mmux_f223_14074 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y87" ),
    .INIT ( 64'hF0F0F4B0FF003300 ))
  \DataPath/BranchControl/m5/Mmux_f461_SW0  (
    .ADR5(br_op[0]),
    .ADR2(func[0]),
    .ADR4(br_op[2]),
    .ADR1(\br_op<1>_0 ),
    .ADR0(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR3(\DataPath/BranchControl/pc_plus4<2>_0 ),
    .O(N99)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y87" ),
    .INIT ( 64'hFFDD0211FDCC0000 ))
  \DataPath/BranchControl/m5/Mmux_f461_SW1  (
    .ADR4(func[0]),
    .ADR3(br_op[0]),
    .ADR0(\br_op<1>_0 ),
    .ADR2(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(br_op[2]),
    .ADR5(\DataPath/BranchControl/pc_plus4<2>_0 ),
    .O(N100)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y83" ),
    .INIT ( 64'hAA00FAF0AA00AA00 ))
  \DataPath/RegWriteMux/Mmux_f323  (
    .ADR1(1'b1),
    .ADR5(\DataPath/ALU/Sh1451 ),
    .ADR2(alu_op[0]),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR0(\DataPath/ALU/Sh249 ),
    .ADR3(alu_op[1]),
    .O(\DataPath/RegWriteMux/Mmux_f323_15314 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y83" ),
    .INIT ( 64'hFF33CC00FE32CE02 ))
  \DataPath/RegWriteMux/Mmux_f324  (
    .ADR1(\DataPath/ALU/shift_amt [4]),
    .ADR4(\DataPath/RegWriteMux/Mmux_f322_14418 ),
    .ADR2(alu_op[0]),
    .ADR5(alu_op[1]),
    .ADR0(\DataPath/ALU/Sh41_14346 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f323_15314 ),
    .O(\DataPath/RegWriteMux/Mmux_f324_14487 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y66" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_15  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_15/IN ),
    .O(\DataPath/RegFile/reg_bank_1_15_14748 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y66" ),
    .INIT ( 64'h0001000100010001 ))
  \DataPath/ALU/m3/Mmux_f50311  (
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR2(\DataPath/ALU/Diff/a [13]),
    .ADR0(\DataPath/ALU/Diff/a [12]),
    .ADR1(\DataPath/ALU/Diff/a [14]),
    .ADR3(\DataPath/ALU/Diff/a [15]),
    .O(\DataPath/ALU/m3/Mmux_f4722 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y66" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_14  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_14/IN ),
    .O(\DataPath/RegFile/reg_bank_1_14_13530 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y66" ),
    .INIT ( 64'h20702F7FDF8FD080 ))
  \DataPath/ALU/Diff/a<15>1  (
    .ADR1(\DataPath/instruction [15]),
    .ADR3(\DataPath/instruction [20]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<15>_0 ),
    .ADR5(\DataPath/reg_val1<15>_0 ),
    .O(\DataPath/ALU/Diff/a [15])
  );
  X_FF #(
    .LOC ( "SLICE_X28Y66" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_13  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_13/IN ),
    .O(\DataPath/RegFile/reg_bank_1_13_14606 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y66" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_12  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_12/IN ),
    .O(\DataPath/RegFile/reg_bank_1_12_14240 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y66" ),
    .INIT ( 64'hFFFFFFFF0DCD3DFD ))
  \DataPath/ALU/alu_op<0>11  (
    .ADR2(alu_op[0]),
    .ADR1(\DataPath/ALU/shift_amt [4]),
    .ADR0(\DataPath/ALU/Sh33 ),
    .ADR4(\DataPath/ALU/Sh129 ),
    .ADR3(\DataPath/ALU/Sh145 ),
    .ADR5(\DataPath/ALU/out6_14122 ),
    .O(\DataPath/ALU/alu_op<0>2 )
  );
  X_BUF   \DataPath/ALU/m3/Mmux_f_91/DataPath/ALU/m3/Mmux_f_91_CMUX_Delay  (
    .I(\DataPath/ALU/outreg<1>1 ),
    .O(\DataPath/ALU/outreg<1>1_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X28Y67" ))
  \DataPath/ALU/m3/Mmux_f_2_f7_0  (
    .IA(\DataPath/ALU/m3/Mmux_f_41_8841 ),
    .IB(\DataPath/ALU/m3/Mmux_f_31_8834 ),
    .O(\DataPath/ALU/outreg<1>1 ),
    .SEL(alu_op[2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y67" ),
    .INIT ( 64'h0C3F21210C3FEDED ))
  \DataPath/ALU/m3/Mmux_f_41  (
    .ADR1(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR2(\DataPath/ALU/Diff/a [1]),
    .ADR0(\DataPath/ALU/bit_and [0]),
    .ADR3(\DataPath/ALU/bit_and [1]),
    .ADR5(\DataPath/ALU/complement<1>_0 ),
    .O(\DataPath/ALU/m3/Mmux_f_41_8841 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y67" ),
    .INIT ( 64'hBFBFB0B08F8F8080 ))
  \DataPath/ALU/m3/Mmux_f_31  (
    .ADR3(1'b1),
    .ADR1(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR0(\DataPath/ALU/m3/Mmux_f_81_14146 ),
    .ADR4(\DataPath/ALU/alu_op<0>2 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f_91_15310 ),
    .O(\DataPath/ALU/m3/Mmux_f_31_8834 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y67" ),
    .INIT ( 64'h333300AA333355FF ))
  \DataPath/ALU/m3/Mmux_f_91  (
    .ADR2(1'b1),
    .ADR1(\DataPath/reg_val1<31>_0 ),
    .ADR0(\DataPath/ALU/shift_amt [4]),
    .ADR5(\DataPath/ALU/Sh129 ),
    .ADR3(N28),
    .ADR4(\DataPath/ALU/_n0033 ),
    .O(\DataPath/ALU/m3/Mmux_f_91_15310 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y67" ),
    .INIT ( 64'hDF008A00D5008000 ))
  \DataPath/ALU/bit_and<1>1  (
    .ADR3(\DataPath/reg_val1<1>_0 ),
    .ADR0(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(\DataPath/instruction [7]),
    .ADR1(func[1]),
    .ADR4(\DataPath/reg_val2<1>_0 ),
    .O(\DataPath/ALU/bit_and [1])
  );
  X_BUF   \DataPath/ALU/Sh1291/DataPath/ALU/Sh1291_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_4_3_8926 ),
    .O(\DataPath/RegFile/reg_bank_4_3_0 )
  );
  X_BUF   \DataPath/ALU/Sh1291/DataPath/ALU/Sh1291_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_4_2_8935 ),
    .O(\DataPath/RegFile/reg_bank_4_2_0 )
  );
  X_BUF   \DataPath/ALU/Sh1291/DataPath/ALU/Sh1291_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_4_1_8910 ),
    .O(\DataPath/RegFile/reg_bank_4_1_0 )
  );
  X_BUF   \DataPath/ALU/Sh1291/DataPath/ALU/Sh1291_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_4_0_8917 ),
    .O(\DataPath/RegFile/reg_bank_4_0_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y71" ),
    .INIT ( 64'hDD8DDD8DD888D888 ))
  \DataPath/ALU/Sh12911  (
    .ADR4(1'b1),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR5(\DataPath/ALU/Sh1001 ),
    .ADR2(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/Sh1012 ),
    .ADR1(\DataPath/ALU/Sh109 ),
    .O(\DataPath/ALU/Sh1291_15313 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y71" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_3  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_3/IN ),
    .O(\DataPath/RegFile/reg_bank_4_3_8926 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y71" ),
    .INIT ( 64'hFFCC55CCAACC00CC ))
  \DataPath/RegWriteMux/Mmux_f282  (
    .ADR2(1'b1),
    .ADR3(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/Sh113 ),
    .ADR5(\DataPath/ALU/Sh105 ),
    .ADR1(\DataPath/ALU/Sh1291_15313 ),
    .O(\DataPath/RegWriteMux/Mmux_f281_14441 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y71" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_2  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_2/IN ),
    .O(\DataPath/RegFile/reg_bank_4_2_8935 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y71" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_1  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_1/IN ),
    .O(\DataPath/RegFile/reg_bank_4_1_8910 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y71" ),
    .INIT ( 64'h68EB68BE68416814 ))
  \DataPath/RegWriteMux/Mmux_f241  (
    .ADR0(alu_op[0]),
    .ADR3(alu_op[1]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_4/c [2]),
    .ADR2(\DataPath/reg_val1<30>_0 ),
    .ADR1(\DataPath/alu_in2 [30]),
    .ADR5(\DataPath/ALU/complement<30>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f241_14402 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y71" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_0  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_0/IN ),
    .O(\DataPath/RegFile/reg_bank_4_0_8917 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/reg_bank_23_31/DataPath/RegFile/reg_bank_23_31_BMUX_Delay  (
    .I(\DataPath/ALU/m3/Mmux_f421 ),
    .O(\DataPath/ALU/m3/Mmux_f421_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_31  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_31/IN ),
    .O(\DataPath/RegFile/reg_bank_23_31_15011 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y70" ),
    .INIT ( 64'hAAFFAAFF22772277 ))
  \DataPath/RegWriteMux/Mmux_f246_SW0  (
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR0(alu_op[2]),
    .ADR1(\DataPath/RegWriteMux/Mmux_f244_14403 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f241_14402 ),
    .O(N225)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_30  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_30/CLK ),
    .I(\DataPath/write_reg_data [30]),
    .O(\DataPath/RegFile/reg_bank_23_30_14988 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y70" ),
    .INIT ( 64'h00F80FF800080F08 ))
  \DataPath/RegWriteMux/Mmux_f246  (
    .ADR2(reg_write_mux_ctrl[0]),
    .ADR3(reg_write_mux_ctrl[1]),
    .ADR4(N225),
    .ADR0(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR1(\DataPath/BranchControl/pc_plus4<30>_0 ),
    .ADR5(\DataPath/mem_out [30]),
    .O(\DataPath/write_reg_data [30])
  );
  X_FF #(
    .LOC ( "SLICE_X28Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_29  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_29/IN ),
    .O(\DataPath/RegFile/reg_bank_23_29_15037 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y70" ),
    .INIT ( 64'h0000404000004040 ))
  \DataPath/ALU/m3/Mmux_f4251  (
    .ADR3(1'b1),
    .ADR2(alu_op[0]),
    .ADR0(alu_op[1]),
    .ADR1(alu_op[2]),
    .ADR4(\DataPath/ALU/_n0033 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/m3/Mmux_f425_14727 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y70" ),
    .INIT ( 32'h01010101 ))
  \DataPath/ALU/m3/Mmux_f4211  (
    .ADR3(1'b1),
    .ADR2(alu_op[0]),
    .ADR0(alu_op[1]),
    .ADR1(alu_op[2]),
    .ADR4(1'b1),
    .O(\DataPath/ALU/m3/Mmux_f421 )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_28  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_28/IN ),
    .O(\DataPath/RegFile/reg_bank_23_28_13733 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y70" ),
    .INIT ( 64'hFF00FF8000008080 ))
  \ControlUnit/alu_op<2>1  (
    .ADR4(opcode[3]),
    .ADR2(opcode[4]),
    .ADR1(opcode[5]),
    .ADR0(\ControlUnit/opcode[5]_GND_2_o_equal_35_o<5>1 ),
    .ADR3(\ControlUnit/func[5]_GND_2_o_select_23_OUT<2> ),
    .ADR5(\ControlUnit/alu_op<4>1_0 ),
    .O(alu_op[2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y68" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \DataPath/ALU/Diff/a<0>4  (
    .ADR0(\DataPath/ALU/Diff/a [0]),
    .ADR2(\DataPath/ALU/Diff/a [1]),
    .ADR3(\DataPath/ALU/Diff/a [13]),
    .ADR4(\DataPath/ALU/Diff/a [14]),
    .ADR1(\DataPath/ALU/Diff/a [11]),
    .ADR5(\DataPath/ALU/Diff/a [12]),
    .O(\DataPath/ALU/Diff/a<0>4_15311 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y68" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \DataPath/ALU/Diff/a<0>5  (
    .ADR0(\DataPath/ALU/Diff/a [31]),
    .ADR5(\DataPath/ALU/Diff/a [4]),
    .ADR1(\DataPath/ALU/Diff/a [29]),
    .ADR4(\DataPath/ALU/Diff/a [30]),
    .ADR2(\DataPath/ALU/Diff/a<0>3_0 ),
    .ADR3(\DataPath/ALU/Diff/a<0>4_15311 ),
    .O(\DataPath/ALU/Diff/a<0>5_14906 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y74" ),
    .INIT ( 64'h1100DDFFDDFFDDFF ))
  \DataPath/RegWriteMux/Mmux_f226_SW0  (
    .ADR2(1'b1),
    .ADR1(opcode[0]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(\DataPath/BranchControl/pc_plus4<29>_0 ),
    .ADR4(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR0(\DataPath/mem_out [29]),
    .O(N53)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y74" ),
    .INIT ( 64'h0000000800000000 ))
  \DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o<2>1  (
    .ADR4(opcode[4]),
    .ADR2(opcode[2]),
    .ADR3(opcode[1]),
    .ADR5(opcode[3]),
    .ADR0(opcode[5]),
    .ADR1(opcode[0]),
    .O(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y75" ),
    .INIT ( 64'h00F000B000F00080 ))
  \DataPath/ALU/m3/Mmux_f382  (
    .ADR3(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR2(N18),
    .ADR4(alu_op[0]),
    .ADR0(\DataPath/reg_val1<31>_0 ),
    .ADR1(\DataPath/ALU/shift_amt [4]),
    .ADR5(\DataPath/ALU/_n0033 ),
    .O(\DataPath/ALU/m3/Mmux_f382_14081 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_11  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_11/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_11/IN ),
    .O(\DataPath/RegFile/reg_bank_2_11_13485 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_10  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_10/IN ),
    .O(\DataPath/RegFile/reg_bank_2_10_13481 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_9  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_9/IN ),
    .O(\DataPath/RegFile/reg_bank_2_9_14613 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y52" ),
    .INIT ( 64'hFFFFFFFF5050FF00 ))
  \DataPath/RegWriteMux/Mmux_f315  (
    .ADR1(1'b1),
    .ADR5(\DataPath/ALU/m3/Mmux_f61 ),
    .ADR4(alu_op[2]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f311_14496 ),
    .ADR0(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR2(\DataPath/RegWriteMux/Mmux_f314_14497 ),
    .O(\DataPath/RegWriteMux/Mmux_f315_15321 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y52" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_8  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_8/CLK ),
    .I(\DataPath/write_reg_data [8]),
    .O(\DataPath/RegFile/reg_bank_2_8_13671 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y52" ),
    .INIT ( 64'h0F0F0000F808F808 ))
  \DataPath/RegWriteMux/Mmux_f316  (
    .ADR2(reg_write_mux_ctrl[1]),
    .ADR5(reg_write_mux_ctrl[0]),
    .ADR4(\DataPath/mem_out [8]),
    .ADR1(\DataPath/BranchControl/pc_plus4<8>_0 ),
    .ADR0(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f315_15321 ),
    .O(\DataPath/write_reg_data [8])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y88" ),
    .INIT ( 64'hEFEA4F4AE5E04540 ))
  \DataPath/RegWriteMux/Mmux_f94  (
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR5(\DataPath/ALU/Sh13 ),
    .ADR4(\DataPath/ALU/Sh5 ),
    .ADR1(\DataPath/ALU/Sh9 ),
    .ADR3(\DataPath/ALU/Sh17 ),
    .O(\DataPath/RegWriteMux/Mmux_f93_14128 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_19  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_19/IN ),
    .O(\DataPath/RegFile/reg_bank_2_19_13513 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_18  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_18/IN ),
    .O(\DataPath/RegFile/reg_bank_2_18_13511 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_17  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_17/IN ),
    .O(\DataPath/RegFile/reg_bank_2_17_13509 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_16  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_16/IN ),
    .O(\DataPath/RegFile/reg_bank_2_16_13505 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y48" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux10_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_22_19_15003 ),
    .ADR2(\DataPath/RegFile/reg_bank_23_19_15004 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_19_14754 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_19_15005 ),
    .O(\DataPath/RegFile/mux10_8_15002 )
  );
  X_BUF   \DataPath/RegFile/mux18_7/DataPath/RegFile/mux18_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [26]),
    .O(\DataPath/reg_val1<26>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X29Y50" ))
  \DataPath/RegFile/mux18_2_f7  (
    .IA(\DataPath/RegFile/mux18_4_9141 ),
    .IB(\DataPath/RegFile/mux18_3_9154 ),
    .O(\DataPath/reg_val1 [26]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y50" ),
    .INIT ( 64'hF3F3EE22C0C0EE22 ))
  \DataPath/RegFile/mux18_4  (
    .ADR1(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux18_92_15033 ),
    .ADR2(\DataPath/RegFile/mux18_10_15025 ),
    .ADR5(\DataPath/RegFile/mux18_91_15034 ),
    .ADR0(\DataPath/RegFile/mux18_82_15317 ),
    .O(\DataPath/RegFile/mux18_4_9141 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y50" ),
    .INIT ( 64'hFFE455E4AAE400E4 ))
  \DataPath/RegFile/mux18_3  (
    .ADR3(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR5(\DataPath/RegFile/mux18_81_15031 ),
    .ADR4(\DataPath/RegFile/mux18_9_14798 ),
    .ADR2(\DataPath/RegFile/mux18_8_14797 ),
    .ADR1(\DataPath/RegFile/mux18_7_15318 ),
    .O(\DataPath/RegFile/mux18_3_9154 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y50" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux18_7  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_18_26_14848 ),
    .ADR2(\DataPath/RegFile/reg_bank_19_26_14415 ),
    .ADR1(\DataPath/RegFile/reg_bank_17_26_13828 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_26_13555 ),
    .O(\DataPath/RegFile/mux18_7_15318 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y50" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux18_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_2_26_13466 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_26_15032 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_26_14744 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_26_14212 ),
    .O(\DataPath/RegFile/mux18_82_15317 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_19  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_19/IN ),
    .O(\DataPath/RegFile/reg_bank_17_19_13817 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_18  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_18/IN ),
    .O(\DataPath/RegFile/reg_bank_17_18_13816 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_17  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_17/IN ),
    .O(\DataPath/RegFile/reg_bank_17_17_13815 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y47" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_16  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_16/IN ),
    .O(\DataPath/RegFile/reg_bank_17_16_13814 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux16_7/DataPath/RegFile/mux16_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [24]),
    .O(\DataPath/reg_val1<24>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X29Y49" ))
  \DataPath/RegFile/mux16_2_f7  (
    .IA(\DataPath/RegFile/mux16_4_9111 ),
    .IB(\DataPath/RegFile/mux16_3_9124 ),
    .O(\DataPath/reg_val1 [24]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y49" ),
    .INIT ( 64'hF3C0F3C0EEEE2222 ))
  \DataPath/RegFile/mux16_4  (
    .ADR5(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux16_92_14305 ),
    .ADR2(\DataPath/RegFile/mux16_10_14282 ),
    .ADR4(\DataPath/RegFile/mux16_91_14306 ),
    .ADR0(\DataPath/RegFile/mux16_82_15315 ),
    .O(\DataPath/RegFile/mux16_4_9111 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y49" ),
    .INIT ( 64'hCFAFC0AFCFA0C0A0 ))
  \DataPath/RegFile/mux16_3  (
    .ADR2(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR0(\DataPath/RegFile/mux16_81_14295 ),
    .ADR1(\DataPath/RegFile/mux16_9_14303 ),
    .ADR4(\DataPath/RegFile/mux16_8_14304 ),
    .ADR5(\DataPath/RegFile/mux16_7_15316 ),
    .O(\DataPath/RegFile/mux16_3_9124 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y49" ),
    .INIT ( 64'hFF0FF000ACACACAC ))
  \DataPath/RegFile/mux16_7  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_18_24_14301 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_24_14302 ),
    .ADR4(\DataPath/RegFile/reg_bank_17_24_13826 ),
    .ADR1(\DataPath/RegFile/reg_bank_16_24_13553 ),
    .O(\DataPath/RegFile/mux16_7_15316 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y49" ),
    .INIT ( 64'hAFAFA0A0FC0CFC0C ))
  \DataPath/RegFile/mux16_82  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_2_24_13453 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_24_14299 ),
    .ADR4(\DataPath/RegFile/reg_bank_1_24_14300 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_24_14211 ),
    .O(\DataPath/RegFile/mux16_82_15315 )
  );
  X_BUF   \DataPath/RegWriteMux/Mmux_f141/DataPath/RegWriteMux/Mmux_f141_CMUX_Delay  (
    .I(\DataPath/ALU/Sh571 ),
    .O(\DataPath/ALU/Sh571_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y93" ),
    .INIT ( 64'hF5F5A0A0F5F5A0A0 ))
  \DataPath/RegWriteMux/Mmux_f142  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/Sh17 ),
    .ADR2(\DataPath/ALU/Sh9 ),
    .ADR5(1'b1),
    .O(\DataPath/RegWriteMux/Mmux_f141_13699 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y93" ),
    .INIT ( 32'hEEEE4444 ))
  \DataPath/ALU/Sh5712  (
    .ADR2(1'b1),
    .ADR1(\DataPath/ALU/Sh5711_13721 ),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/Sh17 ),
    .ADR3(1'b1),
    .O(\DataPath/ALU/Sh571 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y93" ),
    .INIT ( 64'hCAFFCA0FCAF0CA00 ))
  \DataPath/ALU/Sh171  (
    .ADR2(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR4(\DataPath/reg_val1<16>_0 ),
    .ADR1(\DataPath/reg_val1<14>_0 ),
    .ADR0(\DataPath/reg_val1<15>_0 ),
    .ADR5(\DataPath/reg_val1<17>_0 ),
    .O(\DataPath/ALU/Sh17 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y93" ),
    .INIT ( 64'hE2FFE2CCE233E200 ))
  \DataPath/ALU/Sh91  (
    .ADR1(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR5(\DataPath/reg_val1<8>_0 ),
    .ADR2(\DataPath/reg_val1<6>_0 ),
    .ADR0(\DataPath/reg_val1<7>_0 ),
    .ADR4(\DataPath/reg_val1<9>_0 ),
    .O(\DataPath/ALU/Sh9 )
  );
  X_BUF   \DataPath/RegFile/mux47_7/DataPath/RegFile/mux47_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [23]),
    .O(\DataPath/reg_val2<23>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X29Y55" ))
  \DataPath/RegFile/mux47_2_f7  (
    .IA(\DataPath/RegFile/mux47_4_9282 ),
    .IB(\DataPath/RegFile/mux47_3_9295 ),
    .O(\DataPath/reg_val2 [23]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y55" ),
    .INIT ( 64'hFEF2CEC23E320E02 ))
  \DataPath/RegFile/mux47_4  (
    .ADR1(\DataPath/instruction [19]),
    .ADR2(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux47_92_15149 ),
    .ADR5(\DataPath/RegFile/mux47_10_15147 ),
    .ADR4(\DataPath/RegFile/mux47_91_15150 ),
    .ADR0(\DataPath/RegFile/mux47_82_15322 ),
    .O(\DataPath/RegFile/mux47_4_9282 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y55" ),
    .INIT ( 64'hFDECB9A875643120 ))
  \DataPath/RegFile/mux47_3  (
    .ADR1(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux47_81_15148 ),
    .ADR5(\DataPath/RegFile/mux47_9_15001 ),
    .ADR2(\DataPath/RegFile/mux47_8_15000 ),
    .ADR3(\DataPath/RegFile/mux47_7_15323 ),
    .O(\DataPath/RegFile/mux47_3_9295 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y55" ),
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \DataPath/RegFile/mux47_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_23_14846 ),
    .ADR2(\DataPath/RegFile/reg_bank_19_23_14414 ),
    .ADR3(\DataPath/RegFile/reg_bank_17_23_13825 ),
    .ADR0(\DataPath/RegFile/reg_bank_16_23_13552 ),
    .O(\DataPath/RegFile/mux47_7_15323 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y55" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux47_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_2_23_13451 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_23_15052 ),
    .ADR2(\DataPath/RegFile/reg_bank_1_23_14740 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_23_14210 ),
    .O(\DataPath/RegFile/mux47_82_15322 )
  );
  X_BUF   \DataPath/RegFile/mux8_7/DataPath/RegFile/mux8_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [17]),
    .O(\DataPath/reg_val1<17>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X29Y51" ))
  \DataPath/RegFile/mux8_2_f7  (
    .IA(\DataPath/RegFile/mux8_4_9171 ),
    .IB(\DataPath/RegFile/mux8_3_9184 ),
    .O(\DataPath/reg_val1 [17]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y51" ),
    .INIT ( 64'hFCFA0CFAFC0A0C0A ))
  \DataPath/RegFile/mux8_4  (
    .ADR3(\DataPath/instruction [24]),
    .ADR2(\DataPath/instruction [23]),
    .ADR1(\DataPath/RegFile/mux8_92_15166 ),
    .ADR4(\DataPath/RegFile/mux8_10_15167 ),
    .ADR5(\DataPath/RegFile/mux8_91_15168 ),
    .ADR0(\DataPath/RegFile/mux8_82_15319 ),
    .O(\DataPath/RegFile/mux8_4_9171 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y51" ),
    .INIT ( 64'hEE44EE44F5F5A0A0 ))
  \DataPath/RegFile/mux8_3  (
    .ADR5(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR1(\DataPath/RegFile/mux8_81_15165 ),
    .ADR3(\DataPath/RegFile/mux8_9_15118 ),
    .ADR2(\DataPath/RegFile/mux8_8_15115 ),
    .ADR4(\DataPath/RegFile/mux8_7_15320 ),
    .O(\DataPath/RegFile/mux8_3_9184 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y51" ),
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \DataPath/RegFile/mux8_7  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_18_17_14841 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_17_14405 ),
    .ADR3(\DataPath/RegFile/reg_bank_17_17_13815 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_17_13541 ),
    .O(\DataPath/RegFile/mux8_7_15320 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y51" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux8_82  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_2_17_13509 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_17_14953 ),
    .ADR0(\DataPath/RegFile/reg_bank_1_17_0 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_17_14226 ),
    .O(\DataPath/RegFile/mux8_82_15319 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_24_22/DataPath/RegFile/reg_bank_24_22_CMUX_Delay  (
    .I(\DataPath/ALU/out ),
    .O(\DataPath/ALU/out_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X29Y54" ))
  \DataPath/ALU/out1  (
    .IA(N251),
    .IB(N252),
    .O(\DataPath/ALU/out ),
    .SEL(alu_mux_ctrl)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_22  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_22/IN ),
    .O(\DataPath/RegFile/reg_bank_24_22_13625 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y54" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \DataPath/ALU/out1_F  (
    .ADR1(\DataPath/reg_val2<30>_0 ),
    .ADR4(\DataPath/reg_val2<31>_0 ),
    .ADR0(\DataPath/reg_val2<28>_0 ),
    .ADR5(\DataPath/reg_val2<29>_0 ),
    .ADR3(\DataPath/reg_val2<26>_0 ),
    .ADR2(\DataPath/reg_val2<27>_0 ),
    .O(N251)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_21  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_21/CLK ),
    .I(\DataPath/write_reg_data<21>_rt_9263 ),
    .O(\DataPath/RegFile/reg_bank_24_21_14561 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y54" ),
    .INIT ( 64'hF0F0FF00F0F0FF00 ))
  \DataPath/ALU/out1_G  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [15]),
    .ADR5(1'b1),
    .O(N252)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y54" ),
    .INIT ( 32'hCCCCCCCC ))
  \DataPath/write_reg_data<21>_rt  (
    .ADR0(1'b1),
    .ADR1(\DataPath/write_reg_data [21]),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\DataPath/write_reg_data<21>_rt_9263 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_20  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_20/IN ),
    .O(\DataPath/RegFile/reg_bank_24_20_14064 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y54" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux46_81  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_26_22_13622 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_22_13623 ),
    .ADR2(\DataPath/RegFile/reg_bank_25_22_13624 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_22_13625 ),
    .O(\DataPath/RegFile/mux46_81_15140 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_19  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_19/IN ),
    .O(\DataPath/RegFile/reg_bank_24_19_14556 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_26  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_26/IN ),
    .O(\DataPath/RegFile/reg_bank_15_26_14972 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_25  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_25/IN ),
    .O(\DataPath/RegFile/reg_bank_15_25_13969 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_24  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_24/IN ),
    .O(\DataPath/RegFile/reg_bank_15_24_14284 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y53" ),
    .INIT ( 64'h3355CCAA0F0FF0F0 ))
  \DataPath/ALU/Diff/a<29>1  (
    .ADR1(\DataPath/instruction [15]),
    .ADR0(\DataPath/instruction [20]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(alu_mux_ctrl),
    .ADR2(\DataPath/reg_val2<29>_0 ),
    .ADR4(\DataPath/reg_val1<29>_0 ),
    .O(\DataPath/ALU/Diff/a [29])
  );
  X_FF #(
    .LOC ( "SLICE_X29Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_23  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_23/IN ),
    .O(\DataPath/RegFile/reg_bank_15_23_14971 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y53" ),
    .INIT ( 64'hF3C0BBBBF3C08888 ))
  \DataPath/RegFile/mux14_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_14_22_13613 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_22_13614 ),
    .ADR0(\DataPath/RegFile/reg_bank_13_22_13615 ),
    .ADR5(\DataPath/RegFile/reg_bank_12_22_13616 ),
    .O(\DataPath/RegFile/mux14_10_13612 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y60" ),
    .INIT ( 64'hFEFEA8A8FEEAA880 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c<2><1>1_SW1  (
    .ADR4(\DataPath/alu_in2 [11]),
    .ADR1(\DataPath/reg_val1<10>_0 ),
    .ADR2(\DataPath/alu_in2 [10]),
    .ADR5(\DataPath/alu_in2 [9]),
    .ADR3(\DataPath/reg_val1<9>_0 ),
    .ADR0(\DataPath/reg_val1<11>_0 ),
    .O(N158)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y60" ),
    .INIT ( 64'hCC993C99C3993399 ))
  \DataPath/ALU/Diff/a<4>12_SW0_SW0  (
    .ADR4(\DataPath/instruction [15]),
    .ADR5(\DataPath/instruction [20]),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR0(\DataPath/reg_val2<18>_0 ),
    .ADR1(\DataPath/reg_val1<18>_0 ),
    .O(N32)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_31  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_31/IN ),
    .O(\DataPath/RegFile/reg_bank_21_31_14758 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_30  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_30/IN ),
    .O(\DataPath/RegFile/reg_bank_21_30_14757 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y56" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux15_81  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_26_23_14836 ),
    .ADR1(\DataPath/RegFile/reg_bank_27_23_14895 ),
    .ADR0(\DataPath/RegFile/reg_bank_25_23_13779 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_23_14565 ),
    .O(\DataPath/RegFile/mux15_81_15111 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_29  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_29/IN ),
    .O(\DataPath/RegFile/reg_bank_21_29_14756 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y56" ),
    .INIT ( 64'hF0CCF0CCFFAA00AA ))
  \DataPath/RegFile/mux45_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_14_21_14813 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_21_14814 ),
    .ADR4(\DataPath/RegFile/reg_bank_13_21_14778 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_21_14717 ),
    .O(\DataPath/RegFile/mux45_10_14812 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_28  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_28/IN ),
    .O(\DataPath/RegFile/reg_bank_21_28_13734 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y56" ),
    .INIT ( 64'hFCFC3030EE22EE22 ))
  \DataPath/RegFile/mux46_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR1(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_14_22_13613 ),
    .ADR4(\DataPath/RegFile/reg_bank_15_22_13614 ),
    .ADR3(\DataPath/RegFile/reg_bank_13_22_13615 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_22_13616 ),
    .O(\DataPath/RegFile/mux46_10_15139 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \DataPath/RegFile/mux45_92  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_10_21_14252 ),
    .ADR0(\DataPath/RegFile/reg_bank_11_21_14830 ),
    .ADR2(\DataPath/RegFile/reg_bank_9_21_14111 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_21_14831 ),
    .O(\DataPath/RegFile/mux45_92_14822 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 64'hFA50FA50FFFF0000 ))
  \DataPath/ALUInMux/Mmux_f81  (
    .ADR1(1'b1),
    .ADR5(alu_mux_ctrl),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [15]),
    .ADR2(\DataPath/instruction [20]),
    .ADR4(\DataPath/reg_val2<16>_0 ),
    .O(\DataPath/alu_in2 [16])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 64'hAAB8AAAAF000F0F0 ))
  \DataPath/BranchControl/m5/Mmux_f521_SW0  (
    .ADR5(br_op[0]),
    .ADR0(func[1]),
    .ADR3(br_op[2]),
    .ADR4(\br_op<1>_0 ),
    .ADR1(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR2(\DataPath/BranchControl/pc_plus4<3>_0 ),
    .O(N90)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y63" ),
    .INIT ( 64'h6688EDDE66882112 ))
  \DataPath/RegWriteMux/Mmux_f73  (
    .ADR1(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR2(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c [3]),
    .ADR0(\DataPath/reg_val1<15>_0 ),
    .ADR3(\DataPath/alu_in2 [15]),
    .ADR5(\DataPath/ALU/complement<15>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f72_14544 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y63" ),
    .INIT ( 64'hD8D8D8D8FFFF0000 ))
  \DataPath/ALUInMux/Mmux_f71  (
    .ADR3(1'b1),
    .ADR5(alu_mux_ctrl),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [15]),
    .ADR2(\DataPath/instruction [20]),
    .ADR4(\DataPath/reg_val2<15>_0 ),
    .O(\DataPath/alu_in2 [15])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y63" ),
    .INIT ( 64'h2222323200001010 ))
  \DataPath/RegWriteMux/Mmux_f85  (
    .ADR3(1'b1),
    .ADR1(\DataPath/ALU/shift_amt [4]),
    .ADR0(alu_op[0]),
    .ADR2(\DataPath/RegWriteMux/Mmux_f83_14162 ),
    .ADR4(alu_op[1]),
    .ADR5(\DataPath/ALU/Sh144 ),
    .O(\DataPath/RegWriteMux/Mmux_f84_14161 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y63" ),
    .INIT ( 64'hFDB9ECA875316420 ))
  \DataPath/ALU/Sh1442  (
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/Sh112 ),
    .ADR2(\DataPath/ALU/Sh116 ),
    .ADR3(\DataPath/ALU/Sh120 ),
    .ADR5(\DataPath/ALU/Sh124 ),
    .O(\DataPath/ALU/Sh144 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_15  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_15/IN ),
    .O(\DataPath/RegFile/reg_bank_17_15_13813 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y64" ),
    .INIT ( 64'hAAB8AAAA8888B8B8 ))
  \DataPath/BranchControl/m5/Mmux_f521_SW1  (
    .ADR0(func[1]),
    .ADR5(br_op[0]),
    .ADR4(\br_op<1>_0 ),
    .ADR3(\DataPath/BranchControl/m5/Mmux_f111 ),
    .ADR1(br_op[2]),
    .ADR2(\DataPath/BranchControl/pc_plus4<3>_0 ),
    .O(N91)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_14  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_14/IN ),
    .O(\DataPath/RegFile/reg_bank_17_14_13533 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_13  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_13/IN ),
    .O(\DataPath/RegFile/reg_bank_17_13_13799 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y64" ),
    .INIT ( 64'hFAFAFAFAFAFFFAFA ))
  \DataPath/ALU/Diff/a<4>12_SW1_SW0  (
    .ADR1(1'b1),
    .ADR2(\DataPath/ALU/Diff/a [14]),
    .ADR3(\DataPath/ALU/Diff/a [17]),
    .ADR4(\DataPath/ALU/Diff/a [19]),
    .ADR5(\DataPath/ALU/Diff/a [16]),
    .ADR0(\DataPath/ALU/Diff/a [15]),
    .O(N211)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_12  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_12/IN ),
    .O(\DataPath/RegFile/reg_bank_17_12_13798 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y64" ),
    .INIT ( 64'h8484212100840021 ))
  \DataPath/ALU/Diff/a<4>12_SW1  (
    .ADR2(\DataPath/reg_val1<11>_0 ),
    .ADR4(\DataPath/reg_val1<10>_0 ),
    .ADR0(\DataPath/alu_in2 [11]),
    .ADR1(\DataPath/alu_in2 [10]),
    .ADR5(\DataPath/ALU/Diff/a<4>6 ),
    .ADR3(N211),
    .O(N187)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y61" ),
    .INIT ( 64'h000000000000000F ))
  \DataPath/ALU/m3/Mmux_f425  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\DataPath/ALU/Diff/a [18]),
    .ADR5(\DataPath/ALU/Diff/a [19]),
    .ADR4(\DataPath/ALU/Diff/a [17]),
    .ADR3(\DataPath/ALU/Diff/a [16]),
    .O(\DataPath/ALU/m3/Mmux_f426_14038 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y61" ),
    .INIT ( 64'h5030AFCF5F3FA0C0 ))
  \DataPath/ALU/Diff/Mxor_a_16_xo<0>1  (
    .ADR0(\DataPath/instruction [15]),
    .ADR1(\DataPath/instruction [20]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<16>_0 ),
    .ADR4(\DataPath/reg_val1<16>_0 ),
    .O(\DataPath/ALU/Diff/a [16])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y61" ),
    .INIT ( 64'hFE02EA2AFE02EA2A ))
  \DataPath/ALU/mainAdder/cla_16bit_1/lcu_16bit_1/c<3><2>1  (
    .ADR5(1'b1),
    .ADR3(N158),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_1/n0007 [2]),
    .ADR1(\DataPath/alu_in2 [8]),
    .ADR2(\DataPath/reg_val1<8>_0 ),
    .ADR0(N157),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/n0007 [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y61" ),
    .INIT ( 64'hFFE2E200FFE2E200 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/lcu_16bit_1/c<2><1>1  (
    .ADR5(1'b1),
    .ADR3(\DataPath/alu_in2 [7]),
    .ADR1(\DataPath/ALU/mainAdder/cla_16bit_1/g [0]),
    .ADR2(N161),
    .ADR0(N160),
    .ADR4(\DataPath/reg_val1<7>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/n0007 [2])
  );
  X_FF #(
    .LOC ( "SLICE_X29Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_23  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_23/IN ),
    .O(\DataPath/RegFile/reg_bank_8_23_15131 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_22  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_22/IN ),
    .O(\DataPath/RegFile/reg_bank_8_22_13692 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_21  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_21/IN ),
    .O(\DataPath/RegFile/reg_bank_8_21_14831 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_8_20  (
    .CE(\DataPath/RegFile/_n15381_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_20/IN ),
    .O(\DataPath/RegFile/reg_bank_8_20_14108 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y58" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux44_81  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_26_20_14062 ),
    .ADR2(\DataPath/RegFile/reg_bank_27_20_14063 ),
    .ADR1(\DataPath/RegFile/reg_bank_25_20_13777 ),
    .ADR3(\DataPath/RegFile/reg_bank_24_20_14064 ),
    .O(\DataPath/RegFile/mux44_81_15047 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y65" ),
    .INIT ( 64'hFFF000F0CCAACCAA ))
  \DataPath/ALU/Sh1091  (
    .ADR1(\DataPath/reg_val1<15>_0 ),
    .ADR4(\DataPath/reg_val1<16>_0 ),
    .ADR2(\DataPath/reg_val1<14>_0 ),
    .ADR0(\DataPath/reg_val1<13>_0 ),
    .ADR5(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh109 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y65" ),
    .INIT ( 64'hE4E4FF00CCCCCCCC ))
  \DataPath/ALU/mux_2x1_s/Mmux_f121  (
    .ADR1(\DataPath/instruction [7]),
    .ADR2(func[1]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(alu_mux_ctrl),
    .ADR5(alu_op[3]),
    .ADR3(\DataPath/reg_val2<1>_0 ),
    .O(\DataPath/ALU/shift_amt [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y65" ),
    .INIT ( 64'h1110FFFF1111FFFF ))
  \DataPath/ALU/Diff/a<4>12_SW0  (
    .ADR4(N32),
    .ADR3(\DataPath/ALU/Diff/a [23]),
    .ADR2(\DataPath/ALU/Diff/a [22]),
    .ADR1(\DataPath/ALU/Diff/a [21]),
    .ADR0(\DataPath/ALU/Diff/a [20]),
    .ADR5(\DataPath/ALU/Diff/a<4>11 ),
    .O(N26)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y65" ),
    .INIT ( 64'hBABBBAAABFBBBFFF ))
  \DataPath/ALU/m3/Mmux_f_81  (
    .ADR0(\DataPath/ALU/Diff/a [0]),
    .ADR1(N164),
    .ADR2(N188),
    .ADR5(N163),
    .ADR4(N187),
    .ADR3(N26),
    .O(\DataPath/ALU/m3/Mmux_f_81_14146 )
  );
  X_BUF   \DataPath/ALU/Sh120/DataPath/ALU/Sh120_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_3_15_9451 ),
    .O(\DataPath/RegFile/reg_bank_3_15_0 )
  );
  X_BUF   \DataPath/ALU/Sh120/DataPath/ALU/Sh120_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_3_14_9453 ),
    .O(\DataPath/RegFile/reg_bank_3_14_0 )
  );
  X_BUF   \DataPath/ALU/Sh120/DataPath/ALU/Sh120_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_3_13_9467 ),
    .O(\DataPath/RegFile/reg_bank_3_13_0 )
  );
  X_BUF   \DataPath/ALU/Sh120/DataPath/ALU/Sh120_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_3_12_9471 ),
    .O(\DataPath/RegFile/reg_bank_3_12_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_15  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_15/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_15/IN ),
    .O(\DataPath/RegFile/reg_bank_3_15_9451 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y62" ),
    .INIT ( 64'hCCFFCC00F0AAF0AA ))
  \DataPath/ALU/Sh1201  (
    .ADR1(\DataPath/reg_val1<27>_0 ),
    .ADR4(\DataPath/reg_val1<26>_0 ),
    .ADR2(\DataPath/reg_val1<25>_0 ),
    .ADR0(\DataPath/reg_val1<24>_0 ),
    .ADR3(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh120 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_14  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_14/IN ),
    .O(\DataPath/RegFile/reg_bank_3_14_9453 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y62" ),
    .INIT ( 64'hFFFFFFFBFFFFFFFA ))
  \DataPath/ALU/out3_SW0  (
    .ADR0(\DataPath/ALUInMux/Mmux_f102 ),
    .ADR1(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<19>_0 ),
    .ADR2(\DataPath/alu_in2 [8]),
    .ADR3(\DataPath/alu_in2 [9]),
    .ADR4(\DataPath/alu_in2 [18]),
    .O(N175)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_13  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_13/IN ),
    .O(\DataPath/RegFile/reg_bank_3_13_9467 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y62" ),
    .INIT ( 64'hD8D8D8D8FF55AA00 ))
  \DataPath/ALU/Sh1131  (
    .ADR4(\DataPath/reg_val1<17>_0 ),
    .ADR2(\DataPath/reg_val1<19>_0 ),
    .ADR1(\DataPath/reg_val1<20>_0 ),
    .ADR3(\DataPath/reg_val1<18>_0 ),
    .ADR0(\DataPath/ALU/mux_2x1_s/Mmux_f111 ),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh113 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_12  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_12/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_12/IN ),
    .O(\DataPath/RegFile/reg_bank_3_12_9471 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_23  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_23/IN ),
    .O(\DataPath/RegFile/reg_bank_12_23_14718 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y57" ),
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \DataPath/RegFile/mux14_92  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_10_22_13689 ),
    .ADR2(\DataPath/RegFile/reg_bank_11_22_13690 ),
    .ADR0(\DataPath/RegFile/reg_bank_9_22_13691 ),
    .ADR1(\DataPath/RegFile/reg_bank_8_22_13692 ),
    .O(\DataPath/RegFile/mux14_92_13634 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_22  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_22/IN ),
    .O(\DataPath/RegFile/reg_bank_12_22_13616 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y57" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux13_10  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_14_21_14813 ),
    .ADR1(\DataPath/RegFile/reg_bank_15_21_14814 ),
    .ADR0(\DataPath/RegFile/reg_bank_13_21_14778 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_21_14717 ),
    .O(\DataPath/RegFile/mux13_10_14986 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_21  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_21/IN ),
    .O(\DataPath/RegFile/reg_bank_12_21_14717 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y57" ),
    .INIT ( 64'h66E488B166B188E4 ))
  \DataPath/RegWriteMux/Mmux_f91  (
    .ADR0(alu_op[0]),
    .ADR3(alu_op[1]),
    .ADR5(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c<1>_0 ),
    .ADR1(\DataPath/reg_val1<17>_0 ),
    .ADR4(\DataPath/alu_in2 [17]),
    .ADR2(\DataPath/ALU/complement<17>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f9 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_20  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_20/IN ),
    .O(\DataPath/RegFile/reg_bank_12_20_14059 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y57" ),
    .INIT ( 64'hB8B8FFFFB8B80000 ))
  \DataPath/ALUInMux/Mmux_f91  (
    .ADR3(1'b1),
    .ADR4(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [15]),
    .ADR2(\DataPath/instruction [20]),
    .ADR5(\DataPath/reg_val2<17>_0 ),
    .O(\DataPath/alu_in2 [17])
  );
  X_FF #(
    .LOC ( "SLICE_X29Y71" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_31  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_31/CLK ),
    .I(\DataPath/write_reg_data [31]),
    .O(\DataPath/RegFile/reg_bank_2_31_13517 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y71" ),
    .INIT ( 64'h0000FF00AAAAC0C0 ))
  \DataPath/RegWriteMux/Mmux_f258  (
    .ADR5(reg_write_mux_ctrl[1]),
    .ADR4(reg_write_mux_ctrl[0]),
    .ADR0(\DataPath/mem_out [31]),
    .ADR2(\DataPath/BranchControl/pc_plus4<31>_0 ),
    .ADR1(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f256 ),
    .O(\DataPath/write_reg_data [31])
  );
  X_FF #(
    .LOC ( "SLICE_X29Y71" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_30  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_30/IN ),
    .O(\DataPath/RegFile/reg_bank_2_30_13515 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y71" ),
    .INIT ( 64'hCCDCFCECDCFCECCC ))
  \DataPath/RegWriteMux/Mmux_f257  (
    .ADR2(\DataPath/ALU/m3/Mmux_f421_0 ),
    .ADR4(\DataPath/ALU/Diff/a [31]),
    .ADR3(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_4/c [2]),
    .ADR0(\DataPath/alu_in2 [30]),
    .ADR5(\DataPath/reg_val1<30>_0 ),
    .ADR1(N36_0),
    .O(\DataPath/RegWriteMux/Mmux_f256 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y71" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_29  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_29/IN ),
    .O(\DataPath/RegFile/reg_bank_2_29_13472 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y71" ),
    .INIT ( 64'h30503F5FCFAFC0A0 ))
  \DataPath/ALU/Diff/Mxor_a_4_xo<0>1  (
    .ADR1(func[4]),
    .ADR0(\DataPath/instruction [10]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<4>_0 ),
    .ADR5(\DataPath/reg_val1<4>_0 ),
    .O(\DataPath/ALU/Diff/a [4])
  );
  X_FF #(
    .LOC ( "SLICE_X29Y71" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_28  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_28/IN ),
    .O(\DataPath/RegFile/reg_bank_2_28_13470 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y93" ),
    .INIT ( 64'hAAF0AAF0FFCC00CC ))
  \DataPath/ALU/Sh5711  (
    .ADR3(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR4(\DataPath/reg_val1<24>_0 ),
    .ADR0(\DataPath/reg_val1<22>_0 ),
    .ADR2(\DataPath/reg_val1<23>_0 ),
    .ADR1(\DataPath/reg_val1<25>_0 ),
    .O(\DataPath/ALU/Sh5711_13721 )
  );
  X_BUF   \DataPath/ALU/m3/Mmux_f_8/DataPath/ALU/m3/Mmux_f_8_CMUX_Delay  (
    .I(\DataPath/ALU/outreg<0>1 ),
    .O(\DataPath/ALU/outreg<0>1_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X29Y66" ))
  \DataPath/ALU/m3/Mmux_f_2_f7  (
    .IA(\DataPath/ALU/m3/Mmux_f_4 ),
    .IB(\DataPath/ALU/m3/Mmux_f_3_9564 ),
    .O(\DataPath/ALU/outreg<0>1 ),
    .SEL(alu_op[2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y66" ),
    .INIT ( 64'h227711112277BBBB ))
  \DataPath/ALU/m3/Mmux_f_42  (
    .ADR2(1'b1),
    .ADR0(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR1(\DataPath/ALU/Diff/a [0]),
    .ADR5(\DataPath/ALU/complement<0>_0 ),
    .ADR3(\DataPath/ALU/bit_and [0]),
    .O(\DataPath/ALU/m3/Mmux_f_4 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y66" ),
    .INIT ( 64'hF7F7B3B3C4C48080 ))
  \DataPath/ALU/m3/Mmux_f_3  (
    .ADR3(1'b1),
    .ADR0(alu_op[0]),
    .ADR1(alu_op[1]),
    .ADR5(\DataPath/ALU/alu_op<0>1 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f_9_14344 ),
    .ADR2(\DataPath/ALU/m3/Mmux_f_8_15326 ),
    .O(\DataPath/ALU/m3/Mmux_f_3_9564 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y66" ),
    .INIT ( 64'hFFFFCCFE33010000 ))
  \DataPath/ALU/m3/Mmux_f_8  (
    .ADR3(\DataPath/ALU/Diff/a [13]),
    .ADR0(\DataPath/ALU/Diff/a [14]),
    .ADR1(\DataPath/ALU/Diff/a [12]),
    .ADR4(N190),
    .ADR5(N191),
    .ADR2(\DataPath/ALU/Diff/a<1>4 ),
    .O(\DataPath/ALU/m3/Mmux_f_8_15326 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y66" ),
    .INIT ( 64'hDF008A00D5008000 ))
  \DataPath/ALU/bit_and<0>1  (
    .ADR3(\DataPath/reg_val1<0>_0 ),
    .ADR0(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(\DataPath/instruction [6]),
    .ADR1(func[0]),
    .ADR4(\DataPath/reg_val2<0>_0 ),
    .O(\DataPath/ALU/bit_and [0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y70" ),
    .INIT ( 64'h360066006C00CC00 ))
  \DataPath/ALU/m3/Mmux_f421_SW0  (
    .ADR3(\DataPath/ALU/m3/Mmux_f421_0 ),
    .ADR4(\DataPath/reg_val1<0>_0 ),
    .ADR5(\DataPath/reg_val1<1>_0 ),
    .ADR2(\DataPath/alu_in2 [0]),
    .ADR0(\DataPath/alu_in2 [1]),
    .ADR1(\DataPath/ALU/Diff/a [2]),
    .O(N141)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y70" ),
    .INIT ( 64'hFFEEEECCCC888800 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_1/gout<3>1  (
    .ADR2(1'b1),
    .ADR0(\DataPath/reg_val1<2>_0 ),
    .ADR5(\DataPath/reg_val1<3>_0 ),
    .ADR1(\DataPath/alu_in2 [3]),
    .ADR3(\DataPath/alu_in2 [2]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_1/c [2]),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/g [0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y70" ),
    .INIT ( 64'hFFF0F000FF000000 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_1/c<2>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\DataPath/reg_val1<1>_0 ),
    .ADR2(\DataPath/reg_val1<0>_0 ),
    .ADR5(\DataPath/alu_in2 [0]),
    .ADR4(\DataPath/alu_in2 [1]),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_1/c [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y69" ),
    .INIT ( 64'h565556AA9A559AAA ))
  \DataPath/ALU/Diff/Mxor_a_13_xo<0>1  (
    .ADR5(\DataPath/instruction [13]),
    .ADR2(\DataPath/instruction [19]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<13>_0 ),
    .ADR0(\DataPath/reg_val1<13>_0 ),
    .O(\DataPath/ALU/Diff/a [13])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y68" ),
    .INIT ( 64'h59556A5559AA6AAA ))
  \DataPath/ALU/Diff/Mxor_a_1_xo<0>1  (
    .ADR2(func[1]),
    .ADR4(\DataPath/instruction [7]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<1>_0 ),
    .ADR0(\DataPath/reg_val1<1>_0 ),
    .O(\DataPath/ALU/Diff/a [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y68" ),
    .INIT ( 64'hFFFF5504FFFF5505 ))
  \DataPath/ALU/Diff/a<1>5_SW1  (
    .ADR2(\DataPath/ALU/Diff/a [3]),
    .ADR4(\DataPath/ALU/Diff/a [0]),
    .ADR1(\DataPath/ALU/Diff/a [4]),
    .ADR3(\DataPath/ALU/Diff/a [2]),
    .ADR0(\DataPath/ALU/Diff/a [1]),
    .ADR5(N21_0),
    .O(N191)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y68" ),
    .INIT ( 64'hFFFFFFFFFFFFFFAA ))
  \DataPath/ALU/m3/Mmux_f41311  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\DataPath/ALU/Diff/a [3]),
    .ADR0(\DataPath/ALU/Diff/a [0]),
    .ADR3(\DataPath/ALU/Diff/a [1]),
    .ADR5(\DataPath/ALU/Diff/a [2]),
    .O(\DataPath/ALU/m3/Mmux_f4131 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y68" ),
    .INIT ( 64'h0000000000080000 ))
  \DataPath/ALU/m3/Mmux_f506  (
    .ADR0(alu_op[1]),
    .ADR1(alu_op[0]),
    .ADR2(\DataPath/ALU/m3/Mmux_f4272 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f4722 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f4911 ),
    .ADR3(\DataPath/ALU/m3/Mmux_f4131 ),
    .O(\DataPath/ALU/m3/Mmux_f505 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y75" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_3  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_3/IN ),
    .O(\DataPath/RegFile/reg_bank_16_3_13842 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y75" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_2  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_2/IN ),
    .O(\DataPath/RegFile/reg_bank_16_2_14827 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y75" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_1  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_1/IN ),
    .O(\DataPath/RegFile/reg_bank_16_1_14521 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y75" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_0  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_0/CLK ),
    .I(\DataPath/write_reg_data [0]),
    .O(\DataPath/RegFile/reg_bank_16_0_13771 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y75" ),
    .INIT ( 64'h330033002020ECEC ))
  \DataPath/RegWriteMux/Mmux_f110  (
    .ADR5(reg_write_mux_ctrl[0]),
    .ADR1(reg_write_mux_ctrl[1]),
    .ADR4(\DataPath/ALU/outreg<0>1_0 ),
    .ADR2(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR0(\DataPath/ProgramCounter/pc [0]),
    .ADR3(\DataPath/mem_out [0]),
    .O(\DataPath/write_reg_data [0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y80" ),
    .INIT ( 64'hFF00FF00FF000A0A ))
  \DataPath/RegWriteMux/Mmux_f283  (
    .ADR1(1'b1),
    .ADR3(\DataPath/RegWriteMux/Mmux_f281_14441 ),
    .ADR5(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR0(\DataPath/ALU/Sh451_13701 ),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .O(\DataPath/RegWriteMux/Mmux_f282_15330 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y80" ),
    .INIT ( 64'hFFF00F00FFF00F00 ))
  \DataPath/RegWriteMux/Mmux_f284  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f282_15330 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f5211 ),
    .O(\DataPath/RegWriteMux/Mmux_f283_14440 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_3  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_3/IN ),
    .O(\DataPath/RegFile/reg_bank_7_3_13921 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y67" ),
    .INIT ( 64'hDF1FDC1CD313D010 ))
  \DataPath/ALU/Sh1292  (
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/Sh1292_14207 ),
    .ADR5(\DataPath/ALU/Sh105 ),
    .ADR3(\DataPath/ALU/Sh109 ),
    .ADR0(N64),
    .O(\DataPath/ALU/Sh129 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_2  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_2/IN ),
    .O(\DataPath/RegFile/reg_bank_7_2_13962 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y67" ),
    .INIT ( 64'h0145236789CDABEF ))
  \DataPath/ALU/Sh12911_SW0  (
    .ADR0(\DataPath/alu_in2 [1]),
    .ADR1(\DataPath/ALU/mux_2x1_s/Mmux_f111 ),
    .ADR2(N180),
    .ADR5(N183),
    .ADR3(N181),
    .ADR4(N182),
    .O(N64)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_1  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_1/IN ),
    .O(\DataPath/RegFile/reg_bank_7_1_13961 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y67" ),
    .INIT ( 64'hFAFA505050F050F0 ))
  \DataPath/ALU/m3/Mmux_f1111  (
    .ADR1(1'b1),
    .ADR2(\DataPath/ALU/_n0033 ),
    .ADR0(alu_op[1]),
    .ADR5(alu_op[0]),
    .ADR3(\DataPath/reg_val1<31>_0 ),
    .ADR4(\DataPath/ALU/Diff/a<0>_mmx_out ),
    .O(\DataPath/ALU/m3/Mmux_f111 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_0  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_0/IN ),
    .O(\DataPath/RegFile/reg_bank_7_0_13855 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y67" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \DataPath/ALU/Diff/a<0>7  (
    .ADR4(\DataPath/ALU/Diff/a<0>1_14907 ),
    .ADR3(\DataPath/ALU/Diff/a<0>2_14908 ),
    .ADR0(\DataPath/ALU/Diff/a [15]),
    .ADR1(\DataPath/ALU/Diff/a [16]),
    .ADR5(\DataPath/ALU/Diff/a<0>6_14909 ),
    .ADR2(\DataPath/ALU/Diff/a<0>5_14906 ),
    .O(\DataPath/ALU/Diff/a<0>_mmx_out )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y73" ),
    .INIT ( 64'h0000001100000022 ))
  \DataPath/RegWriteMux/Mmux_f45  (
    .ADR2(1'b1),
    .ADR4(alu_op[0]),
    .ADR3(alu_op[1]),
    .ADR1(alu_op[2]),
    .ADR0(\DataPath/ALU/Diff/a [12]),
    .ADR5(\DataPath/ALU/mainAdder/cla_16bit_1/n0007 [3]),
    .O(\DataPath/RegWriteMux/Mmux_f44_14998 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y73" ),
    .INIT ( 64'hFAF00A00C0C0C0C0 ))
  \DataPath/RegWriteMux/Mmux_f41  (
    .ADR5(alu_op[1]),
    .ADR2(alu_op[0]),
    .ADR0(\DataPath/alu_in2 [12]),
    .ADR3(\DataPath/reg_val1<12>_0 ),
    .ADR4(\DataPath/ALU/Diff/a [12]),
    .ADR1(\DataPath/ALU/complement<12>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f4 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y73" ),
    .INIT ( 64'h40BF708F4FB07F80 ))
  \DataPath/ALU/Diff/Mxor_a_12_xo<0>1  (
    .ADR0(\DataPath/instruction [12]),
    .ADR4(\DataPath/instruction [18]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<12>_0 ),
    .ADR3(\DataPath/reg_val1<12>_0 ),
    .O(\DataPath/ALU/Diff/a [12])
  );
  X_FF #(
    .LOC ( "SLICE_X29Y72" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_31  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_31/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_31/IN ),
    .O(\DataPath/RegFile/reg_bank_17_31_13571 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y72" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_30  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_30/IN ),
    .O(\DataPath/RegFile/reg_bank_17_30_13832 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y72" ),
    .INIT ( 64'hF303F303F303F353 ))
  \DataPath/RegWriteMux/Mmux_f227_SW0  (
    .ADR2(alu_op[2]),
    .ADR5(\DataPath/ALU/m3/Mmux_f4011 ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f223_14074 ),
    .ADR0(\DataPath/RegWriteMux/Mmux_f224_0 ),
    .ADR3(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR1(\DataPath/RegWriteMux/Mmux_f225_13044 ),
    .O(N229)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y72" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_29  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_29/CLK ),
    .I(\DataPath/write_reg_data [29]),
    .O(\DataPath/RegFile/reg_bank_17_29_13831 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y72" ),
    .INIT ( 64'h11111111BBBB11BB ))
  \DataPath/RegWriteMux/Mmux_f227  (
    .ADR2(1'b1),
    .ADR0(reg_write_mux_ctrl[1]),
    .ADR5(N229),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(opcode[0]),
    .ADR1(N53),
    .O(\DataPath/write_reg_data [29])
  );
  X_FF #(
    .LOC ( "SLICE_X29Y72" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_28  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_28/IN ),
    .O(\DataPath/RegFile/reg_bank_17_28_13830 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_27  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_27/IN ),
    .O(\DataPath/RegFile/reg_bank_31_27_13887 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_26  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_26/IN ),
    .O(\DataPath/RegFile/reg_bank_31_26_13463 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_25  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_25/IN ),
    .O(\DataPath/RegFile/reg_bank_31_25_13886 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_24  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_24/IN ),
    .O(\DataPath/RegFile/reg_bank_31_24_13885 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y86" ),
    .INIT ( 64'hFFFF00E4000000E4 ))
  \DataPath/RegWriteMux/Mmux_f182  (
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR3(alu_op[1]),
    .ADR2(\DataPath/ALU/Sh531_0 ),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/Sh571_0 ),
    .ADR5(\DataPath/ALU/Sh41_14346 ),
    .O(\DataPath/RegWriteMux/Mmux_f181_14345 )
  );
  X_BUF   \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c<2>/DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c<2>_DMUX_Delay  (
    .I(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c [1]),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c<1>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y61" ),
    .INIT ( 64'hFCE8E8C0FCE8E8C0 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c<2><1>1  (
    .ADR1(\DataPath/reg_val1<9>_0 ),
    .ADR2(\DataPath/alu_in2 [9]),
    .ADR3(\DataPath/alu_in2 [8]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_1/n0007 [2]),
    .ADR0(\DataPath/reg_val1<8>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y61" ),
    .INIT ( 32'hFFAAAA00 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c<1>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\DataPath/alu_in2 [8]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_1/n0007 [2]),
    .ADR0(\DataPath/reg_val1<8>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y61" ),
    .INIT ( 64'hFFFFFFFFFFFFFFF2 ))
  \DataPath/ALU/m3/Mmux_f4821_SW0  (
    .ADR3(\DataPath/ALUInMux/Mmux_f102 ),
    .ADR1(alu_mux_ctrl),
    .ADR0(\DataPath/reg_val2<19>_0 ),
    .ADR2(\DataPath/alu_in2 [18]),
    .ADR5(\DataPath/ALU/out3_0 ),
    .ADR4(\DataPath/ALU/out4_13752 ),
    .O(N34)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y61" ),
    .INIT ( 64'h0000000000000001 ))
  \DataPath/ALU/m3/Mmux_f484  (
    .ADR1(\DataPath/ALU/Diff/a [23]),
    .ADR5(\DataPath/ALU/Diff/a [19]),
    .ADR0(\DataPath/ALU/Diff/a [22]),
    .ADR2(\DataPath/ALU/Diff/a [18]),
    .ADR3(\DataPath/ALU/Diff/a [21]),
    .ADR4(\DataPath/ALU/Diff/a [20]),
    .O(\DataPath/ALU/m3/Mmux_f484_14985 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y61" ),
    .INIT ( 64'h1B00E4FF1BFFE400 ))
  \DataPath/ALU/Diff/Mxor_a_20_xo<0>1  (
    .ADR2(\DataPath/instruction [15]),
    .ADR1(\DataPath/instruction [20]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<20>_0 ),
    .ADR4(\DataPath/reg_val1<20>_0 ),
    .O(\DataPath/ALU/Diff/a [20])
  );
  X_FF #(
    .LOC ( "SLICE_X31Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_23  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_23/IN ),
    .O(\DataPath/RegFile/reg_bank_28_23_14474 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_22  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_22/IN ),
    .O(\DataPath/RegFile/reg_bank_28_22_14642 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_21  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_21/IN ),
    .O(\DataPath/RegFile/reg_bank_28_21_14601 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y54" ),
    .INIT ( 64'h1D001DFFE2FFE200 ))
  \DataPath/ALU/Diff/a<27>1  (
    .ADR2(\DataPath/instruction [15]),
    .ADR0(\DataPath/instruction [20]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<27>_0 ),
    .ADR5(\DataPath/reg_val1<27>_0 ),
    .O(\DataPath/ALU/Diff/a [27])
  );
  X_FF #(
    .LOC ( "SLICE_X31Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_20  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_20/IN ),
    .O(\DataPath/RegFile/reg_bank_28_20_14938 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_27  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_27/IN ),
    .O(\DataPath/RegFile/reg_bank_14_27_14800 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_26  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_26/IN ),
    .O(\DataPath/RegFile/reg_bank_14_26_15026 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_25  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_25/IN ),
    .O(\DataPath/RegFile/reg_bank_14_25_13968 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y50" ),
    .INIT ( 64'hEE44EE44F5F5A0A0 ))
  \DataPath/RegFile/mux8_91  (
    .ADR0(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_6_17_14003 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_17_14631 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_17_14886 ),
    .ADR4(\DataPath/RegFile/reg_bank_4_17_14541 ),
    .O(\DataPath/RegFile/mux8_91_15168 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_24  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_24/IN ),
    .O(\DataPath/RegFile/reg_bank_14_24_14283 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y50" ),
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \DataPath/RegFile/mux17_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_14_25_13968 ),
    .ADR3(\DataPath/RegFile/reg_bank_15_25_13969 ),
    .ADR2(\DataPath/RegFile/reg_bank_13_25_13970 ),
    .ADR0(\DataPath/RegFile/reg_bank_12_25_13971 ),
    .O(\DataPath/RegFile/mux17_10_14462 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_27  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_27/IN ),
    .O(\DataPath/RegFile/reg_bank_30_27_14580 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \DataPath/RegFile/mux18_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_30_26_13462 ),
    .ADR3(\DataPath/RegFile/reg_bank_31_26_13463 ),
    .ADR2(\DataPath/RegFile/reg_bank_29_26_13464 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_26_13465 ),
    .O(\DataPath/RegFile/mux18_9_14798 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_26  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_26/IN ),
    .O(\DataPath/RegFile/reg_bank_30_26_13462 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux10_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_6_19_14007 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_19_14633 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_19_14887 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_19_14543 ),
    .O(\DataPath/RegFile/mux10_91_15160 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_25  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_25/IN ),
    .O(\DataPath/RegFile/reg_bank_30_25_14579 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux16_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_30_24_14562 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_24_13885 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_24_14563 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_24_14564 ),
    .O(\DataPath/RegFile/mux16_9_14303 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_24  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_24/IN ),
    .O(\DataPath/RegFile/reg_bank_30_24_14562 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \DataPath/RegFile/mux40_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_6_17_14003 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_17_14631 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_17_14886 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_17_14541 ),
    .O(\DataPath/RegFile/mux40_91_14957 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_23  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_23/IN ),
    .O(\DataPath/RegFile/reg_bank_29_23_14473 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_22  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_22/IN ),
    .O(\DataPath/RegFile/reg_bank_29_22_14641 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_21  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_21/IN ),
    .O(\DataPath/RegFile/reg_bank_29_21_14600 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y53" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_20  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_20/IN ),
    .O(\DataPath/RegFile/reg_bank_29_20_14937 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y57" ),
    .INIT ( 64'hCCFFF0AACC00F0AA ))
  \DataPath/RegFile/mux15_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR5(\DataPath/RegFile/reg_bank_22_23_14467 ),
    .ADR1(\DataPath/RegFile/reg_bank_23_23_14468 ),
    .ADR2(\DataPath/RegFile/reg_bank_21_23_14469 ),
    .ADR0(\DataPath/RegFile/reg_bank_20_23_14470 ),
    .O(\DataPath/RegFile/mux15_8_14466 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y57" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux15_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_6_23_13989 ),
    .ADR1(\DataPath/RegFile/reg_bank_7_23_14620 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_23_14878 ),
    .ADR3(\DataPath/RegFile/reg_bank_4_23_0 ),
    .O(\DataPath/RegFile/mux15_91_15113 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y57" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \DataPath/RegFile/mux44_9  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_30_20_14575 ),
    .ADR0(\DataPath/RegFile/reg_bank_31_20_13876 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_20_14937 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_20_14938 ),
    .O(\DataPath/RegFile/mux44_9_14936 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_13_23/DataPath/RegFile/reg_bank_13_23_CMUX_Delay  (
    .I(\DataPath/ALU/out3_9958 ),
    .O(\DataPath/ALU/out3_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X31Y56" ))
  \DataPath/ALU/out4  (
    .IA(N253),
    .IB(N254),
    .O(\DataPath/ALU/out3_9958 ),
    .SEL(alu_mux_ctrl)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_23  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_23/IN ),
    .O(\DataPath/RegFile/reg_bank_13_23_14780 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y56" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \DataPath/ALU/out4_F  (
    .ADR4(\DataPath/reg_val2<24>_0 ),
    .ADR2(\DataPath/reg_val2<25>_0 ),
    .ADR3(\DataPath/reg_val2<22>_0 ),
    .ADR1(\DataPath/reg_val2<23>_0 ),
    .ADR0(\DataPath/reg_val2<20>_0 ),
    .ADR5(\DataPath/reg_val2<21>_0 ),
    .O(N253)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_22  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_22/CLK ),
    .I(\DataPath/write_reg_data<22>_rt_9949 ),
    .O(\DataPath/RegFile/reg_bank_13_22_13615 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y56" ),
    .INIT ( 64'hF3C0F3C0F3C0F3C0 ))
  \DataPath/ALU/out4_G  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [20]),
    .ADR2(\DataPath/instruction [15]),
    .ADR5(1'b1),
    .O(N254)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y56" ),
    .INIT ( 32'hAAAAAAAA ))
  \DataPath/write_reg_data<22>_rt  (
    .ADR1(1'b1),
    .ADR0(\DataPath/write_reg_data<22>_0 ),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\DataPath/write_reg_data<22>_rt_9949 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_21  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_21/IN ),
    .O(\DataPath/RegFile/reg_bank_13_21_14778 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_20  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_20/IN ),
    .O(\DataPath/RegFile/reg_bank_13_20_14058 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y56" ),
    .INIT ( 64'hAFAFFC0CA0A0FC0C ))
  \DataPath/RegFile/mux47_91  (
    .ADR2(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_6_23_13989 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_23_14620 ),
    .ADR5(\DataPath/RegFile/reg_bank_5_23_14878 ),
    .ADR1(\DataPath/RegFile/reg_bank_4_23_0 ),
    .O(\DataPath/RegFile/mux47_91_15150 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_23  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_23/IN ),
    .O(\DataPath/RegFile/reg_bank_14_23_15331 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_22  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_22/IN ),
    .O(\DataPath/RegFile/reg_bank_14_22_13613 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y55" ),
    .INIT ( 64'hCFCFC0C0AFA0AFA0 ))
  \DataPath/RegFile/mux15_10  (
    .ADR2(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_14_23_15331 ),
    .ADR1(\DataPath/RegFile/reg_bank_15_23_14971 ),
    .ADR4(\DataPath/RegFile/reg_bank_13_23_14780 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_23_14718 ),
    .O(\DataPath/RegFile/mux15_10_15110 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_21  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_21/IN ),
    .O(\DataPath/RegFile/reg_bank_14_21_14813 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y55" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux47_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_14_23_15331 ),
    .ADR1(\DataPath/RegFile/reg_bank_15_23_14971 ),
    .ADR0(\DataPath/RegFile/reg_bank_13_23_14780 ),
    .ADR2(\DataPath/RegFile/reg_bank_12_23_14718 ),
    .O(\DataPath/RegFile/mux47_10_15147 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_14_20  (
    .CE(\DataPath/RegFile/_n12501_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_20/IN ),
    .O(\DataPath/RegFile/reg_bank_14_20_14056 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y55" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux44_10  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_15_20_14057 ),
    .ADR2(\DataPath/RegFile/reg_bank_14_20_14056 ),
    .ADR1(\DataPath/RegFile/reg_bank_13_20_14058 ),
    .ADR3(\DataPath/RegFile/reg_bank_12_20_14059 ),
    .O(\DataPath/RegFile/mux44_10_15046 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y59" ),
    .INIT ( 64'h0000FFFF00005504 ))
  \DataPath/ALU/Diff/a<1>2_SW1  (
    .ADR1(\DataPath/ALU/Diff/a [23]),
    .ADR5(\DataPath/ALU/Diff/a [19]),
    .ADR2(\DataPath/ALU/Diff/a [22]),
    .ADR4(\DataPath/ALU/Diff/a [18]),
    .ADR3(\DataPath/ALU/Diff/a [21]),
    .ADR0(\DataPath/ALU/Diff/a [20]),
    .O(N24)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y59" ),
    .INIT ( 64'h0C0D0C0C0C0D0D0D ))
  \DataPath/ALU/Diff/a<1>3  (
    .ADR2(\DataPath/ALU/Diff/a [15]),
    .ADR1(\DataPath/ALU/Diff/a [16]),
    .ADR0(\DataPath/ALU/Diff/a [17]),
    .ADR4(\DataPath/ALU/Diff/a<1>2 ),
    .ADR3(N24),
    .ADR5(N23_0),
    .O(\DataPath/ALU/Diff/a<1>4 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_26  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_26/IN ),
    .O(\DataPath/RegFile/reg_bank_18_26_14848 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_25  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_25/IN ),
    .O(\DataPath/RegFile/reg_bank_18_25_13979 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_24  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_24/IN ),
    .O(\DataPath/RegFile/reg_bank_18_24_14301 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_23  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_23/IN ),
    .O(\DataPath/RegFile/reg_bank_18_23_14846 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/ALU/Diff/a<23>/DataPath/ALU/Diff/a<23>_CMUX_Delay  (
    .I(N23),
    .O(N23_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X31Y60" ))
  \DataPath/ALU/Diff/a<1>2_SW0  (
    .IA(N217),
    .IB(N218),
    .O(N23),
    .SEL(\DataPath/ALU/Diff/a [19])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y60" ),
    .INIT ( 64'h00000F0400000F05 ))
  \DataPath/ALU/Diff/a<1>2_SW0_F  (
    .ADR5(\DataPath/ALU/Diff/a [24]),
    .ADR3(\DataPath/ALU/Diff/a [21]),
    .ADR1(\DataPath/ALU/Diff/a [23]),
    .ADR0(\DataPath/ALU/Diff/a [22]),
    .ADR4(\DataPath/ALU/Diff/a [18]),
    .ADR2(\DataPath/ALU/Diff/a [20]),
    .O(N217)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y60" ),
    .INIT ( 64'hE2EE1D11E2221DDD ))
  \DataPath/ALU/Diff/a<1>2_SW0_G  (
    .ADR2(\DataPath/instruction [15]),
    .ADR5(\DataPath/instruction [20]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(alu_mux_ctrl),
    .ADR0(\DataPath/reg_val2<18>_0 ),
    .ADR4(\DataPath/reg_val1<18>_0 ),
    .O(N218)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y60" ),
    .INIT ( 64'h5030AFCF5F3FA0C0 ))
  \DataPath/ALU/Diff/a<23>1  (
    .ADR0(\DataPath/instruction [15]),
    .ADR1(\DataPath/instruction [20]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<23>_0 ),
    .ADR4(\DataPath/reg_val1<23>_0 ),
    .O(\DataPath/ALU/Diff/a [23])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y60" ),
    .INIT ( 64'h470047FFB8FFB800 ))
  \DataPath/ALU/Diff/a<22>1  (
    .ADR0(\DataPath/instruction [15]),
    .ADR2(\DataPath/instruction [20]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<22>_0 ),
    .ADR5(\DataPath/reg_val1<22>_0 ),
    .O(\DataPath/ALU/Diff/a [22])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y71" ),
    .INIT ( 64'hCCCF000ACCC00000 ))
  \DataPath/RegWriteMux/Mmux_f42  (
    .ADR5(\DataPath/ALU/Sh124 ),
    .ADR0(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR3(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/reg_val1<31>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f41_15340 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y71" ),
    .INIT ( 64'hFF00FF00F1F1E0E0 ))
  \DataPath/RegWriteMux/Mmux_f44  (
    .ADR5(\DataPath/ALU/shift_amt [4]),
    .ADR2(\DataPath/RegWriteMux/Mmux_f42_14443 ),
    .ADR0(alu_op[0]),
    .ADR1(alu_op[1]),
    .ADR4(\DataPath/ALU/Sh44 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f41_15340 ),
    .O(\DataPath/RegWriteMux/Mmux_f43_14997 )
  );
  X_BUF   \DataPath/ALU/Sh40/DataPath/ALU/Sh40_CMUX_Delay  (
    .I(\DataPath/RegWriteMux/Mmux_f81_pack_2 ),
    .O(\DataPath/RegWriteMux/Mmux_f81_15337 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y69" ),
    .INIT ( 64'h0CFA0C0A0CFA0C0A ))
  \DataPath/ALU/Sh401  (
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/ALU/Sh8 ),
    .ADR1(\DataPath/ALU/Sh4 ),
    .ADR4(\DataPath/ALU/Sh ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/Sh40 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y69" ),
    .INIT ( 32'h000F0000 ))
  \DataPath/RegWriteMux/Mmux_f82  (
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/shift_amt [2]),
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\DataPath/ALU/Sh ),
    .O(\DataPath/RegWriteMux/Mmux_f81_pack_2 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y69" ),
    .INIT ( 64'h000400040004888C ))
  \DataPath/ALU/Sh2881  (
    .ADR3(\DataPath/instruction [6]),
    .ADR2(\DataPath/instruction [7]),
    .ADR0(alu_op[3]),
    .ADR1(\DataPath/reg_val1<0>_0 ),
    .ADR4(\DataPath/alu_in2 [0]),
    .ADR5(\DataPath/alu_in2 [1]),
    .O(\DataPath/ALU/Sh )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y69" ),
    .INIT ( 64'hFFD8FF00FED8FE00 ))
  \DataPath/RegWriteMux/Mmux_f83  (
    .ADR3(alu_op[1]),
    .ADR5(\DataPath/ALU/_n0033 ),
    .ADR0(alu_op[0]),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR1(\DataPath/ALU/Sh144 ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f81_15337 ),
    .O(\DataPath/RegWriteMux/Mmux_f82_14982 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_27  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_27/IN ),
    .O(\DataPath/RegFile/reg_bank_12_27_14720 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_26  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_26/IN ),
    .O(\DataPath/RegFile/reg_bank_12_26_14719 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y62" ),
    .INIT ( 64'h0F0F0000FF0FF000 ))
  \DataPath/RegWriteMux/Mmux_f185  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(alu_op[2]),
    .ADR5(\DataPath/ALU/m3/Mmux_f132 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f182_14352 ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f183_14353 ),
    .O(\DataPath/RegWriteMux/Mmux_f184_15333 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_25  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_25/CLK ),
    .I(\DataPath/write_reg_data [25]),
    .O(\DataPath/RegFile/reg_bank_12_25_13971 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y62" ),
    .INIT ( 64'h0F0F0000F808F808 ))
  \DataPath/RegWriteMux/Mmux_f186  (
    .ADR5(reg_write_mux_ctrl[1]),
    .ADR2(reg_write_mux_ctrl[0]),
    .ADR3(\DataPath/mem_out [25]),
    .ADR1(\DataPath/BranchControl/pc_plus4<25>_0 ),
    .ADR0(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f184_15333 ),
    .O(\DataPath/write_reg_data [25])
  );
  X_FF #(
    .LOC ( "SLICE_X31Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_12_24  (
    .CE(\DataPath/RegFile/_n13461_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_24/IN ),
    .O(\DataPath/RegFile/reg_bank_12_24_14286 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y62" ),
    .INIT ( 64'h77A9BB1244A98812 ))
  \DataPath/RegWriteMux/Mmux_f291  (
    .ADR3(alu_op[0]),
    .ADR1(alu_op[1]),
    .ADR2(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c [2]),
    .ADR4(\DataPath/reg_val1<6>_0 ),
    .ADR0(\DataPath/alu_in2 [6]),
    .ADR5(\DataPath/ALU/complement<6>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f29 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y65" ),
    .INIT ( 64'hFFF0CACA0F00CACA ))
  \DataPath/ALU/Sh1171  (
    .ADR1(\DataPath/reg_val1<23>_0 ),
    .ADR3(\DataPath/reg_val1<22>_0 ),
    .ADR0(\DataPath/reg_val1<21>_0 ),
    .ADR5(\DataPath/reg_val1<24>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR2(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh117 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y65" ),
    .INIT ( 64'h0000AFAA00000500 ))
  \DataPath/RegWriteMux/Mmux_f95  (
    .ADR1(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR0(alu_op[0]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f93_14128 ),
    .ADR2(alu_op[1]),
    .ADR5(\DataPath/ALU/Sh145 ),
    .O(\DataPath/RegWriteMux/Mmux_f94_14127 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y65" ),
    .INIT ( 64'h7632FEBA5410DC98 ))
  \DataPath/ALU/Sh1452  (
    .ADR1(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR5(\DataPath/ALU/Sh121 ),
    .ADR2(\DataPath/ALU/Sh113 ),
    .ADR3(\DataPath/ALU/Sh117 ),
    .ADR4(N62),
    .O(\DataPath/ALU/Sh145 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y67" ),
    .INIT ( 64'h7CD12C8179D42984 ))
  \DataPath/ALU/m3/Mmux_f481  (
    .ADR0(alu_op[1]),
    .ADR2(alu_op[0]),
    .ADR3(\DataPath/reg_val1<3>_0 ),
    .ADR1(\DataPath/alu_in2 [3]),
    .ADR5(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_1/c [3]),
    .ADR4(\DataPath/ALU/complement<3>_0 ),
    .O(\DataPath/ALU/m3/Mmux_f48 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y67" ),
    .INIT ( 64'hFEFAA8A0EAAA8000 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_1/c<3><2>1  (
    .ADR0(\DataPath/reg_val1<2>_0 ),
    .ADR1(\DataPath/reg_val1<0>_0 ),
    .ADR2(\DataPath/reg_val1<1>_0 ),
    .ADR4(\DataPath/alu_in2 [2]),
    .ADR3(\DataPath/alu_in2 [0]),
    .ADR5(\DataPath/alu_in2 [1]),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_1/c [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y67" ),
    .INIT ( 64'hFFFFFEF2FFFFFFFF ))
  \DataPath/ALU/Sh1604_SW0  (
    .ADR0(\DataPath/instruction [8]),
    .ADR1(alu_op[3]),
    .ADR3(\DataPath/alu_in2 [2]),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR5(\DataPath/ALU/Sh ),
    .O(N30)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y68" ),
    .INIT ( 64'h88A088A088AA8800 ))
  \DataPath/RegWriteMux/Mmux_f92  (
    .ADR0(alu_op[1]),
    .ADR3(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/Sh117 ),
    .ADR5(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/Sh113 ),
    .ADR1(\DataPath/ALU/Sh2411 ),
    .O(\DataPath/RegWriteMux/Mmux_f91_15336 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y68" ),
    .INIT ( 64'hFFFFFFFFFBAAAAAA ))
  \DataPath/RegWriteMux/Mmux_f93  (
    .ADR3(\DataPath/ALU/Sh33 ),
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR2(\DataPath/ALU/Sh145 ),
    .ADR1(alu_op[0]),
    .ADR5(\DataPath/ALU/m3/Mmux_f1411_0 ),
    .ADR0(\DataPath/RegWriteMux/Mmux_f91_15336 ),
    .O(\DataPath/RegWriteMux/Mmux_f92_14983 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y72" ),
    .INIT ( 64'h00AE00AE00000000 ))
  \DataPath/RegWriteMux/Mmux_f141  (
    .ADR4(1'b1),
    .ADR3(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR5(alu_op[2]),
    .ADR1(\DataPath/ALU/m3/Mmux_f5211 ),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR0(\DataPath/ALU/m3/Mmux_f4011 ),
    .O(\DataPath/RegWriteMux/Mmux_f14 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_14  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_14/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_14/IN ),
    .O(\DataPath/RegFile/reg_bank_11_14_13583 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y73" ),
    .INIT ( 64'hFFFFFFFFF7F2F5F0 ))
  \DataPath/RegWriteMux/Mmux_f46  (
    .ADR5(\DataPath/ALU/m3/Mmux_f61 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f4 ),
    .ADR0(alu_op[2]),
    .ADR1(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f43_14997 ),
    .ADR2(\DataPath/RegWriteMux/Mmux_f44_14998 ),
    .O(\DataPath/RegWriteMux/Mmux_f45_15342 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_12  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_12/CLK ),
    .I(\DataPath/write_reg_data [12]),
    .O(\DataPath/RegFile/reg_bank_11_12_14273 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y73" ),
    .INIT ( 64'h00FF0000CCA0CCA0 ))
  \DataPath/RegWriteMux/Mmux_f47  (
    .ADR5(reg_write_mux_ctrl[1]),
    .ADR3(reg_write_mux_ctrl[0]),
    .ADR1(\DataPath/mem_out [12]),
    .ADR2(\DataPath/BranchControl/pc_plus4<12>_0 ),
    .ADR0(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f45_15342 ),
    .O(\DataPath/write_reg_data [12])
  );
  X_FF #(
    .LOC ( "SLICE_X31Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_13  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_13/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_13/IN ),
    .O(\DataPath/RegFile/reg_bank_11_13_14626 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y73" ),
    .INIT ( 64'hFF0CFF0CFFACFFAC ))
  \DataPath/RegWriteMux/Mmux_f37  (
    .ADR4(1'b1),
    .ADR3(\DataPath/ALU/m3/Mmux_f61 ),
    .ADR2(alu_op[2]),
    .ADR1(\DataPath/RegWriteMux/Mmux_f3 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR0(\DataPath/RegWriteMux/Mmux_f33_14996 ),
    .O(\DataPath/RegWriteMux/Mmux_f34_15341 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y73" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_11  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_11/CLK ),
    .I(\DataPath/write_reg_data [11]),
    .O(\DataPath/RegFile/reg_bank_11_11_13867 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y73" ),
    .INIT ( 64'h0000AAAAFF00C0C0 ))
  \DataPath/RegWriteMux/Mmux_f38  (
    .ADR4(reg_write_mux_ctrl[1]),
    .ADR5(reg_write_mux_ctrl[0]),
    .ADR0(\DataPath/mem_out [11]),
    .ADR1(\DataPath/BranchControl/pc_plus4<11>_0 ),
    .ADR2(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f34_15341 ),
    .O(\DataPath/write_reg_data [11])
  );
  X_BUF   \DataPath/ALU/m3/Mmux_f132/DataPath/ALU/m3/Mmux_f132_CMUX_Delay  (
    .I(\DataPath/ALU/m3/Mmux_f502 ),
    .O(\DataPath/ALU/m3/Mmux_f502_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X31Y66" ))
  \DataPath/ALU/m3/Mmux_f5023  (
    .IA(N247),
    .IB(N248),
    .O(\DataPath/ALU/m3/Mmux_f502 ),
    .SEL(\DataPath/ALU/shift_amt [4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y66" ),
    .INIT ( 64'hFB73D951EA62C840 ))
  \DataPath/ALU/m3/Mmux_f5023_F  (
    .ADR1(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/Sh104 ),
    .ADR3(\DataPath/ALU/Sh112 ),
    .ADR4(\DataPath/ALU/Sh108 ),
    .ADR5(\DataPath/ALU/Sh1602_13384 ),
    .O(N247)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y66" ),
    .INIT ( 64'h5F550F055A500A00 ))
  \DataPath/ALU/m3/Mmux_f5023_G  (
    .ADR1(1'b1),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR5(\DataPath/ALU/Sh116 ),
    .ADR4(\DataPath/ALU/Sh120 ),
    .ADR3(\DataPath/ALU/Sh124 ),
    .O(N248)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y66" ),
    .INIT ( 64'hAEAC0E0CFEEC5E4C ))
  \DataPath/ALU/m3/Mmux_f1321  (
    .ADR3(\DataPath/ALU/shift_amt [4]),
    .ADR0(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR5(\DataPath/reg_val1<31>_0 ),
    .ADR1(\DataPath/ALU/_n0033 ),
    .ADR4(\DataPath/ALU/Diff/a<0>_mmx_out ),
    .O(\DataPath/ALU/m3/Mmux_f132 )
  );
  X_BUF   \DataPath/ALU/m3/Mmux_f4011/DataPath/ALU/m3/Mmux_f4011_CMUX_Delay  (
    .I(\DataPath/ALU/m3/Mmux_f1411 ),
    .O(\DataPath/ALU/m3/Mmux_f1411_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y63" ),
    .INIT ( 64'hA8AAA8A0A8AAA8A0 ))
  \DataPath/ALU/m3/Mmux_f40111  (
    .ADR0(alu_op[1]),
    .ADR4(\DataPath/ALU/_n0033 ),
    .ADR3(\DataPath/ALU/shift_amt [4]),
    .ADR1(\DataPath/reg_val1<31>_0 ),
    .ADR2(alu_op[0]),
    .ADR5(1'b1),
    .O(\DataPath/ALU/m3/Mmux_f4011 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y63" ),
    .INIT ( 32'hAAAAAAA0 ))
  \DataPath/ALU/m3/Mmux_f14111  (
    .ADR0(alu_op[1]),
    .ADR4(\DataPath/ALU/_n0033 ),
    .ADR3(\DataPath/ALU/shift_amt [4]),
    .ADR1(1'b1),
    .ADR2(alu_op[0]),
    .O(\DataPath/ALU/m3/Mmux_f1411 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y63" ),
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \DataPath/ALU/out6  (
    .ADR0(alu_op[3]),
    .ADR3(N175),
    .ADR2(\DataPath/ALU/out3_0 ),
    .ADR4(\DataPath/ALU/out_0 ),
    .ADR1(\DataPath/ALU/out4_13752 ),
    .ADR5(\DataPath/ALU/out1_14924 ),
    .O(\DataPath/ALU/_n0033 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y70" ),
    .INIT ( 64'hF0CCAAFFF0CCAA00 ))
  \DataPath/ALU/Sh81  (
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR1(\DataPath/reg_val1<7>_0 ),
    .ADR2(\DataPath/reg_val1<5>_0 ),
    .ADR0(\DataPath/reg_val1<6>_0 ),
    .ADR5(\DataPath/reg_val1<8>_0 ),
    .O(\DataPath/ALU/Sh8 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y70" ),
    .INIT ( 64'hF0F0F0F5F0F0F5F0 ))
  \DataPath/ALU/m3/Mmux_f421_SW2  (
    .ADR1(1'b1),
    .ADR2(alu_op[0]),
    .ADR0(alu_op[2]),
    .ADR4(alu_op[1]),
    .ADR3(\DataPath/ALU/Diff/a [2]),
    .ADR5(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_1/c [2]),
    .O(N143)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y70" ),
    .INIT ( 64'hFBBBDCCCD888D888 ))
  \DataPath/ALU/m3/Mmux_f421_SW1  (
    .ADR5(\DataPath/ALU/m3/Mmux_f421_0 ),
    .ADR0(alu_op[0]),
    .ADR3(\DataPath/reg_val1<2>_0 ),
    .ADR2(\DataPath/alu_in2 [2]),
    .ADR1(\DataPath/ALU/Diff/a [2]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_1/c [2]),
    .O(N142)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y70" ),
    .INIT ( 64'hFEDCFFDD32102200 ))
  \DataPath/ALU/m3/Mmux_f422  (
    .ADR0(alu_op[1]),
    .ADR1(alu_op[2]),
    .ADR4(\DataPath/ALU/complement<2>_0 ),
    .ADR5(N141),
    .ADR2(N143),
    .ADR3(N142),
    .O(\DataPath/ALU/m3/Mmux_f422_15162 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_11_10/DataPath/RegFile/reg_bank_11_10_CMUX_Delay  (
    .I(\DataPath/write_reg_data<10>_pack_3 ),
    .O(\DataPath/write_reg_data [10])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X31Y64" ))
  \DataPath/RegWriteMux/Mmux_f212  (
    .IA(N241),
    .IB(N242),
    .O(\DataPath/write_reg_data<10>_pack_3 ),
    .SEL(reg_write_mux_ctrl[1])
  );
  X_FF #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_10  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_10/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_10/IN ),
    .O(\DataPath/RegFile/reg_bank_11_10_15021 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 64'hFF004040FF000000 ))
  \DataPath/RegWriteMux/Mmux_f212_F  (
    .ADR4(reg_write_mux_ctrl[0]),
    .ADR3(\DataPath/mem_out [10]),
    .ADR2(\DataPath/BranchControl/pc_plus4<10>_0 ),
    .ADR0(\br_op<1>_0 ),
    .ADR1(br_op[2]),
    .ADR5(br_op[0]),
    .O(N241)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 64'h0F0F0F0F04040E04 ))
  \DataPath/RegWriteMux/Mmux_f212_G  (
    .ADR2(reg_write_mux_ctrl[0]),
    .ADR0(alu_op[2]),
    .ADR1(\DataPath/RegWriteMux/Mmux_f2 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f23_14995 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f61 ),
    .O(N242)
  );
  X_FF #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_9  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_9/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_9/IN ),
    .O(\DataPath/RegFile/reg_bank_11_9_14637 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 64'h6E648B816B618E84 ))
  \DataPath/RegWriteMux/Mmux_f23  (
    .ADR0(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR5(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c [2]),
    .ADR4(\DataPath/reg_val1<10>_0 ),
    .ADR1(\DataPath/alu_in2 [10]),
    .ADR3(\DataPath/ALU/complement<10>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f2 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_8  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_8/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_8/IN ),
    .O(\DataPath/RegFile/reg_bank_11_8_13744 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y75" ),
    .INIT ( 64'hCCCCAAAACCCCFF00 ))
  \DataPath/RegWriteMux/Mmux_f243  (
    .ADR2(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f242_13747 ),
    .ADR5(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/ALU/Sh581_0 ),
    .ADR1(\DataPath/ALU/Sh46 ),
    .O(\DataPath/RegWriteMux/Mmux_f243_15344 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y75" ),
    .INIT ( 64'hCCEECCEECFEFCCEE ))
  \DataPath/RegWriteMux/Mmux_f244  (
    .ADR4(\DataPath/RegWriteMux/Mmux_f243_15344 ),
    .ADR5(alu_op[1]),
    .ADR2(alu_op[0]),
    .ADR1(\DataPath/ALU/m3/Mmux_f4011 ),
    .ADR0(\DataPath/ALU/m3/Mmux_f1012_15343 ),
    .ADR3(\DataPath/ALU/shift_amt [4]),
    .O(\DataPath/RegWriteMux/Mmux_f244_14403 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y75" ),
    .INIT ( 64'hFFFF0000FE10FE10 ))
  \DataPath/RegWriteMux/Mmux_f62  (
    .ADR5(\DataPath/ALU/shift_amt [4]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f6 ),
    .ADR0(alu_op[0]),
    .ADR1(alu_op[1]),
    .ADR2(\DataPath/ALU/Sh46 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f1012_15343 ),
    .O(\DataPath/RegWriteMux/Mmux_f61_14981 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y75" ),
    .INIT ( 64'hCC00CF0FCC00CA00 ))
  \DataPath/ALU/m3/Mmux_f1012  (
    .ADR3(alu_op[1]),
    .ADR1(\DataPath/reg_val1<31>_0 ),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/ALU/Sh222 ),
    .ADR5(N12_0),
    .O(\DataPath/ALU/m3/Mmux_f1012_15343 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y53" ),
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \DataPath/RegFile/mux46_9  (
    .ADR2(\DataPath/instruction [17]),
    .ADR0(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_30_22_14577 ),
    .ADR5(\DataPath/RegFile/reg_bank_31_22_13878 ),
    .ADR3(\DataPath/RegFile/reg_bank_29_22_14641 ),
    .ADR4(\DataPath/RegFile/reg_bank_28_22_14642 ),
    .O(\DataPath/RegFile/mux46_9_14894 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y53" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux14_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_30_22_14577 ),
    .ADR3(\DataPath/RegFile/reg_bank_31_22_13878 ),
    .ADR1(\DataPath/RegFile/reg_bank_29_22_14641 ),
    .ADR0(\DataPath/RegFile/reg_bank_28_22_14642 ),
    .O(\DataPath/RegFile/mux14_9_13632 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_23  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_23/IN ),
    .O(\DataPath/RegFile/reg_bank_30_23_14472 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_22  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_22/IN ),
    .O(\DataPath/RegFile/reg_bank_30_22_14577 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_21  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_21/IN ),
    .O(\DataPath/RegFile/reg_bank_30_21_14576 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_30_20  (
    .CE(\DataPath/RegFile/_n4821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_20/IN ),
    .O(\DataPath/RegFile/reg_bank_30_20_14575 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y54" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \DataPath/RegFile/mux13_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_30_21_14576 ),
    .ADR2(\DataPath/RegFile/reg_bank_31_21_13877 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_21_14600 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_21_14601 ),
    .O(\DataPath/RegFile/mux13_9_14599 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y74" ),
    .INIT ( 64'hEF2FE323EC2CE020 ))
  \DataPath/RegWriteMux/Mmux_f102  (
    .ADR1(\DataPath/ALU/shift_amt [2]),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/Sh14 ),
    .ADR3(\DataPath/ALU/Sh6 ),
    .ADR0(\DataPath/ALU/Sh10 ),
    .ADR5(\DataPath/ALU/Sh18 ),
    .O(\DataPath/RegWriteMux/Mmux_f101_14142 )
  );
  X_BUF   \DataPath/RegFile/mux15_7/DataPath/RegFile/mux15_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [23]),
    .O(\DataPath/reg_val1<23>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X30Y57" ))
  \DataPath/RegFile/mux15_2_f7  (
    .IA(\DataPath/RegFile/mux15_4_10533 ),
    .IB(\DataPath/RegFile/mux15_3_10546 ),
    .O(\DataPath/reg_val1 [23]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 64'hFDECB9A875643120 ))
  \DataPath/RegFile/mux15_4  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux15_92_15112 ),
    .ADR5(\DataPath/RegFile/mux15_10_15110 ),
    .ADR4(\DataPath/RegFile/mux15_91_15113 ),
    .ADR3(\DataPath/RegFile/mux15_82_15349 ),
    .O(\DataPath/RegFile/mux15_4_10533 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 64'hFBD9EAC873516240 ))
  \DataPath/RegFile/mux15_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux15_81_15111 ),
    .ADR5(\DataPath/RegFile/mux15_9_14471 ),
    .ADR2(\DataPath/RegFile/mux15_8_14466 ),
    .ADR4(\DataPath/RegFile/mux15_7_15350 ),
    .O(\DataPath/RegFile/mux15_3_10546 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 64'hFFCC00CCF0AAF0AA ))
  \DataPath/RegFile/mux15_7  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_18_23_14846 ),
    .ADR4(\DataPath/RegFile/reg_bank_19_23_14414 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_23_13825 ),
    .ADR0(\DataPath/RegFile/reg_bank_16_23_13552 ),
    .O(\DataPath/RegFile/mux15_7_15350 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 64'hFFAA00AAF0CCF0CC ))
  \DataPath/RegFile/mux15_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_2_23_13451 ),
    .ADR4(\DataPath/RegFile/reg_bank_3_23_15052 ),
    .ADR2(\DataPath/RegFile/reg_bank_1_23_14740 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_23_14210 ),
    .O(\DataPath/RegFile/mux15_82_15349 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y55" ),
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \DataPath/RegFile/mux12_10  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_14_20_14056 ),
    .ADR2(\DataPath/RegFile/reg_bank_15_20_14057 ),
    .ADR3(\DataPath/RegFile/reg_bank_13_20_14058 ),
    .ADR1(\DataPath/RegFile/reg_bank_12_20_14059 ),
    .O(\DataPath/RegFile/mux12_10_14055 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y55" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/RegFile/mux12_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_30_20_14575 ),
    .ADR3(\DataPath/RegFile/reg_bank_31_20_13876 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_20_14937 ),
    .ADR2(\DataPath/RegFile/reg_bank_28_20_14938 ),
    .O(\DataPath/RegFile/mux12_9_14070 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y55" ),
    .INIT ( 64'hFFFFFFFFAAAAAAFE ))
  \DataPath/ALU/Diff/a<4>10  (
    .ADR4(\DataPath/ALU/Diff/a [27]),
    .ADR3(\DataPath/ALU/Diff/a [26]),
    .ADR2(\DataPath/ALU/Diff/a [28]),
    .ADR1(\DataPath/ALU/Diff/a [29]),
    .ADR0(\DataPath/ALU/Diff/a [24]),
    .ADR5(\DataPath/ALU/Diff/a [25]),
    .O(\DataPath/ALU/Diff/a<4>11 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y55" ),
    .INIT ( 64'h40704F7FBF8FB080 ))
  \DataPath/ALU/Diff/Mxor_a_25_xo<0>1  (
    .ADR0(\DataPath/instruction [15]),
    .ADR3(\DataPath/instruction [20]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<25>_0 ),
    .ADR5(\DataPath/reg_val1<25>_0 ),
    .O(\DataPath/ALU/Diff/a [25])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_27  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_27/CLK ),
    .I(\DataPath/write_reg_data [27]),
    .O(\DataPath/RegFile/reg_bank_28_27_14686 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 64'h0A0AFC0C0A0AF000 ))
  \DataPath/RegWriteMux/Mmux_f207  (
    .ADR4(reg_write_mux_ctrl[1]),
    .ADR2(reg_write_mux_ctrl[0]),
    .ADR3(\DataPath/mem_out [27]),
    .ADR1(\DataPath/BranchControl/pc_plus4<27>_0 ),
    .ADR5(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR0(\DataPath/RegWriteMux/Mmux_f205_0 ),
    .O(\DataPath/write_reg_data [27])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_26  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_26/IN ),
    .O(\DataPath/RegFile/reg_bank_28_26_13465 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_25  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_25/IN ),
    .O(\DataPath/RegFile/reg_bank_28_25_14738 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_28_24  (
    .CE(\DataPath/RegFile/_n5781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_24/IN ),
    .O(\DataPath/RegFile/reg_bank_28_24_14564 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux17_7/DataPath/RegFile/mux17_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [25]),
    .O(\DataPath/reg_val1<25>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X30Y49" ))
  \DataPath/RegFile/mux17_2_f7  (
    .IA(\DataPath/RegFile/mux17_4_10391 ),
    .IB(\DataPath/RegFile/mux17_3_10404 ),
    .O(\DataPath/reg_val1 [25]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y49" ),
    .INIT ( 64'hFDECB9A875643120 ))
  \DataPath/RegFile/mux17_4  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux17_92_14480 ),
    .ADR5(\DataPath/RegFile/mux17_10_14462 ),
    .ADR4(\DataPath/RegFile/mux17_91_14481 ),
    .ADR3(\DataPath/RegFile/mux17_82_15345 ),
    .O(\DataPath/RegFile/mux17_4_10391 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y49" ),
    .INIT ( 64'hE2FFE2CCE233E200 ))
  \DataPath/RegFile/mux17_3  (
    .ADR3(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR0(\DataPath/RegFile/mux17_81_14477 ),
    .ADR2(\DataPath/RegFile/mux17_9_14478 ),
    .ADR5(\DataPath/RegFile/mux17_8_14479 ),
    .ADR4(\DataPath/RegFile/mux17_7_15346 ),
    .O(\DataPath/RegFile/mux17_3_10404 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y49" ),
    .INIT ( 64'hFA50FA50EEEE4444 ))
  \DataPath/RegFile/mux17_7  (
    .ADR0(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_18_25_13979 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_25_13980 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_25_13827 ),
    .ADR1(\DataPath/RegFile/reg_bank_16_25_13554 ),
    .O(\DataPath/RegFile/mux17_7_15346 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y49" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegFile/mux17_82  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_2_25_13459 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_25_13976 ),
    .ADR2(\DataPath/RegFile/reg_bank_1_25_13977 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_25_13978 ),
    .O(\DataPath/RegFile/mux17_82_15345 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_19  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_19/IN ),
    .O(\DataPath/RegFile/reg_bank_16_19_13543 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y48" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux17_9  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_30_25_14579 ),
    .ADR1(\DataPath/RegFile/reg_bank_31_25_13886 ),
    .ADR0(\DataPath/RegFile/reg_bank_29_25_14737 ),
    .ADR3(\DataPath/RegFile/reg_bank_28_25_14738 ),
    .O(\DataPath/RegFile/mux17_9_14478 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_18  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_18/IN ),
    .O(\DataPath/RegFile/reg_bank_16_18_13542 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_17  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_17/IN ),
    .O(\DataPath/RegFile/reg_bank_16_17_13541 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_16  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_16/IN ),
    .O(\DataPath/RegFile/reg_bank_16_16_13540 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_19  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_19/IN ),
    .O(\DataPath/RegFile/reg_bank_0_19_14228 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_18  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_18/IN ),
    .O(\DataPath/RegFile/reg_bank_0_18_14227 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_17  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_17/IN ),
    .O(\DataPath/RegFile/reg_bank_0_17_14226 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_16  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_16/IN ),
    .O(\DataPath/RegFile/reg_bank_0_16_14225 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux46_7/DataPath/RegFile/mux46_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [22]),
    .O(\DataPath/reg_val2<22>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X30Y56" ))
  \DataPath/RegFile/mux46_2_f7  (
    .IA(\DataPath/RegFile/mux46_4_10503 ),
    .IB(\DataPath/RegFile/mux46_3_10516 ),
    .O(\DataPath/reg_val2 [22]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 64'hFAFADD885050DD88 ))
  \DataPath/RegFile/mux46_4  (
    .ADR4(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR2(\DataPath/RegFile/mux46_92_15141 ),
    .ADR5(\DataPath/RegFile/mux46_10_15139 ),
    .ADR1(\DataPath/RegFile/mux46_91_15142 ),
    .ADR3(\DataPath/RegFile/mux46_82_15347 ),
    .O(\DataPath/RegFile/mux46_4_10503 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 64'hFDB9ECA875316420 ))
  \DataPath/RegFile/mux46_3  (
    .ADR1(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux46_81_15140 ),
    .ADR5(\DataPath/RegFile/mux46_9_14894 ),
    .ADR2(\DataPath/RegFile/mux46_8_14893 ),
    .ADR4(\DataPath/RegFile/mux46_7_15348 ),
    .O(\DataPath/RegFile/mux46_3_10516 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux46_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_22_13629 ),
    .ADR3(\DataPath/RegFile/reg_bank_19_22_13630 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_22_13631 ),
    .ADR0(\DataPath/RegFile/reg_bank_16_22_13546 ),
    .O(\DataPath/RegFile/mux46_7_15348 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux46_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_2_22_13450 ),
    .ADR1(\DataPath/RegFile/reg_bank_3_22_13626 ),
    .ADR2(\DataPath/RegFile/reg_bank_1_22_13627 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_22_13628 ),
    .O(\DataPath/RegFile/mux46_82_15347 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_30  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_30/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_30/IN ),
    .O(\DataPath/RegFile/reg_bank_15_30_14165 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_29  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_29/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_29/IN ),
    .O(\DataPath/RegFile/reg_bank_15_29_14492 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_28  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_28/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_28/IN ),
    .O(\DataPath/RegFile/reg_bank_15_28_14870 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y51" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_15_27  (
    .CE(\DataPath/RegFile/_n12021_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_27/IN ),
    .O(\DataPath/RegFile/reg_bank_15_27_14801 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_19  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_19/IN ),
    .O(\DataPath/RegFile/reg_bank_27_19_14892 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_18  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_18/IN ),
    .O(\DataPath/RegFile/reg_bank_27_18_14689 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y59" ),
    .INIT ( 64'h2222EEEE2222EE22 ))
  \DataPath/RegWriteMux/Mmux_f96  (
    .ADR2(1'b1),
    .ADR1(alu_op[2]),
    .ADR4(\DataPath/ALU/m3/Mmux_f132 ),
    .ADR5(\DataPath/RegWriteMux/Mmux_f94_14127 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f92_14983 ),
    .ADR0(\DataPath/RegWriteMux/Mmux_f9 ),
    .O(\DataPath/RegWriteMux/Mmux_f95_15351 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_17  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_17/CLK ),
    .I(\DataPath/write_reg_data [17]),
    .O(\DataPath/RegFile/reg_bank_27_17_14891 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y59" ),
    .INIT ( 64'h5D5858580D080808 ))
  \DataPath/RegWriteMux/Mmux_f97  (
    .ADR2(reg_write_mux_ctrl[1]),
    .ADR0(reg_write_mux_ctrl[0]),
    .ADR1(\DataPath/mem_out [17]),
    .ADR4(\DataPath/BranchControl/pc_plus4<17>_0 ),
    .ADR3(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR5(\DataPath/RegWriteMux/Mmux_f95_15351 ),
    .O(\DataPath/write_reg_data [17])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y59" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_27_16  (
    .CE(\DataPath/RegFile/_n6261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_16/IN ),
    .O(\DataPath/RegFile/reg_bank_27_16_14890 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y60" ),
    .INIT ( 64'h3C3CC0C0FF009696 ))
  \DataPath/RegWriteMux/Mmux_f311  (
    .ADR4(alu_op[0]),
    .ADR5(alu_op[1]),
    .ADR0(\DataPath/ALU/mainAdder/cla_16bit_1/n0007 [2]),
    .ADR1(\DataPath/reg_val1<8>_0 ),
    .ADR2(\DataPath/alu_in2 [8]),
    .ADR3(\DataPath/ALU/complement<8>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f311_14496 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y66" ),
    .INIT ( 64'hFFCCFFCCFFFFFFFF ))
  \DataPath/ALU/m3/Mmux_f483_SW0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\DataPath/ALU/Diff/a [16]),
    .ADR1(\DataPath/ALU/Diff/a [17]),
    .ADR5(\DataPath/ALU/m3/Mmux_f484_14985 ),
    .O(N173)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y66" ),
    .INIT ( 64'h0040005000500050 ))
  \DataPath/ALU/m3/Mmux_f485  (
    .ADR3(\DataPath/ALU/m3/Mmux_f4272 ),
    .ADR0(\DataPath/ALU/m3/Mmux_f4131 ),
    .ADR2(alu_op[0]),
    .ADR5(\DataPath/ALU/m3/Mmux_f4722 ),
    .ADR1(\DataPath/ALU/m3/Mmux_f4911 ),
    .ADR4(N173),
    .O(\DataPath/ALU/m3/Mmux_f485_14031 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y66" ),
    .INIT ( 64'hFFDD00DDFF880088 ))
  \DataPath/ALU/Sh1232  (
    .ADR2(1'b1),
    .ADR5(\DataPath/reg_val1<27>_0 ),
    .ADR1(\DataPath/reg_val1<28>_0 ),
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR4(\DataPath/ALU/Sh1231 ),
    .O(\DataPath/ALU/Sh123 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y66" ),
    .INIT ( 64'hFFFFFC0C03F30000 ))
  \DataPath/ALU/Sh12311  (
    .ADR0(1'b1),
    .ADR1(N202),
    .ADR3(N203_0),
    .ADR2(\DataPath/reg_val2<0>_0 ),
    .ADR4(\DataPath/reg_val1<29>_0 ),
    .ADR5(\DataPath/reg_val1<30>_0 ),
    .O(\DataPath/ALU/Sh1231 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y71" ),
    .INIT ( 64'hFF3FF030CF0FC000 ))
  \DataPath/ALUInMux/Mmux_f241  (
    .ADR0(1'b1),
    .ADR2(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [15]),
    .ADR5(\DataPath/instruction [20]),
    .ADR4(\DataPath/reg_val2<30>_0 ),
    .O(\DataPath/alu_in2 [30])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y71" ),
    .INIT ( 64'hFAFA3A3ACACA0A0A ))
  \DataPath/ALUInMux/Mmux_f221  (
    .ADR3(1'b1),
    .ADR2(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(\DataPath/instruction [15]),
    .ADR5(\DataPath/instruction [20]),
    .ADR0(\DataPath/reg_val2<29>_0 ),
    .O(\DataPath/alu_in2 [29])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_18  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_18/IN ),
    .O(\DataPath/RegFile/reg_bank_18_18_14692 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 64'h44EEFA05EE440550 ))
  \DataPath/ALU/m3/Mmux_f501  (
    .ADR0(alu_op[1]),
    .ADR4(alu_op[0]),
    .ADR3(\DataPath/reg_val1<4>_0 ),
    .ADR5(\DataPath/alu_in2 [4]),
    .ADR1(\DataPath/ALU/complement<4>_0 ),
    .ADR2(\DataPath/ALU/mainAdder/cla_16bit_1/g [0]),
    .O(\DataPath/ALU/m3/Mmux_f50 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_17  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_17/IN ),
    .O(\DataPath/RegFile/reg_bank_18_17_14841 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_16  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_16/IN ),
    .O(\DataPath/RegFile/reg_bank_18_16_14840 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 64'hFFFFFFFF77225500 ))
  \DataPath/RegWriteMux/Mmux_f74  (
    .ADR2(1'b1),
    .ADR5(\DataPath/ALU/m3/Mmux_f382_14081 ),
    .ADR0(alu_op[2]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f72_14544 ),
    .ADR1(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f71_14900 ),
    .O(\DataPath/RegWriteMux/Mmux_f73_15355 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_15  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_15/CLK ),
    .I(\DataPath/write_reg_data [15]),
    .O(\DataPath/RegFile/reg_bank_18_15_14765 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y65" ),
    .INIT ( 64'h0C0CFA0A0C0CF000 ))
  \DataPath/RegWriteMux/Mmux_f75  (
    .ADR2(reg_write_mux_ctrl[1]),
    .ADR4(reg_write_mux_ctrl[0]),
    .ADR1(\DataPath/mem_out [15]),
    .ADR5(\DataPath/BranchControl/pc_plus4<15>_0 ),
    .ADR0(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f73_15355 ),
    .O(\DataPath/write_reg_data [15])
  );
  X_BUF   \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c<2>/DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c<2>_DMUX_Delay  (
    .I(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c<1>_pack_3 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y67" ),
    .INIT ( 64'hFEA8EA80FEA8EA80 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c<2><1>1  (
    .ADR0(\DataPath/reg_val1<13>_0 ),
    .ADR3(\DataPath/alu_in2 [13]),
    .ADR1(\DataPath/alu_in2 [12]),
    .ADR2(\DataPath/ALU/mainAdder/cla_16bit_1/n0007 [3]),
    .ADR4(\DataPath/reg_val1<12>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y67" ),
    .INIT ( 32'hFCFCC0C0 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c<1>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1(\DataPath/alu_in2 [12]),
    .ADR2(\DataPath/ALU/mainAdder/cla_16bit_1/n0007 [3]),
    .ADR4(\DataPath/reg_val1<12>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c<1>_pack_3 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y67" ),
    .INIT ( 64'hFAFAA0A0FAFAA0A0 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c<3><2>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR0(\DataPath/alu_in2 [14]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c [2]),
    .ADR2(\DataPath/reg_val1<14>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y67" ),
    .INIT ( 64'h2F2CE0E3E0E32320 ))
  \DataPath/RegWriteMux/Mmux_f54  (
    .ADR2(alu_op[0]),
    .ADR1(alu_op[1]),
    .ADR3(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c [1]),
    .ADR4(\DataPath/reg_val1<13>_0 ),
    .ADR5(\DataPath/alu_in2 [13]),
    .ADR0(\DataPath/ALU/complement<13>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f53_13126 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y67" ),
    .INIT ( 64'h555555550303CFCF ))
  \DataPath/ALU/m3/Mmux_f_9  (
    .ADR3(1'b1),
    .ADR0(\DataPath/reg_val1<31>_0 ),
    .ADR1(\DataPath/ALU/shift_amt [4]),
    .ADR2(\DataPath/ALU/Sh1603_14897 ),
    .ADR4(\DataPath/ALU/Sh144 ),
    .ADR5(\DataPath/ALU/_n0033 ),
    .O(\DataPath/ALU/m3/Mmux_f_9_14344 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_24_16/DataPath/RegFile/reg_bank_24_16_CMUX_Delay  (
    .I(\DataPath/write_reg_data<16>_pack_3 ),
    .O(\DataPath/write_reg_data [16])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X30Y63" ))
  \DataPath/RegWriteMux/Mmux_f87  (
    .IA(N237),
    .IB(N238),
    .O(\DataPath/write_reg_data<16>_pack_3 ),
    .SEL(reg_write_mux_ctrl[1])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_16  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_16/IN ),
    .O(\DataPath/RegFile/reg_bank_24_16_14553 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y63" ),
    .INIT ( 64'hB1A0A0A0A0A0A0A0 ))
  \DataPath/RegWriteMux/Mmux_f87_F  (
    .ADR0(reg_write_mux_ctrl[0]),
    .ADR2(\DataPath/mem_out [16]),
    .ADR5(\DataPath/BranchControl/pc_plus4<16>_0 ),
    .ADR1(\br_op<1>_0 ),
    .ADR3(br_op[2]),
    .ADR4(br_op[0]),
    .O(N237)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y63" ),
    .INIT ( 64'h040404040E0E0E04 ))
  \DataPath/RegWriteMux/Mmux_f87_G  (
    .ADR2(reg_write_mux_ctrl[0]),
    .ADR0(alu_op[2]),
    .ADR5(\DataPath/ALU/m3/Mmux_f132 ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f82_14982 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f84_14161 ),
    .ADR1(\DataPath/RegWriteMux/Mmux_f8 ),
    .O(N238)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_18  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_18/IN ),
    .O(\DataPath/RegFile/reg_bank_24_18_14555 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y63" ),
    .INIT ( 64'h6E6D8D8E62618182 ))
  \DataPath/RegWriteMux/Mmux_f81  (
    .ADR1(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR3(\DataPath/ALU/mainAdder/c [1]),
    .ADR0(\DataPath/reg_val1<16>_0 ),
    .ADR4(\DataPath/alu_in2 [16]),
    .ADR5(\DataPath/ALU/complement<16>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f8 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y63" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_24_17  (
    .CE(\DataPath/RegFile/_n7701_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_17/IN ),
    .O(\DataPath/RegFile/reg_bank_24_17_14554 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_27  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_27/IN ),
    .O(\DataPath/RegFile/reg_bank_13_27_14782 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y61" ),
    .INIT ( 64'h00FF0000CCFFCC00 ))
  \DataPath/RegWriteMux/Mmux_f195  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(alu_op[2]),
    .ADR5(\DataPath/ALU/m3/Mmux_f132 ),
    .ADR1(\DataPath/RegWriteMux/Mmux_f193_14377 ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f19 ),
    .O(\DataPath/RegWriteMux/Mmux_f194_15352 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_26  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_26/CLK ),
    .I(\DataPath/write_reg_data [26]),
    .O(\DataPath/RegFile/reg_bank_13_26_14781 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y61" ),
    .INIT ( 64'h00CC00CCFFA000A0 ))
  \DataPath/RegWriteMux/Mmux_f196  (
    .ADR3(reg_write_mux_ctrl[1]),
    .ADR5(reg_write_mux_ctrl[0]),
    .ADR1(\DataPath/mem_out [26]),
    .ADR2(\DataPath/BranchControl/pc_plus4<26>_0 ),
    .ADR0(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f194_15352 ),
    .O(\DataPath/write_reg_data [26])
  );
  X_FF #(
    .LOC ( "SLICE_X30Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_25  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_25/IN ),
    .O(\DataPath/RegFile/reg_bank_13_25_13970 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y61" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \DataPath/ALU/Diff/a<0>1  (
    .ADR4(\DataPath/ALU/Diff/a [21]),
    .ADR1(\DataPath/ALU/Diff/a [22]),
    .ADR0(\DataPath/ALU/Diff/a [19]),
    .ADR2(\DataPath/ALU/Diff/a [20]),
    .ADR3(\DataPath/ALU/Diff/a [17]),
    .ADR5(\DataPath/ALU/Diff/a [18]),
    .O(\DataPath/ALU/Diff/a<0>1_14907 )
  );
  X_FF #(
    .LOC ( "SLICE_X30Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_13_24  (
    .CE(\DataPath/RegFile/_n12981_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_24/IN ),
    .O(\DataPath/RegFile/reg_bank_13_24_14285 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y61" ),
    .INIT ( 64'h30503F5FCFAFC0A0 ))
  \DataPath/ALU/Diff/a<18>1  (
    .ADR1(\DataPath/instruction [15]),
    .ADR0(\DataPath/instruction [20]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val2<18>_0 ),
    .ADR5(\DataPath/reg_val1<18>_0 ),
    .O(\DataPath/ALU/Diff/a [18])
  );
  X_BUF   \DataPath/RegWriteMux/Mmux_f321/DataPath/RegWriteMux/Mmux_f321_CMUX_Delay  (
    .I(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c<1>_pack_5 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y62" ),
    .INIT ( 64'h5ACCA0A55ACCA05A ))
  \DataPath/RegWriteMux/Mmux_f321  (
    .ADR4(alu_op[0]),
    .ADR3(alu_op[1]),
    .ADR5(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c<1>_0 ),
    .ADR2(\DataPath/reg_val1<9>_0 ),
    .ADR0(\DataPath/alu_in2 [9]),
    .ADR1(\DataPath/ALU/complement<9>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f321_14484 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y62" ),
    .INIT ( 64'hFEC8EC80FEC8EC80 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c<2><1>1  (
    .ADR1(\DataPath/reg_val1<5>_0 ),
    .ADR3(\DataPath/alu_in2 [5]),
    .ADR0(\DataPath/alu_in2 [4]),
    .ADR2(\DataPath/ALU/mainAdder/cla_16bit_1/g [0]),
    .ADR4(\DataPath/reg_val1<4>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y62" ),
    .INIT ( 32'hFAFAA0A0 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c<1>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0(\DataPath/alu_in2 [4]),
    .ADR2(\DataPath/ALU/mainAdder/cla_16bit_1/g [0]),
    .ADR4(\DataPath/reg_val1<4>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c<1>_pack_5 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y62" ),
    .INIT ( 64'hFFFFAAAAAAAA0000 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c<3><2>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DataPath/alu_in2 [6]),
    .ADR5(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c [2]),
    .ADR4(\DataPath/reg_val1<6>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y62" ),
    .INIT ( 64'h7A4A7949B181B282 ))
  \DataPath/RegWriteMux/Mmux_f281  (
    .ADR2(alu_op[0]),
    .ADR1(alu_op[1]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_2/c [1]),
    .ADR0(\DataPath/reg_val1<5>_0 ),
    .ADR5(\DataPath/alu_in2 [5]),
    .ADR3(\DataPath/ALU/complement<5>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f28 )
  );
  X_BUF   \DataPath/ALU/Sh1441/DataPath/ALU/Sh1441_DMUX_Delay  (
    .I(\DataPath/ALU/Sh248 ),
    .O(\DataPath/ALU/Sh248_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 64'hFF00CCCCFF00CCCC ))
  \DataPath/ALU/Sh14411  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/Sh120 ),
    .ADR3(\DataPath/ALU/Sh124 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/Sh1441 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 32'hAFA0ACAC ))
  \DataPath/ALU/Sh2481  (
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR0(\DataPath/reg_val1<31>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/Sh120 ),
    .ADR3(\DataPath/ALU/Sh124 ),
    .O(\DataPath/ALU/Sh248 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 64'hFFCCF0AA00CCF0AA ))
  \DataPath/ALU/Sh1241  (
    .ADR0(\DataPath/reg_val1<28>_0 ),
    .ADR1(\DataPath/reg_val1<29>_0 ),
    .ADR2(\DataPath/reg_val1<30>_0 ),
    .ADR5(\DataPath/reg_val1<31>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh124 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 64'hFF03FF3FFC00C000 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/lcu_16bit_1/c<1>1  (
    .ADR0(1'b1),
    .ADR3(N152),
    .ADR1(\DataPath/ALU/mainAdder/c [1]),
    .ADR2(\DataPath/alu_in2 [16]),
    .ADR4(\DataPath/reg_val1<16>_0 ),
    .ADR5(N151),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y64" ),
    .INIT ( 64'hAAB8B8F0AAB8B8F0 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/lcu_16bit_1/gout<3>1  (
    .ADR5(1'b1),
    .ADR0(N155),
    .ADR3(\DataPath/ALU/mainAdder/cla_16bit_1/n0007 [3]),
    .ADR1(\DataPath/alu_in2 [12]),
    .ADR4(\DataPath/reg_val1<12>_0 ),
    .ADR2(N154),
    .O(\DataPath/ALU/mainAdder/c [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y68" ),
    .INIT ( 64'h3A3ACACACCC3030C ))
  \DataPath/RegWriteMux/Mmux_f63  (
    .ADR5(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR3(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_4/c [2]),
    .ADR4(\DataPath/reg_val1<14>_0 ),
    .ADR1(\DataPath/alu_in2 [14]),
    .ADR0(\DataPath/ALU/complement<14>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f62_14980 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y68" ),
    .INIT ( 64'h00000000000C000A ))
  \DataPath/ALU/Sh331  (
    .ADR1(\DataPath/reg_val1<0>_0 ),
    .ADR0(\DataPath/reg_val1<1>_0 ),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR5(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh33 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y68" ),
    .INIT ( 64'hBBFFF0FF8800F000 ))
  \DataPath/ALU/mux_2x1_s/Mmux_f231_1  (
    .ADR5(\DataPath/instruction [8]),
    .ADR0(func[2]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(alu_mux_ctrl),
    .ADR3(alu_op[3]),
    .ADR2(\DataPath/reg_val2<2>_0 ),
    .O(\DataPath/ALU/mux_2x1_s/Mmux_f231_14275 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y69" ),
    .INIT ( 64'hD8F0D8F0FFF000F0 ))
  \DataPath/ALU/mux_2x1_s/Mmux_f231  (
    .ADR2(\DataPath/instruction [8]),
    .ADR1(func[2]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(alu_mux_ctrl),
    .ADR3(alu_op[3]),
    .ADR4(\DataPath/reg_val2<2>_0 ),
    .O(\DataPath/ALU/shift_amt [2])
  );
  X_BUF   \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_4/c<2>/DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_4/c<2>_DMUX_Delay  (
    .I(N227_pack_3),
    .O(N227)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y70" ),
    .INIT ( 64'hFEA8EA80FEA8EA80 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_4/c<2><1>1  (
    .ADR0(\DataPath/reg_val1<29>_0 ),
    .ADR3(\DataPath/alu_in2 [29]),
    .ADR1(\DataPath/alu_in2 [28]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [3]),
    .ADR2(\DataPath/reg_val1<28>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_4/c [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y70" ),
    .INIT ( 32'h03033F3F ))
  \DataPath/RegWriteMux/Mmux_f225_SW0  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1(\DataPath/alu_in2 [28]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [3]),
    .ADR2(\DataPath/reg_val1<28>_0 ),
    .O(N227_pack_3)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y70" ),
    .INIT ( 64'hFE00EA00A8008000 ))
  \DataPath/ALU/Mmux_carry11  (
    .ADR3(\DataPath/ALU/m3/Mmux_f421_0 ),
    .ADR0(\DataPath/alu_in2 [31]),
    .ADR5(\DataPath/reg_val1<31>_0 ),
    .ADR1(\DataPath/alu_in2 [30]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_4/c [2]),
    .ADR2(\DataPath/reg_val1<30>_0 ),
    .O(\DataPath/carry )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y70" ),
    .INIT ( 64'h4A4FE5E0E5E04045 ))
  \DataPath/RegWriteMux/Mmux_f225  (
    .ADR2(alu_op[0]),
    .ADR4(\DataPath/reg_val1<29>_0 ),
    .ADR5(\DataPath/alu_in2 [29]),
    .ADR3(N227),
    .ADR0(alu_op[1]),
    .ADR1(\DataPath/ALU/complement<29>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f225_13044 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y70" ),
    .INIT ( 64'hF0CCFFFFF0CC0000 ))
  \DataPath/ALUInMux/Mmux_f231  (
    .ADR0(1'b1),
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR2(func[2]),
    .ADR1(\DataPath/instruction [8]),
    .ADR5(\DataPath/reg_val2<2>_0 ),
    .O(\DataPath/alu_in2 [2])
  );
  X_FF #(
    .LOC ( "SLICE_X32Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_19  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_19/IN ),
    .O(\DataPath/RegFile/reg_bank_6_19_14007 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_18  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_18/IN ),
    .O(\DataPath/RegFile/reg_bank_6_18_14005 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_17  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_17/IN ),
    .O(\DataPath/RegFile/reg_bank_6_17_14003 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_16  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_16/IN ),
    .O(\DataPath/RegFile/reg_bank_6_16_14002 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/ALU/Sh551/DataPath/ALU/Sh551_CMUX_Delay  (
    .I(\DataPath/ALU/Sh531 ),
    .O(\DataPath/ALU/Sh531_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y79" ),
    .INIT ( 64'hFFCC3300FFCC3300 ))
  \DataPath/ALU/Sh5511  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/Sh23 ),
    .ADR4(\DataPath/ALU/Sh15 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/Sh551 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y79" ),
    .INIT ( 32'hB8B8B8B8 ))
  \DataPath/ALU/Sh5311  (
    .ADR2(\DataPath/ALU/Sh21_13727 ),
    .ADR0(\DataPath/ALU/Sh13 ),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\DataPath/ALU/Sh531 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y79" ),
    .INIT ( 64'hFCFC3030BB88BB88 ))
  \DataPath/ALU/Sh151  (
    .ADR1(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR0(\DataPath/reg_val1<14>_0 ),
    .ADR4(\DataPath/reg_val1<12>_0 ),
    .ADR2(\DataPath/reg_val1<13>_0 ),
    .ADR3(\DataPath/reg_val1<15>_0 ),
    .O(\DataPath/ALU/Sh15 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y79" ),
    .INIT ( 64'hF0AAF0AAFFCC00CC ))
  \DataPath/ALU/Sh131  (
    .ADR3(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR4(\DataPath/reg_val1<12>_0 ),
    .ADR2(\DataPath/reg_val1<10>_0 ),
    .ADR0(\DataPath/reg_val1<11>_0 ),
    .ADR1(\DataPath/reg_val1<13>_0 ),
    .O(\DataPath/ALU/Sh13 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y75" ),
    .INIT ( 64'hEEEEFC302222FC30 ))
  \DataPath/ALU/Sh461  (
    .ADR1(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/Sh10 ),
    .ADR5(\DataPath/ALU/Sh2 ),
    .ADR0(\DataPath/ALU/Sh6 ),
    .ADR2(\DataPath/ALU/Sh14 ),
    .O(\DataPath/ALU/Sh46 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y76" ),
    .INIT ( 64'hCCCCCCCCCCCFCCC0 ))
  \DataPath/ALU/Sh2531  (
    .ADR0(1'b1),
    .ADR1(\DataPath/reg_val1<31>_0 ),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR3(\DataPath/ALU/shift_amt [2]),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/Sh1231 ),
    .O(\DataPath/ALU/Sh253 )
  );
  X_FF #(
    .LOC ( "SLICE_X32Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_23  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_23/IN ),
    .O(\DataPath/RegFile/reg_bank_16_23_13552 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_22  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_22/IN ),
    .O(\DataPath/RegFile/reg_bank_16_22_13546 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_21  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_21/IN ),
    .O(\DataPath/RegFile/reg_bank_16_21_13545 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_16_20  (
    .CE(\DataPath/RegFile/_n11541_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_20/IN ),
    .O(\DataPath/RegFile/reg_bank_16_20_13544 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y56" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux44_92  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_10_20_14105 ),
    .ADR1(\DataPath/RegFile/reg_bank_11_20_14106 ),
    .ADR3(\DataPath/RegFile/reg_bank_9_20_14107 ),
    .ADR2(\DataPath/RegFile/reg_bank_8_20_14108 ),
    .O(\DataPath/RegFile/mux44_92_15048 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y74" ),
    .INIT ( 64'hF033F0BBF000F088 ))
  \DataPath/RegWriteMux/Mmux_f153  (
    .ADR3(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/ALU/Sh6 ),
    .ADR1(\DataPath/ALU/shift_amt [4]),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR5(\DataPath/ALU/Sh541 ),
    .ADR2(\DataPath/RegWriteMux/Mmux_f151_14338 ),
    .O(\DataPath/RegWriteMux/Mmux_f152_15360 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y74" ),
    .INIT ( 64'hF3F3F0F0F7F3F5F0 ))
  \DataPath/RegWriteMux/Mmux_f154  (
    .ADR3(\DataPath/RegWriteMux/Mmux_f152_15360 ),
    .ADR0(alu_op[0]),
    .ADR5(alu_op[1]),
    .ADR2(\DataPath/ALU/m3/Mmux_f4011 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f5411_0 ),
    .ADR1(\DataPath/ALU/shift_amt [4]),
    .O(\DataPath/RegWriteMux/Mmux_f153_13091 )
  );
  X_FF #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_27  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_27/IN ),
    .O(\DataPath/RegFile/reg_bank_2_27_13468 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_26  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_26/IN ),
    .O(\DataPath/RegFile/reg_bank_2_26_13466 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_25  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_25/IN ),
    .O(\DataPath/RegFile/reg_bank_2_25_13459 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_24  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_24/IN ),
    .O(\DataPath/RegFile/reg_bank_2_24_13453 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y60" ),
    .INIT ( 64'h4700B8FF47FFB800 ))
  \DataPath/ALU/Diff/Mxor_a_21_xo<0>1  (
    .ADR0(\DataPath/instruction [15]),
    .ADR2(\DataPath/instruction [20]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(alu_mux_ctrl),
    .ADR5(\DataPath/reg_val2<21>_0 ),
    .ADR4(\DataPath/reg_val1<21>_0 ),
    .O(\DataPath/ALU/Diff/a [21])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y88" ),
    .INIT ( 64'hFFF0CCAA00F0CCAA ))
  \DataPath/ALU/Sh101  (
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR2(\DataPath/reg_val1<9>_0 ),
    .ADR5(\DataPath/reg_val1<7>_0 ),
    .ADR1(\DataPath/reg_val1<8>_0 ),
    .ADR0(\DataPath/reg_val1<10>_0 ),
    .O(\DataPath/ALU/Sh10 )
  );
  X_BUF   \DataPath/RegWriteMux/Mmux_f51/DataPath/RegWriteMux/Mmux_f51_CMUX_Delay  (
    .I(\DataPath/RegWriteMux/Mmux_f224_10921 ),
    .O(\DataPath/RegWriteMux/Mmux_f224_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y77" ),
    .INIT ( 64'hFFC0C0C0FFC0C0C0 ))
  \DataPath/RegWriteMux/Mmux_f52  (
    .ADR0(1'b1),
    .ADR2(alu_op[0]),
    .ADR1(\DataPath/ALU/Sh157 ),
    .ADR3(alu_op[1]),
    .ADR4(\DataPath/ALU/Sh253 ),
    .ADR5(1'b1),
    .O(\DataPath/RegWriteMux/Mmux_f51_15361 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y77" ),
    .INIT ( 32'h55404040 ))
  \DataPath/RegWriteMux/Mmux_f224  (
    .ADR0(\DataPath/ALU/shift_amt [4]),
    .ADR2(alu_op[0]),
    .ADR1(\DataPath/ALU/Sh157 ),
    .ADR3(alu_op[1]),
    .ADR4(\DataPath/ALU/Sh253 ),
    .O(\DataPath/RegWriteMux/Mmux_f224_10921 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y77" ),
    .INIT ( 64'h0000070300000400 ))
  \DataPath/ALU/Sh1571  (
    .ADR4(\DataPath/ALU/shift_amt [2]),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/ALU/shift_amt [1]),
    .ADR3(\DataPath/reg_val1<31>_0 ),
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/Sh1231 ),
    .O(\DataPath/ALU/Sh157 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y77" ),
    .INIT ( 64'hFFFFF1E00000F1E0 ))
  \DataPath/RegWriteMux/Mmux_f53  (
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR2(\DataPath/RegWriteMux/Mmux_f5 ),
    .ADR0(alu_op[0]),
    .ADR1(alu_op[1]),
    .ADR3(\DataPath/ALU/Sh45 ),
    .ADR5(\DataPath/RegWriteMux/Mmux_f51_15361 ),
    .O(\DataPath/RegWriteMux/Mmux_f52_14910 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y73" ),
    .INIT ( 64'h000F0000ACACACAC ))
  \DataPath/ALU/m3/Mmux_f52111  (
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR5(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/ALU/Sh117 ),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR4(\DataPath/ALU/Sh1231 ),
    .ADR0(\DataPath/ALU/Sh121 ),
    .O(\DataPath/ALU/m3/Mmux_f52111_15359 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y73" ),
    .INIT ( 64'hFEFCFCFCAA000000 ))
  \DataPath/ALU/m3/Mmux_f52113  (
    .ADR5(\DataPath/ALU/m3/Mmux_f52111_15359 ),
    .ADR1(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR0(\DataPath/ALU/m3/Mmux_f52112_13442 ),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/reg_val1<31>_0 ),
    .O(\DataPath/ALU/m3/Mmux_f5211 )
  );
  X_FF #(
    .LOC ( "SLICE_X32Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_23  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_23/IN ),
    .O(\DataPath/RegFile/reg_bank_21_23_14469 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_22  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_22/IN ),
    .O(\DataPath/RegFile/reg_bank_21_22_15363 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_21  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_21/IN ),
    .O(\DataPath/RegFile/reg_bank_21_21_14597 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y55" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/RegFile/mux46_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR3(\DataPath/RegFile/reg_bank_22_22_14638 ),
    .ADR1(\DataPath/RegFile/reg_bank_23_22_14639 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_22_15363 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_22_14640 ),
    .O(\DataPath/RegFile/mux46_8_14893 )
  );
  X_FF #(
    .LOC ( "SLICE_X32Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_21_20  (
    .CE(\DataPath/RegFile/_n9141_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_20/IN ),
    .O(\DataPath/RegFile/reg_bank_21_20_14755 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y55" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux14_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_22_22_14638 ),
    .ADR1(\DataPath/RegFile/reg_bank_23_22_14639 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_22_15363 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_22_14640 ),
    .O(\DataPath/RegFile/mux14_8_13633 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y63" ),
    .INIT ( 64'hFFFFEFEEFFFFAFAA ))
  \DataPath/RegWriteMux/Mmux_f174  (
    .ADR4(\DataPath/ALU/m3/Mmux_f1411_0 ),
    .ADR1(alu_op[1]),
    .ADR5(\DataPath/ALU/Sh248_0 ),
    .ADR0(\DataPath/RegWriteMux/Mmux_f171_14360 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f172_14362 ),
    .ADR2(alu_op[0]),
    .O(\DataPath/RegWriteMux/Mmux_f173_13371 )
  );
  X_FF #(
    .LOC ( "SLICE_X32Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_22  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_22/IN ),
    .O(\DataPath/RegFile/reg_bank_11_22_13690 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y65" ),
    .INIT ( 64'hFF44FF44FFE4FFE4 ))
  \DataPath/RegWriteMux/Mmux_f137  (
    .ADR4(1'b1),
    .ADR3(\DataPath/ALU/m3/Mmux_f382_14081 ),
    .ADR0(alu_op[2]),
    .ADR1(\DataPath/RegWriteMux/Mmux_f135_14316 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR2(\DataPath/RegWriteMux/Mmux_f133_14158 ),
    .O(\DataPath/RegWriteMux/Mmux_f136_15365 )
  );
  X_FF #(
    .LOC ( "SLICE_X32Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_20  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_20/CLK ),
    .I(\DataPath/write_reg_data [20]),
    .O(\DataPath/RegFile/reg_bank_11_20_14106 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y65" ),
    .INIT ( 64'h33330000EC20EC20 ))
  \DataPath/RegWriteMux/Mmux_f138  (
    .ADR5(reg_write_mux_ctrl[1]),
    .ADR1(reg_write_mux_ctrl[0]),
    .ADR3(\DataPath/mem_out [20]),
    .ADR0(\DataPath/BranchControl/pc_plus4<20>_0 ),
    .ADR2(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f136_15365 ),
    .O(\DataPath/write_reg_data [20])
  );
  X_FF #(
    .LOC ( "SLICE_X32Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_21  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_21/IN ),
    .O(\DataPath/RegFile/reg_bank_11_21_14830 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y65" ),
    .INIT ( 64'h0000F0F0EEEEF0F0 ))
  \DataPath/RegWriteMux/Mmux_f116  (
    .ADR3(1'b1),
    .ADR4(alu_op[2]),
    .ADR5(\DataPath/ALU/m3/Mmux_f132 ),
    .ADR0(\DataPath/RegWriteMux/Mmux_f114_13600 ),
    .ADR1(\DataPath/RegWriteMux/Mmux_f112_14307 ),
    .ADR2(\DataPath/RegWriteMux/Mmux_f11 ),
    .O(\DataPath/RegWriteMux/Mmux_f115_15364 )
  );
  X_FF #(
    .LOC ( "SLICE_X32Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_19  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_19/CLK ),
    .I(\DataPath/write_reg_data [19]),
    .O(\DataPath/RegFile/reg_bank_11_19_15105 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y65" ),
    .INIT ( 64'h0F000F00F8F80808 ))
  \DataPath/RegWriteMux/Mmux_f117  (
    .ADR5(reg_write_mux_ctrl[1]),
    .ADR2(reg_write_mux_ctrl[0]),
    .ADR4(\DataPath/mem_out [19]),
    .ADR0(\DataPath/BranchControl/pc_plus4<19>_0 ),
    .ADR1(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f115_15364 ),
    .O(\DataPath/write_reg_data [19])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y57" ),
    .INIT ( 64'h00FF000000FF00F4 ))
  \DataPath/ALU/Diff/a<1>1  (
    .ADR0(\DataPath/ALU/Diff/a [29]),
    .ADR2(\DataPath/ALU/Diff/a [28]),
    .ADR5(\DataPath/ALU/Diff/a [27]),
    .ADR1(\DataPath/ALU/Diff/a [30]),
    .ADR4(\DataPath/ALU/Diff/a [26]),
    .ADR3(\DataPath/ALU/Diff/a [25]),
    .O(\DataPath/ALU/Diff/a<1>2 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y72" ),
    .INIT ( 64'hFFD855D8AAD800D8 ))
  \DataPath/RegWriteMux/Mmux_f51  (
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR3(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/ALU/Sh113 ),
    .ADR4(\DataPath/ALU/Sh121 ),
    .ADR5(\DataPath/ALU/Sh117 ),
    .ADR2(\DataPath/ALU/Sh109 ),
    .O(\DataPath/RegWriteMux/Mmux_f5 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y85" ),
    .INIT ( 64'hE4FFE4AAE455E400 ))
  \DataPath/ALU/Sh61  (
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR5(\DataPath/reg_val1<5>_0 ),
    .ADR2(\DataPath/reg_val1<3>_0 ),
    .ADR1(\DataPath/reg_val1<4>_0 ),
    .ADR4(\DataPath/reg_val1<6>_0 ),
    .O(\DataPath/ALU/Sh6 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_29_24/DataPath/RegFile/reg_bank_29_24_CMUX_Delay  (
    .I(\DataPath/write_reg_data<24>_pack_3 ),
    .O(\DataPath/write_reg_data [24])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X32Y62" ))
  \DataPath/RegWriteMux/Mmux_f176  (
    .IA(N245),
    .IB(N246),
    .O(\DataPath/write_reg_data<24>_pack_3 ),
    .SEL(reg_write_mux_ctrl[1])
  );
  X_FF #(
    .LOC ( "SLICE_X32Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_24  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_24/IN ),
    .O(\DataPath/RegFile/reg_bank_29_24_14563 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y62" ),
    .INIT ( 64'hF000F000B888B888 ))
  \DataPath/RegWriteMux/Mmux_f176_F  (
    .ADR4(1'b1),
    .ADR2(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/BranchControl/pc_plus4<24>_0 ),
    .ADR5(opcode[0]),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/mem_out [24]),
    .O(N245)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y62" ),
    .INIT ( 64'h33F300C011510040 ))
  \DataPath/RegWriteMux/Mmux_f176_G  (
    .ADR1(alu_op[2]),
    .ADR3(\DataPath/ALU/m3/Mmux_f132 ),
    .ADR2(\DataPath/RegWriteMux/Mmux_f173_13371 ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f17 ),
    .ADR5(opcode[0]),
    .ADR0(\ControlUnit/dmem_write_enable<5>2 ),
    .O(N246)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_26  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_26/IN ),
    .O(\DataPath/RegFile/reg_bank_29_26_13464 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_29_25  (
    .CE(\DataPath/RegFile/_n5301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_25/IN ),
    .O(\DataPath/RegFile/reg_bank_29_25_14737 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/reg_bank_1_19/DataPath/RegFile/reg_bank_1_19_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_1_19_11314 ),
    .O(\DataPath/RegFile/reg_bank_1_19_0 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_1_19/DataPath/RegFile/reg_bank_1_19_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_1_18_11317 ),
    .O(\DataPath/RegFile/reg_bank_1_18_0 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_1_19/DataPath/RegFile/reg_bank_1_19_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_1_17_11313 ),
    .O(\DataPath/RegFile/reg_bank_1_17_0 )
  );
  X_BUF   \DataPath/RegFile/reg_bank_1_19/DataPath/RegFile/reg_bank_1_19_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_1_16_11315 ),
    .O(\DataPath/RegFile/reg_bank_1_16_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_19  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_19/IN ),
    .O(\DataPath/RegFile/reg_bank_1_19_11314 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_18  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_18/IN ),
    .O(\DataPath/RegFile/reg_bank_1_18_11317 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_17  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_17/IN ),
    .O(\DataPath/RegFile/reg_bank_1_17_11313 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_16  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_16/IN ),
    .O(\DataPath/RegFile/reg_bank_1_16_11315 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y79" ),
    .INIT ( 64'h0050EEFA00504450 ))
  \DataPath/RegWriteMux/Mmux_f254  (
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR3(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/ALU/Sh23 ),
    .ADR4(alu_op[1]),
    .ADR2(\DataPath/RegWriteMux/Mmux_f252 ),
    .ADR5(\DataPath/ALU/Sh591 ),
    .O(\DataPath/RegWriteMux/Mmux_f253_14434 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y79" ),
    .INIT ( 64'hF0F0F0F0FF00AAAA ))
  \DataPath/ALU/Sh5912  (
    .ADR1(1'b1),
    .ADR5(\DataPath/ALU/shift_amt [3]),
    .ADR0(\DataPath/ALU/Sh271_0 ),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/Sh5911_0 ),
    .ADR2(\DataPath/ALU/Sh19 ),
    .O(\DataPath/ALU/Sh591 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_19  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_19/IN ),
    .O(\DataPath/RegFile/reg_bank_7_19_14633 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_18  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_18/IN ),
    .O(\DataPath/RegFile/reg_bank_7_18_14632 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_17  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_17/IN ),
    .O(\DataPath/RegFile/reg_bank_7_17_14631 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_16  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_16/IN ),
    .O(\DataPath/RegFile/reg_bank_7_16_14630 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y71" ),
    .INIT ( 64'hFF55FF55AA00AA00 ))
  \DataPath/RegWriteMux/Mmux_f251  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(alu_op[1]),
    .ADR5(\DataPath/ALU/complement<31>_0 ),
    .ADR3(\DataPath/ALU/Diff/a [31]),
    .O(\DataPath/RegWriteMux/Mmux_f25 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y71" ),
    .INIT ( 64'h05AFFA502727D8D8 ))
  \DataPath/ALU/Diff/a<31>1  (
    .ADR0(alu_mux_ctrl),
    .ADR4(\DataPath/reg_val1<31>_0 ),
    .ADR5(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [20]),
    .ADR3(\DataPath/instruction [15]),
    .ADR2(\DataPath/reg_val2<31>_0 ),
    .O(\DataPath/ALU/Diff/a [31])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y71" ),
    .INIT ( 64'h0000000000000202 ))
  \DataPath/ALU/Sh1591  (
    .ADR3(1'b1),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/reg_val1<31>_0 ),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .O(\DataPath/ALU/Sh159 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y71" ),
    .INIT ( 64'hB830B931B830A820 ))
  \DataPath/RegWriteMux/Mmux_f72  (
    .ADR1(\DataPath/ALU/shift_amt [4]),
    .ADR2(\DataPath/RegWriteMux/Mmux_f7 ),
    .ADR0(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR5(\DataPath/ALU/Sh47 ),
    .ADR3(\DataPath/ALU/Sh159 ),
    .O(\DataPath/RegWriteMux/Mmux_f71_14900 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y83" ),
    .INIT ( 64'h50005000C0000000 ))
  \DataPath/ALU/m3/Mmux_f611  (
    .ADR2(alu_op[1]),
    .ADR3(alu_op[2]),
    .ADR1(\DataPath/ALU/_n0033 ),
    .ADR5(alu_op[0]),
    .ADR4(\DataPath/reg_val1<31>_0 ),
    .ADR0(\DataPath/ALU/Diff/a<0>_mmx_out ),
    .O(\DataPath/ALU/m3/Mmux_f61 )
  );
  X_BUF   \DataPath/ALU/Sh541/DataPath/ALU/Sh541_CMUX_Delay  (
    .I(\DataPath/ALU/Sh581 ),
    .O(\DataPath/ALU/Sh581_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y76" ),
    .INIT ( 64'hAFA0AFA0AFA0AFA0 ))
  \DataPath/ALU/Sh5411  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/Sh22 ),
    .ADR0(\DataPath/ALU/Sh14 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/Sh541 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y76" ),
    .INIT ( 32'hFCFC0C0C ))
  \DataPath/ALU/Sh5812  (
    .ADR1(\DataPath/ALU/Sh5811_13696 ),
    .ADR4(\DataPath/ALU/Sh18 ),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR3(1'b1),
    .ADR0(1'b1),
    .O(\DataPath/ALU/Sh581 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y76" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \DataPath/ALU/Sh181  (
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR0(\DataPath/reg_val1<17>_0 ),
    .ADR1(\DataPath/reg_val1<15>_0 ),
    .ADR3(\DataPath/reg_val1<16>_0 ),
    .ADR2(\DataPath/reg_val1<18>_0 ),
    .O(\DataPath/ALU/Sh18 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y76" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/ALU/Sh141  (
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR1(\DataPath/reg_val1<13>_0 ),
    .ADR0(\DataPath/reg_val1<11>_0 ),
    .ADR2(\DataPath/reg_val1<12>_0 ),
    .ADR3(\DataPath/reg_val1<14>_0 ),
    .O(\DataPath/ALU/Sh14 )
  );
  X_BUF   \DataPath/ALU/Sh249/DataPath/ALU/Sh249_DMUX_Delay  (
    .I(\DataPath/RegWriteMux/Mmux_f132_11115 ),
    .O(\DataPath/RegWriteMux/Mmux_f132_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y66" ),
    .INIT ( 64'hFFCC3300FFCC3300 ))
  \DataPath/ALU/Sh2491  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/Sh2411 ),
    .ADR4(\DataPath/reg_val1<31>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/Sh249 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y66" ),
    .INIT ( 32'h80800000 ))
  \DataPath/RegWriteMux/Mmux_f133  (
    .ADR0(alu_op[1]),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR3(1'b1),
    .ADR4(\DataPath/reg_val1<31>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f132_11115 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y66" ),
    .INIT ( 64'hCFFFCF0FC0F0C000 ))
  \DataPath/ALU/Sh24111  (
    .ADR0(1'b1),
    .ADR2(\DataPath/ALU/mux_2x1_s/Mmux_f231_14275 ),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR1(\DataPath/reg_val1<31>_0 ),
    .ADR4(\DataPath/ALU/Sh1231 ),
    .ADR5(\DataPath/ALU/Sh121 ),
    .O(\DataPath/ALU/Sh2411 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y66" ),
    .INIT ( 64'hE000F100E000E000 ))
  \DataPath/RegWriteMux/Mmux_f204  (
    .ADR3(alu_op[1]),
    .ADR2(\DataPath/reg_val1<31>_0 ),
    .ADR1(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR5(\DataPath/ALU/Sh123 ),
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .O(\DataPath/RegWriteMux/Mmux_f203_13729 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y66" ),
    .INIT ( 64'hD8F0D8F0FAFA5050 ))
  \DataPath/ALU/mux_2x1_s/Mmux_f271  (
    .ADR2(\DataPath/instruction [10]),
    .ADR1(func[4]),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(alu_mux_ctrl),
    .ADR0(alu_op[3]),
    .ADR4(\DataPath/reg_val2<4>_0 ),
    .O(\DataPath/ALU/shift_amt [4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y80" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/ALU/Sh221  (
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR2(\DataPath/reg_val1<21>_0 ),
    .ADR3(\DataPath/reg_val1<19>_0 ),
    .ADR1(\DataPath/reg_val1<20>_0 ),
    .ADR0(\DataPath/reg_val1<22>_0 ),
    .O(\DataPath/ALU/Sh22 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y80" ),
    .INIT ( 64'hFF00F0F0FF00CCCC ))
  \DataPath/RegWriteMux/Mmux_f242  (
    .ADR0(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/ALU/Sh301 ),
    .ADR5(\DataPath/ALU/shift_amt [0]),
    .ADR2(\DataPath/ALU/Sh291 ),
    .ADR3(\DataPath/ALU/Sh22 ),
    .O(\DataPath/RegWriteMux/Mmux_f242_13747 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y81" ),
    .INIT ( 64'hCCCCCCCCFFFF0000 ))
  \DataPath/ALU/Sh3011  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR4(\DataPath/reg_val1<30>_0 ),
    .ADR1(\DataPath/reg_val1<28>_0 ),
    .O(\DataPath/ALU/Sh301 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y81" ),
    .INIT ( 64'h330022223300F0F0 ))
  \DataPath/RegWriteMux/Mmux_f253  (
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR0(\DataPath/reg_val1<29>_0 ),
    .ADR1(alu_op[1]),
    .ADR2(\DataPath/reg_val1<31>_0 ),
    .ADR3(\DataPath/ALU/Sh301 ),
    .O(\DataPath/RegWriteMux/Mmux_f252 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y70" ),
    .INIT ( 64'h5FA9AF0650A9A006 ))
  \DataPath/RegWriteMux/Mmux_f213  (
    .ADR3(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR1(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [3]),
    .ADR0(\DataPath/reg_val1<28>_0 ),
    .ADR4(\DataPath/alu_in2 [28]),
    .ADR5(\DataPath/ALU/complement<28>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f211 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y70" ),
    .INIT ( 64'hFAFA0AFAFA0A0A0A ))
  \DataPath/ALUInMux/Mmux_f211  (
    .ADR1(1'b1),
    .ADR2(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(\DataPath/instruction [15]),
    .ADR5(\DataPath/instruction [20]),
    .ADR0(\DataPath/reg_val2<28>_0 ),
    .O(\DataPath/alu_in2 [28])
  );
  X_BUF   \DataPath/RegWriteMux/Mmux_f254/DataPath/RegWriteMux/Mmux_f254_CMUX_Delay  (
    .I(N36),
    .O(N36_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X32Y72" ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_4/c<3><2>1_SW0  (
    .IA(N231),
    .IB(N232),
    .O(N36),
    .SEL(alu_op[0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y72" ),
    .INIT ( 64'hFA303030FA000000 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_4/c<3><2>1_SW0_F  (
    .ADR3(\DataPath/reg_val1<31>_0 ),
    .ADR4(alu_op[1]),
    .ADR2(alu_op[2]),
    .ADR0(\DataPath/alu_in2 [31]),
    .ADR5(\DataPath/RegWriteMux/Mmux_f254_15367 ),
    .ADR1(\DataPath/ALU/_n0033 ),
    .O(N231)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y72" ),
    .INIT ( 64'h77F033F055F000F0 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_4/c<3><2>1_SW0_G  (
    .ADR3(alu_op[2]),
    .ADR4(alu_op[1]),
    .ADR0(\DataPath/ALU/Diff/a<0>_mmx_out ),
    .ADR5(\DataPath/RegWriteMux/Mmux_f254_15367 ),
    .ADR1(\DataPath/ALU/_n0033 ),
    .ADR2(\DataPath/RegWriteMux/Mmux_f25 ),
    .O(N232)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y72" ),
    .INIT ( 64'h000022223030FF00 ))
  \DataPath/RegWriteMux/Mmux_f255  (
    .ADR5(alu_op[0]),
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR2(\DataPath/ALU/Sh47 ),
    .ADR1(alu_op[1]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f253_14434 ),
    .ADR0(\DataPath/ALU/Sh159 ),
    .O(\DataPath/RegWriteMux/Mmux_f254_15367 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y67" ),
    .INIT ( 64'hDDDD8888F5A0F5A0 ))
  \DataPath/RegWriteMux/Mmux_f84  (
    .ADR5(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/Sh12 ),
    .ADR1(\DataPath/ALU/Sh4 ),
    .ADR2(\DataPath/ALU/Sh8 ),
    .ADR3(\DataPath/ALU/Sh16 ),
    .O(\DataPath/RegWriteMux/Mmux_f83_14162 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y67" ),
    .INIT ( 64'hFFFFF0F00F0F0000 ))
  \DataPath/ALU/Sh257_SW1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR5(\DataPath/ALU/Sh2411 ),
    .ADR4(N14),
    .O(N28)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y67" ),
    .INIT ( 64'hFFFF0C3FF3C00000 ))
  \DataPath/ALU/Sh257_SW0  (
    .ADR0(1'b1),
    .ADR3(\DataPath/instruction [8]),
    .ADR1(alu_op[3]),
    .ADR2(\DataPath/alu_in2 [2]),
    .ADR5(\DataPath/ALU/Sh113 ),
    .ADR4(\DataPath/ALU/Sh117 ),
    .O(N14)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y82" ),
    .INIT ( 64'hFEBADC9876325410 ))
  \DataPath/ALU/Sh211  (
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR1(\DataPath/ALU/shift_amt [1]),
    .ADR4(\DataPath/reg_val1<20>_0 ),
    .ADR5(\DataPath/reg_val1<18>_0 ),
    .ADR3(\DataPath/reg_val1<19>_0 ),
    .ADR2(\DataPath/reg_val1<21>_0 ),
    .O(\DataPath/ALU/Sh21_13727 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y82" ),
    .INIT ( 64'hFF00D8D8FF00D8D8 ))
  \DataPath/RegWriteMux/Mmux_f222  (
    .ADR5(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/Sh291 ),
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR1(\DataPath/ALU/Sh281 ),
    .ADR3(\DataPath/ALU/Sh21_13727 ),
    .O(\DataPath/RegWriteMux/Mmux_f222_13749 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_19  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_19/IN ),
    .O(\DataPath/RegFile/reg_bank_3_19_15054 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_18  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_18/IN ),
    .O(\DataPath/RegFile/reg_bank_3_18_14690 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_17  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_17/IN ),
    .O(\DataPath/RegFile/reg_bank_3_17_14953 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y50" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_16  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_16/IN ),
    .O(\DataPath/RegFile/reg_bank_3_16_14921 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_23  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_23/IN ),
    .O(\DataPath/RegFile/reg_bank_9_23_14114 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_22  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_22/IN ),
    .O(\DataPath/RegFile/reg_bank_9_22_13691 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y65" ),
    .INIT ( 64'hF4F4F4FFF4F4F4F4 ))
  \DataPath/RegWriteMux/Mmux_f146  (
    .ADR5(\DataPath/RegWriteMux/Mmux_f143_13015 ),
    .ADR4(alu_op[0]),
    .ADR3(alu_op[1]),
    .ADR2(\DataPath/RegWriteMux/Mmux_f14 ),
    .ADR1(\DataPath/RegWriteMux/Mmux_f144_14310 ),
    .ADR0(alu_op[2]),
    .O(\DataPath/RegWriteMux/Mmux_f145_15371 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_21  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_21/CLK ),
    .I(\DataPath/write_reg_data [21]),
    .O(\DataPath/RegFile/reg_bank_9_21_14111 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y65" ),
    .INIT ( 64'h55D8558800D80088 ))
  \DataPath/RegWriteMux/Mmux_f147  (
    .ADR3(reg_write_mux_ctrl[1]),
    .ADR0(reg_write_mux_ctrl[0]),
    .ADR1(\DataPath/mem_out [21]),
    .ADR2(\DataPath/BranchControl/pc_plus4<21>_0 ),
    .ADR4(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR5(\DataPath/RegWriteMux/Mmux_f145_15371 ),
    .O(\DataPath/write_reg_data [21])
  );
  X_FF #(
    .LOC ( "SLICE_X33Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_9_20  (
    .CE(\DataPath/RegFile/_n14901_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_20/IN ),
    .O(\DataPath/RegFile/reg_bank_9_20_14107 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y66" ),
    .INIT ( 64'h0F0FCACA0000CACA ))
  \DataPath/ALU/Sh1481  (
    .ADR3(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/ALU/Sh116 ),
    .ADR1(\DataPath/ALU/Sh120 ),
    .ADR5(\DataPath/ALU/Sh124 ),
    .O(\DataPath/ALU/Sh148 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y66" ),
    .INIT ( 64'hCFCFDFCECCCCDDCC ))
  \DataPath/RegWriteMux/Mmux_f134  (
    .ADR5(\DataPath/ALU/Sh148 ),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR4(alu_op[1]),
    .ADR0(alu_op[0]),
    .ADR1(\DataPath/RegWriteMux/Mmux_f132_0 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f131_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f133_14158 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y66" ),
    .INIT ( 64'hF5F1F4F005010400 ))
  \DataPath/RegWriteMux/Mmux_f173  (
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR0(alu_op[1]),
    .ADR3(\DataPath/ALU/Sh521 ),
    .ADR1(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/Sh561_0 ),
    .ADR5(\DataPath/ALU/Sh40 ),
    .O(\DataPath/RegWriteMux/Mmux_f172_14362 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_23  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_23/IN ),
    .O(\DataPath/RegFile/reg_bank_23_23_14468 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_22  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_22/IN ),
    .O(\DataPath/RegFile/reg_bank_23_22_14639 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_21  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_21/IN ),
    .O(\DataPath/RegFile/reg_bank_23_21_14596 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_23_20  (
    .CE(\DataPath/RegFile/_n8181_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_20/IN ),
    .O(\DataPath/RegFile/reg_bank_23_20_14935 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y69" ),
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \DataPath/ALU/Sh13111  (
    .ADR1(\DataPath/reg_val1<7>_0 ),
    .ADR2(\DataPath/reg_val1<9>_0 ),
    .ADR3(\DataPath/reg_val1<8>_0 ),
    .ADR0(\DataPath/reg_val1<10>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh13111_15023 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_23  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_23/IN ),
    .O(\DataPath/RegFile/reg_bank_2_23_13451 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y57" ),
    .INIT ( 64'h0000000000000055 ))
  \DataPath/ALU/m3/Mmux_f426  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR5(\DataPath/ALU/Diff/a [27]),
    .ADR0(\DataPath/ALU/Diff/a [25]),
    .ADR4(\DataPath/ALU/Diff/a [26]),
    .ADR3(\DataPath/ALU/Diff/a [24]),
    .O(\DataPath/ALU/m3/Mmux_f427_14035 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_22  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_22/IN ),
    .O(\DataPath/RegFile/reg_bank_2_22_13450 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_21  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_21/IN ),
    .O(\DataPath/RegFile/reg_bank_2_21_13448 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_2_20  (
    .CE(\DataPath/RegFile/_n18261_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_20/IN ),
    .O(\DataPath/RegFile/reg_bank_2_20_13446 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y57" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux46_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_6_22_13685 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_22_13686 ),
    .ADR2(\DataPath/RegFile/reg_bank_5_22_13687 ),
    .ADR3(\DataPath/RegFile/reg_bank_4_22_0 ),
    .O(\DataPath/RegFile/mux46_91_15142 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y61" ),
    .INIT ( 64'h00FA000000500000 ))
  \DataPath/RegWriteMux/Mmux_f172  (
    .ADR1(1'b1),
    .ADR4(\DataPath/ALU/Sh1441 ),
    .ADR3(\DataPath/ALU/shift_amt [3]),
    .ADR0(\DataPath/ALU/shift_amt [4]),
    .ADR2(alu_op[0]),
    .ADR5(\DataPath/ALU/Sh40 ),
    .O(\DataPath/RegWriteMux/Mmux_f171_14360 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y61" ),
    .INIT ( 64'hDD55CC00CC00CC00 ))
  \DataPath/RegWriteMux/Mmux_f313  (
    .ADR2(1'b1),
    .ADR5(\DataPath/ALU/Sh1441 ),
    .ADR4(alu_op[0]),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/Sh248_0 ),
    .ADR1(alu_op[1]),
    .O(\DataPath/RegWriteMux/Mmux_f313_15368 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y61" ),
    .INIT ( 64'hFA0AFB0BFA0AF808 ))
  \DataPath/RegWriteMux/Mmux_f314  (
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR0(\DataPath/RegWriteMux/Mmux_f312_14447 ),
    .ADR4(alu_op[0]),
    .ADR1(alu_op[1]),
    .ADR5(\DataPath/ALU/Sh40 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f313_15368 ),
    .O(\DataPath/RegWriteMux/Mmux_f314_14497 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y70" ),
    .INIT ( 64'hBFBFB0B08F8F8080 ))
  \DataPath/ALUInMux/Mmux_f251  (
    .ADR3(1'b1),
    .ADR2(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [15]),
    .ADR5(\DataPath/instruction [20]),
    .ADR4(\DataPath/reg_val2<31>_0 ),
    .O(\DataPath/alu_in2 [31])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y73" ),
    .INIT ( 64'h0020000000000000 ))
  \ControlUnit/opcode[5]_GND_2_o_equal_38_o<5>1  (
    .ADR0(opcode[4]),
    .ADR2(opcode[2]),
    .ADR5(opcode[3]),
    .ADR1(opcode[0]),
    .ADR4(opcode[1]),
    .ADR3(opcode[5]),
    .O(reg_write_mux_ctrl[0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y76" ),
    .INIT ( 64'hF000EE00F0004400 ))
  \DataPath/RegWriteMux/Mmux_f203  (
    .ADR3(\DataPath/RegWriteMux/Mmux_f201 ),
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR5(\DataPath/ALU/Sh551 ),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/Sh591 ),
    .ADR2(\DataPath/ALU/Sh43 ),
    .O(\DataPath/RegWriteMux/Mmux_f202_14391 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_19  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_19/IN ),
    .O(\DataPath/RegFile/reg_bank_5_19_14887 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y62" ),
    .INIT ( 64'h00AA00AAFFAAFCAA ))
  \DataPath/RegWriteMux/Mmux_f105  (
    .ADR3(alu_op[2]),
    .ADR5(\DataPath/ALU/m3/Mmux_f132 ),
    .ADR2(\DataPath/RegWriteMux/Mmux_f103_14280 ),
    .ADR1(\DataPath/RegWriteMux/Mmux_f102_14141 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f1411_0 ),
    .ADR0(\DataPath/RegWriteMux/Mmux_f10 ),
    .O(\DataPath/RegWriteMux/Mmux_f104_15369 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_18  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_18/CLK ),
    .I(\DataPath/write_reg_data [18]),
    .O(\DataPath/RegFile/reg_bank_5_18_14703 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y62" ),
    .INIT ( 64'h7666322254441000 ))
  \DataPath/RegWriteMux/Mmux_f106  (
    .ADR1(reg_write_mux_ctrl[1]),
    .ADR0(reg_write_mux_ctrl[0]),
    .ADR5(\DataPath/mem_out [18]),
    .ADR3(\DataPath/BranchControl/pc_plus4<18>_0 ),
    .ADR2(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f104_15369 ),
    .O(\DataPath/write_reg_data [18])
  );
  X_FF #(
    .LOC ( "SLICE_X33Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_17  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_17/IN ),
    .O(\DataPath/RegFile/reg_bank_5_17_14886 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_16  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_16/IN ),
    .O(\DataPath/RegFile/reg_bank_5_16_14885 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_23  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_23/IN ),
    .O(\DataPath/RegFile/reg_bank_31_23_13884 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_22  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_22/IN ),
    .O(\DataPath/RegFile/reg_bank_31_22_13878 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_21  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_21/IN ),
    .O(\DataPath/RegFile/reg_bank_31_21_13877 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y54" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_31_20  (
    .CE(\DataPath/RegFile/_n4386_inv_13067 ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_20/IN ),
    .O(\DataPath/RegFile/reg_bank_31_20_13876 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_22  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_22/IN ),
    .O(\DataPath/RegFile/reg_bank_18_22_13629 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y56" ),
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \DataPath/RegFile/mux12_92  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_10_20_14105 ),
    .ADR3(\DataPath/RegFile/reg_bank_11_20_14106 ),
    .ADR1(\DataPath/RegFile/reg_bank_9_20_14107 ),
    .ADR0(\DataPath/RegFile/reg_bank_8_20_14108 ),
    .O(\DataPath/RegFile/mux12_92_14072 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_21  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_21/IN ),
    .O(\DataPath/RegFile/reg_bank_18_21_14819 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_20  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_20/IN ),
    .O(\DataPath/RegFile/reg_bank_18_20_14068 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_18_19  (
    .CE(\DataPath/RegFile/_n10581_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_19/IN ),
    .O(\DataPath/RegFile/reg_bank_18_19_14842 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y64" ),
    .INIT ( 64'hFFFFAAAAAAAA0000 ))
  \DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c<3><2>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DataPath/alu_in2 [10]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c [2]),
    .ADR0(\DataPath/reg_val1<10>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y64" ),
    .INIT ( 64'h0CFAFC05FC050C0A ))
  \DataPath/RegWriteMux/Mmux_f33  (
    .ADR3(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR0(\DataPath/ALU/mainAdder/cla_16bit_1/cla_4bit_3/c [3]),
    .ADR4(\DataPath/reg_val1<11>_0 ),
    .ADR5(\DataPath/alu_in2 [11]),
    .ADR1(\DataPath/ALU/complement<11>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f3 )
  );
  X_FF #(
    .LOC ( "SLICE_X35Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_23  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_23/IN ),
    .O(\DataPath/RegFile/reg_bank_22_23_14467 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y55" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux13_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_22_21_15373 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_21_14596 ),
    .ADR1(\DataPath/RegFile/reg_bank_21_21_14597 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_21_14598 ),
    .O(\DataPath/RegFile/mux13_8_14595 )
  );
  X_FF #(
    .LOC ( "SLICE_X35Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_22  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_22/IN ),
    .O(\DataPath/RegFile/reg_bank_22_22_14638 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_21  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_21/IN ),
    .O(\DataPath/RegFile/reg_bank_22_21_15373 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_22_20  (
    .CE(\DataPath/RegFile/_n8661_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_20/IN ),
    .O(\DataPath/RegFile/reg_bank_22_20_14934 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y55" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \DataPath/RegFile/mux45_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_22_21_15373 ),
    .ADR2(\DataPath/RegFile/reg_bank_23_21_14596 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_21_14597 ),
    .ADR3(\DataPath/RegFile/reg_bank_20_21_14598 ),
    .O(\DataPath/RegFile/mux45_8_14821 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y77" ),
    .INIT ( 64'hFFCCF0AA00CCF0AA ))
  \DataPath/ALU/Sh5811  (
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR1(\DataPath/reg_val1<25>_0 ),
    .ADR5(\DataPath/reg_val1<23>_0 ),
    .ADR2(\DataPath/reg_val1<24>_0 ),
    .ADR0(\DataPath/reg_val1<26>_0 ),
    .O(\DataPath/ALU/Sh5811_13696 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y67" ),
    .INIT ( 64'hEEEEFA504444FA50 ))
  \DataPath/ALU/Sh42  (
    .ADR1(\DataPath/reg_val1<2>_0 ),
    .ADR3(\DataPath/reg_val1<3>_0 ),
    .ADR2(\DataPath/reg_val1<4>_0 ),
    .ADR5(\DataPath/reg_val1<1>_0 ),
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR4(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh4 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y67" ),
    .INIT ( 64'h0003000200010000 ))
  \DataPath/ALU/m3/Mmux_f503  (
    .ADR1(alu_op[1]),
    .ADR3(\DataPath/ALU/shift_amt [4]),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR5(\DataPath/ALU/Sh ),
    .ADR4(\DataPath/ALU/Sh4 ),
    .O(\DataPath/ALU/m3/Mmux_f501_13075 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y62" ),
    .INIT ( 64'hFEEEC888ECCC8000 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c<2><1>1_SW0  (
    .ADR1(\DataPath/reg_val1<19>_0 ),
    .ADR0(\DataPath/reg_val1<18>_0 ),
    .ADR5(\DataPath/alu_in2 [18]),
    .ADR3(\DataPath/alu_in2 [17]),
    .ADR2(\DataPath/reg_val1<17>_0 ),
    .ADR4(\DataPath/alu_in2 [19]),
    .O(N151)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y62" ),
    .INIT ( 64'hFAFA7272D8D85050 ))
  \DataPath/ALUInMux/Mmux_f111  (
    .ADR3(1'b1),
    .ADR0(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(\DataPath/instruction [15]),
    .ADR5(\DataPath/instruction [20]),
    .ADR2(\DataPath/reg_val2<19>_0 ),
    .O(\DataPath/alu_in2 [19])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y62" ),
    .INIT ( 64'hFFFCFC00FFE8E800 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c<2><1>1_SW1  (
    .ADR3(\DataPath/reg_val1<19>_0 ),
    .ADR2(\DataPath/reg_val1<18>_0 ),
    .ADR1(\DataPath/alu_in2 [18]),
    .ADR5(\DataPath/alu_in2 [17]),
    .ADR0(\DataPath/reg_val1<17>_0 ),
    .ADR4(\DataPath/alu_in2 [19]),
    .O(N152)
  );
  X_BUF   \DataPath/RegFile/mux12_7/DataPath/RegFile/mux12_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [20]),
    .O(\DataPath/reg_val1<20>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X35Y56" ))
  \DataPath/RegFile/mux12_2_f7  (
    .IA(\DataPath/RegFile/mux12_4_11608 ),
    .IB(\DataPath/RegFile/mux12_3_11621 ),
    .O(\DataPath/reg_val1 [20]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y56" ),
    .INIT ( 64'hFCEEFC2230EE3022 ))
  \DataPath/RegFile/mux12_4  (
    .ADR3(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux12_92_14072 ),
    .ADR5(\DataPath/RegFile/mux12_10_14055 ),
    .ADR4(\DataPath/RegFile/mux12_91_14073 ),
    .ADR0(\DataPath/RegFile/mux12_82_15374 ),
    .O(\DataPath/RegFile/mux12_4_11608 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y56" ),
    .INIT ( 64'hDF8FD585DA8AD080 ))
  \DataPath/RegFile/mux12_3  (
    .ADR2(\DataPath/instruction [24]),
    .ADR0(\DataPath/instruction [23]),
    .ADR3(\DataPath/RegFile/mux12_81_14061 ),
    .ADR1(\DataPath/RegFile/mux12_9_14070 ),
    .ADR4(\DataPath/RegFile/mux12_8_14071 ),
    .ADR5(\DataPath/RegFile/mux12_7_15375 ),
    .O(\DataPath/RegFile/mux12_3_11621 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y56" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegFile/mux12_7  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR0(\DataPath/RegFile/reg_bank_18_20_14068 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_20_14069 ),
    .ADR2(\DataPath/RegFile/reg_bank_17_20_13818 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_20_13544 ),
    .O(\DataPath/RegFile/mux12_7_15375 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y56" ),
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \DataPath/RegFile/mux12_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_2_20_13446 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_20_14065 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_20_14066 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_20_14067 ),
    .O(\DataPath/RegFile/mux12_82_15374 )
  );
  X_FF #(
    .LOC ( "SLICE_X35Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_26  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_26/IN ),
    .O(\DataPath/RegFile/reg_bank_11_26_15050 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_25  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_25/IN ),
    .O(\DataPath/RegFile/reg_bank_11_25_14017 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_24  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_24/IN ),
    .O(\DataPath/RegFile/reg_bank_11_24_14372 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y65" ),
    .INIT ( 64'h7722772277227520 ))
  \DataPath/RegWriteMux/Mmux_f167  (
    .ADR0(alu_op[2]),
    .ADR1(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR2(\DataPath/RegWriteMux/Mmux_f165_14332 ),
    .ADR4(\DataPath/RegWriteMux/Mmux_f162_14317 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f4011 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f16 ),
    .O(\DataPath/RegWriteMux/Mmux_f166_15378 )
  );
  X_FF #(
    .LOC ( "SLICE_X35Y65" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_11_23  (
    .CE(\DataPath/RegFile/_n13941_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_23/CLK ),
    .I(\DataPath/write_reg_data [23]),
    .O(\DataPath/RegFile/reg_bank_11_23_15130 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y65" ),
    .INIT ( 64'h3300E2E23300C0C0 ))
  \DataPath/RegWriteMux/Mmux_f168  (
    .ADR4(reg_write_mux_ctrl[1]),
    .ADR1(reg_write_mux_ctrl[0]),
    .ADR2(\DataPath/mem_out [23]),
    .ADR5(\DataPath/BranchControl/pc_plus4<23>_0 ),
    .ADR0(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f166_15378 ),
    .O(\DataPath/write_reg_data [23])
  );
  X_FF #(
    .LOC ( "SLICE_X35Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_19  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_19/IN ),
    .O(\DataPath/RegFile/reg_bank_4_19_14543 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_18  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_18/IN ),
    .O(\DataPath/RegFile/reg_bank_4_18_14542 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_17  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_17/IN ),
    .O(\DataPath/RegFile/reg_bank_4_17_14541 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_16  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_16/IN ),
    .O(\DataPath/RegFile/reg_bank_4_16_14540 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_27  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_27/IN ),
    .O(\DataPath/RegFile/reg_bank_19_27_14416 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_26  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_26/IN ),
    .O(\DataPath/RegFile/reg_bank_19_26_14415 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_25  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_25/IN ),
    .O(\DataPath/RegFile/reg_bank_19_25_13980 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_24  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_24/IN ),
    .O(\DataPath/RegFile/reg_bank_19_24_14302 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux13_7/DataPath/RegFile/mux13_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [21]),
    .O(\DataPath/reg_val1<21>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X35Y58" ))
  \DataPath/RegFile/mux13_2_f7  (
    .IA(\DataPath/RegFile/mux13_4_11649 ),
    .IB(\DataPath/RegFile/mux13_3_11662 ),
    .O(\DataPath/reg_val1 [21]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y58" ),
    .INIT ( 64'hFE3EF232CE0EC202 ))
  \DataPath/RegFile/mux13_4  (
    .ADR2(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR5(\DataPath/RegFile/mux13_92_14993 ),
    .ADR3(\DataPath/RegFile/mux13_10_14986 ),
    .ADR4(\DataPath/RegFile/mux13_91_14994 ),
    .ADR0(\DataPath/RegFile/mux13_82_15376 ),
    .O(\DataPath/RegFile/mux13_4_11649 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y58" ),
    .INIT ( 64'hFD75B931EC64A820 ))
  \DataPath/RegFile/mux13_3  (
    .ADR0(\DataPath/instruction [24]),
    .ADR1(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux13_81_14992 ),
    .ADR3(\DataPath/RegFile/mux13_9_14599 ),
    .ADR4(\DataPath/RegFile/mux13_8_14595 ),
    .ADR5(\DataPath/RegFile/mux13_7_15377 ),
    .O(\DataPath/RegFile/mux13_3_11662 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y58" ),
    .INIT ( 64'hBB88BB88FCFC3030 ))
  \DataPath/RegFile/mux13_7  (
    .ADR5(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_18_21_14819 ),
    .ADR0(\DataPath/RegFile/reg_bank_19_21_14408 ),
    .ADR4(\DataPath/RegFile/reg_bank_17_21_13819 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_21_13545 ),
    .O(\DataPath/RegFile/mux13_7_15377 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y58" ),
    .INIT ( 64'hFFF000F0CCAACCAA ))
  \DataPath/RegFile/mux13_82  (
    .ADR5(\DataPath/instruction [22]),
    .ADR3(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_2_21_13448 ),
    .ADR4(\DataPath/RegFile/reg_bank_3_21_14818 ),
    .ADR1(\DataPath/RegFile/reg_bank_1_21_14739 ),
    .ADR0(\DataPath/RegFile/reg_bank_0_21_14209 ),
    .O(\DataPath/RegFile/mux13_82_15376 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y69" ),
    .INIT ( 64'hFFFFFFFFAA00AC00 ))
  \DataPath/RegWriteMux/Mmux_f35  (
    .ADR3(alu_op[1]),
    .ADR0(\DataPath/reg_val1<31>_0 ),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/ALU/Sh123 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f3613_14545 ),
    .O(\DataPath/RegWriteMux/Mmux_f32 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y69" ),
    .INIT ( 64'hFF00AAAAFF00B8B8 ))
  \DataPath/RegWriteMux/Mmux_f36  (
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR0(\DataPath/RegWriteMux/Mmux_f31 ),
    .ADR5(alu_op[0]),
    .ADR1(alu_op[1]),
    .ADR2(\DataPath/ALU/Sh43 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f32 ),
    .O(\DataPath/RegWriteMux/Mmux_f33_14996 )
  );
  X_FF #(
    .LOC ( "SLICE_X35Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_23  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_23/IN ),
    .O(\DataPath/RegFile/reg_bank_19_23_14414 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_22  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_22/IN ),
    .O(\DataPath/RegFile/reg_bank_19_22_13630 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_21  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_21/IN ),
    .O(\DataPath/RegFile/reg_bank_19_21_14408 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X35Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_20  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_20/IN ),
    .O(\DataPath/RegFile/reg_bank_19_20_14069 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/ALU/Sh23/DataPath/ALU/Sh23_AMUX_Delay  (
    .I(\DataPath/ALU/Sh5911_11536 ),
    .O(\DataPath/ALU/Sh5911_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y79" ),
    .INIT ( 64'hCFAFC0AFCFA0C0A0 ))
  \DataPath/ALU/Sh231  (
    .ADR2(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR0(\DataPath/reg_val1<22>_0 ),
    .ADR1(\DataPath/reg_val1<20>_0 ),
    .ADR4(\DataPath/reg_val1<21>_0 ),
    .ADR5(\DataPath/reg_val1<23>_0 ),
    .O(\DataPath/ALU/Sh23 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y79" ),
    .INIT ( 64'hAAFFAA00AAFFAA00 ))
  \DataPath/ALU/Sh2811  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR4(\DataPath/reg_val1<28>_0 ),
    .ADR0(\DataPath/reg_val1<26>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/Sh281 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y79" ),
    .INIT ( 32'hF0AAF0AA ))
  \DataPath/ALU/Sh5911  (
    .ADR1(1'b1),
    .ADR2(\DataPath/reg_val1<24>_0 ),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR4(1'b1),
    .ADR0(\DataPath/reg_val1<26>_0 ),
    .O(\DataPath/ALU/Sh5911_11536 )
  );
  X_BUF   \DataPath/ALU/Sh291/DataPath/ALU/Sh291_AMUX_Delay  (
    .I(\DataPath/ALU/Sh271 ),
    .O(\DataPath/ALU/Sh271_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y80" ),
    .INIT ( 64'hAAAACCCCAAAACCCC ))
  \DataPath/ALU/Sh2911  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [1]),
    .ADR1(\DataPath/reg_val1<29>_0 ),
    .ADR0(\DataPath/reg_val1<27>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/Sh291 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y80" ),
    .INIT ( 32'hF0F0AAAA ))
  \DataPath/ALU/Sh2711  (
    .ADR1(1'b1),
    .ADR2(\DataPath/reg_val1<25>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [1]),
    .ADR3(1'b1),
    .ADR0(\DataPath/reg_val1<27>_0 ),
    .O(\DataPath/ALU/Sh271 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y72" ),
    .INIT ( 64'h0003000200000002 ))
  \DataPath/RegWriteMux/Mmux_f292  (
    .ADR1(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR3(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/ALU/Sh6 ),
    .ADR5(\DataPath/ALU/Sh2 ),
    .O(\DataPath/RegWriteMux/Mmux_f291_15380 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y72" ),
    .INIT ( 64'hF5E4F5E4F5E4F5A0 ))
  \DataPath/RegWriteMux/Mmux_f294  (
    .ADR0(\DataPath/ALU/shift_amt [4]),
    .ADR1(\DataPath/RegWriteMux/Mmux_f292_14446 ),
    .ADR5(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f291_15380 ),
    .ADR2(\DataPath/ALU/m3/Mmux_f5411_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f293_14445 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y62" ),
    .INIT ( 64'hFFF0F000FFF0F000 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c<3><2>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(\DataPath/alu_in2 [18]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c [2]),
    .ADR2(\DataPath/reg_val1<18>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y62" ),
    .INIT ( 64'h5A5AD88DA0A08DD8 ))
  \DataPath/RegWriteMux/Mmux_f111  (
    .ADR0(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR3(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_1/c [3]),
    .ADR5(\DataPath/reg_val1<19>_0 ),
    .ADR2(\DataPath/alu_in2 [19]),
    .ADR1(\DataPath/ALU/complement<19>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f11 )
  );
  X_FF #(
    .LOC ( "SLICE_X34Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_27  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_27/IN ),
    .O(\DataPath/RegFile/reg_bank_1_27_14745 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X34Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_26  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_26/IN ),
    .O(\DataPath/RegFile/reg_bank_1_26_14744 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X34Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_25  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_25/IN ),
    .O(\DataPath/RegFile/reg_bank_1_25_13977 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X34Y48" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_24  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_24/IN ),
    .O(\DataPath/RegFile/reg_bank_1_24_14300 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X34Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_19  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_19/IN ),
    .O(\DataPath/RegFile/reg_bank_19_19_14407 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X34Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_18  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_18/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_18/IN ),
    .O(\DataPath/RegFile/reg_bank_19_18_14406 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X34Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_17  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_17/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_17/IN ),
    .O(\DataPath/RegFile/reg_bank_19_17_14405 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X34Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_19_16  (
    .CE(\DataPath/RegFile/_n10101_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_16/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_16/IN ),
    .O(\DataPath/RegFile/reg_bank_19_16_14404 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux44_7/DataPath/RegFile/mux44_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [20]),
    .O(\DataPath/reg_val2<20>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X34Y57" ))
  \DataPath/RegFile/mux44_2_f7  (
    .IA(\DataPath/RegFile/mux44_4_11870 ),
    .IB(\DataPath/RegFile/mux44_3_11883 ),
    .O(\DataPath/reg_val2 [20]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y57" ),
    .INIT ( 64'hFEBA7632DC985410 ))
  \DataPath/RegFile/mux44_4  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR5(\DataPath/RegFile/mux44_92_15048 ),
    .ADR4(\DataPath/RegFile/mux44_10_15046 ),
    .ADR3(\DataPath/RegFile/mux44_91_15049 ),
    .ADR2(\DataPath/RegFile/mux44_82_15384 ),
    .O(\DataPath/RegFile/mux44_4_11870 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y57" ),
    .INIT ( 64'hEF4FEA4AE545E040 ))
  \DataPath/RegFile/mux44_3  (
    .ADR2(\DataPath/instruction [19]),
    .ADR0(\DataPath/instruction [18]),
    .ADR1(\DataPath/RegFile/mux44_81_15047 ),
    .ADR3(\DataPath/RegFile/mux44_9_14936 ),
    .ADR5(\DataPath/RegFile/mux44_8_14933 ),
    .ADR4(\DataPath/RegFile/mux44_7_15385 ),
    .O(\DataPath/RegFile/mux44_3_11883 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y57" ),
    .INIT ( 64'hFFCC00CCAAF0AAF0 ))
  \DataPath/RegFile/mux44_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR3(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_18_20_14068 ),
    .ADR4(\DataPath/RegFile/reg_bank_19_20_14069 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_20_13818 ),
    .ADR2(\DataPath/RegFile/reg_bank_16_20_13544 ),
    .O(\DataPath/RegFile/mux44_7_15385 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y57" ),
    .INIT ( 64'hEFEAE5E04F4A4540 ))
  \DataPath/RegFile/mux44_82  (
    .ADR0(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR4(\DataPath/RegFile/reg_bank_2_20_13446 ),
    .ADR5(\DataPath/RegFile/reg_bank_3_20_14065 ),
    .ADR1(\DataPath/RegFile/reg_bank_1_20_14066 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_20_14067 ),
    .O(\DataPath/RegFile/mux44_82_15384 )
  );
  X_BUF   \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c<3>/DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c<3>_CMUX_Delay  (
    .I(\DataPath/RegWriteMux/Mmux_f205 ),
    .O(\DataPath/RegWriteMux/Mmux_f205_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X34Y68" ))
  \DataPath/RegWriteMux/Mmux_f206  (
    .IA(N233),
    .IB(N234),
    .O(\DataPath/RegWriteMux/Mmux_f205 ),
    .SEL(alu_op[2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y68" ),
    .INIT ( 64'h3CC0ACA33CC0A3AC ))
  \DataPath/RegWriteMux/Mmux_f206_F  (
    .ADR2(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR5(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c [3]),
    .ADR3(\DataPath/reg_val1<27>_0 ),
    .ADR1(\DataPath/alu_in2 [27]),
    .ADR0(\DataPath/ALU/complement<27>_0 ),
    .O(N233)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y68" ),
    .INIT ( 64'h00000000FFEEFFFE ))
  \DataPath/RegWriteMux/Mmux_f206_G  (
    .ADR5(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR0(\DataPath/RegWriteMux/Mmux_f203_13729 ),
    .ADR2(\DataPath/ALU/m3/Mmux_f3613_14545 ),
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f202_14391 ),
    .ADR1(\DataPath/ALU/m3/Mmux_f4011 ),
    .O(N234)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y68" ),
    .INIT ( 64'hFFAFAF00FFAAAA00 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c<3><2>1  (
    .ADR1(1'b1),
    .ADR5(\DataPath/reg_val2<26>_0 ),
    .ADR2(alu_mux_ctrl),
    .ADR0(\DataPath/ALUInMux/Mmux_f102 ),
    .ADR3(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c [2]),
    .ADR4(\DataPath/reg_val1<26>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y68" ),
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \DataPath/ALU/Sh1071  (
    .ADR3(\DataPath/reg_val1<14>_0 ),
    .ADR0(\DataPath/reg_val1<11>_0 ),
    .ADR1(\DataPath/reg_val1<13>_0 ),
    .ADR2(\DataPath/reg_val1<12>_0 ),
    .ADR5(\DataPath/ALU/shift_amt [0]),
    .ADR4(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh107 )
  );
  X_BUF   \DataPath/ALU/Sh44/DataPath/ALU/Sh44_CMUX_Delay  (
    .I(\DataPath/RegWriteMux/Mmux_f131 ),
    .O(\DataPath/RegWriteMux/Mmux_f131_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X34Y67" ))
  \DataPath/RegWriteMux/Mmux_f132  (
    .IA(N243),
    .IB(N244),
    .O(\DataPath/RegWriteMux/Mmux_f131 ),
    .SEL(\DataPath/ALU/shift_amt [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y67" ),
    .INIT ( 64'h2222F3F32222C0C0 ))
  \DataPath/RegWriteMux/Mmux_f132_F  (
    .ADR3(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/ALU/shift_amt [4]),
    .ADR5(\DataPath/ALU/Sh20 ),
    .ADR2(\DataPath/ALU/Sh4 ),
    .ADR0(\DataPath/ALU/Sh12 ),
    .O(N243)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y67" ),
    .INIT ( 64'h3030EEEE30302222 ))
  \DataPath/RegWriteMux/Mmux_f132_G  (
    .ADR3(1'b1),
    .ADR1(\DataPath/ALU/shift_amt [4]),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR0(\DataPath/ALU/Sh16 ),
    .ADR2(\DataPath/ALU/Sh8 ),
    .ADR5(\DataPath/ALU/Sh ),
    .O(N244)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y67" ),
    .INIT ( 64'hFC0CAFAFFC0CA0A0 ))
  \DataPath/ALU/Sh441  (
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR0(\DataPath/ALU/Sh8 ),
    .ADR3(\DataPath/ALU/Sh ),
    .ADR1(\DataPath/ALU/Sh4 ),
    .ADR5(\DataPath/ALU/Sh12 ),
    .O(\DataPath/ALU/Sh44 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y67" ),
    .INIT ( 64'hFFCCE2E23300E2E2 ))
  \DataPath/ALU/Sh125  (
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR1(\DataPath/ALU/shift_amt [1]),
    .ADR3(\DataPath/reg_val1<11>_0 ),
    .ADR5(\DataPath/reg_val1<9>_0 ),
    .ADR2(\DataPath/reg_val1<10>_0 ),
    .ADR0(\DataPath/reg_val1<12>_0 ),
    .O(\DataPath/ALU/Sh12 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y77" ),
    .INIT ( 64'hCFCFFA0AC0C0FA0A ))
  \DataPath/ALU/Sh111  (
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR2(\DataPath/ALU/shift_amt [1]),
    .ADR5(\DataPath/reg_val1<10>_0 ),
    .ADR1(\DataPath/reg_val1<8>_0 ),
    .ADR3(\DataPath/reg_val1<9>_0 ),
    .ADR0(\DataPath/reg_val1<11>_0 ),
    .O(\DataPath/ALU/Sh11 )
  );
  X_BUF   \DataPath/RegFile/mux45_7/DataPath/RegFile/mux45_7_CMUX_Delay  (
    .I(\DataPath/reg_val2 [21]),
    .O(\DataPath/reg_val2<21>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X34Y56" ))
  \DataPath/RegFile/mux45_2_f7  (
    .IA(\DataPath/RegFile/mux45_4_11840 ),
    .IB(\DataPath/RegFile/mux45_3_11853 ),
    .O(\DataPath/reg_val2 [21]),
    .SEL(\DataPath/instruction [20])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 64'hFBEAD9C873625140 ))
  \DataPath/RegFile/mux45_4  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR4(\DataPath/RegFile/mux45_92_14822 ),
    .ADR5(\DataPath/RegFile/mux45_10_14812 ),
    .ADR2(\DataPath/RegFile/mux45_91_14823 ),
    .ADR3(\DataPath/RegFile/mux45_82_15382 ),
    .O(\DataPath/RegFile/mux45_4_11840 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 64'hF7D5B391E6C4A280 ))
  \DataPath/RegFile/mux45_3  (
    .ADR0(\DataPath/instruction [19]),
    .ADR1(\DataPath/instruction [18]),
    .ADR3(\DataPath/RegFile/mux45_81_14816 ),
    .ADR2(\DataPath/RegFile/mux45_9_14820 ),
    .ADR4(\DataPath/RegFile/mux45_8_14821 ),
    .ADR5(\DataPath/RegFile/mux45_7_15383 ),
    .O(\DataPath/RegFile/mux45_3_11853 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 64'hCACACACAFFF00F00 ))
  \DataPath/RegFile/mux45_7  (
    .ADR5(\DataPath/instruction [17]),
    .ADR2(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_18_21_14819 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_21_14408 ),
    .ADR4(\DataPath/RegFile/reg_bank_17_21_13819 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_21_13545 ),
    .O(\DataPath/RegFile/mux45_7_15383 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \DataPath/RegFile/mux45_82  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_2_21_13448 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_21_14818 ),
    .ADR2(\DataPath/RegFile/reg_bank_1_21_14739 ),
    .ADR3(\DataPath/RegFile/reg_bank_0_21_14209 ),
    .O(\DataPath/RegFile/mux45_82_15382 )
  );
  X_FF #(
    .LOC ( "SLICE_X34Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_22  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_22/IN ),
    .O(\DataPath/RegFile/reg_bank_20_22_14640 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y55" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/RegFile/mux12_8  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_22_20_14934 ),
    .ADR1(\DataPath/RegFile/reg_bank_23_20_14935 ),
    .ADR0(\DataPath/RegFile/reg_bank_21_20_14755 ),
    .ADR2(\DataPath/RegFile/reg_bank_20_20_15381 ),
    .O(\DataPath/RegFile/mux12_8_14071 )
  );
  X_FF #(
    .LOC ( "SLICE_X34Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_21  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_21/IN ),
    .O(\DataPath/RegFile/reg_bank_20_21_14598 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X34Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_20  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_20/IN ),
    .O(\DataPath/RegFile/reg_bank_20_20_15381 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X34Y55" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_19  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_19/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_19/IN ),
    .O(\DataPath/RegFile/reg_bank_20_19_15005 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y55" ),
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \DataPath/RegFile/mux44_8  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR2(\DataPath/RegFile/reg_bank_22_20_14934 ),
    .ADR0(\DataPath/RegFile/reg_bank_23_20_14935 ),
    .ADR3(\DataPath/RegFile/reg_bank_21_20_14755 ),
    .ADR1(\DataPath/RegFile/reg_bank_20_20_15381 ),
    .O(\DataPath/RegFile/mux44_8_14933 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y69" ),
    .INIT ( 64'h0055005D00000008 ))
  \DataPath/ALU/m3/Mmux_f3613  (
    .ADR3(N6),
    .ADR2(\DataPath/ALU/shift_amt [1]),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR1(\DataPath/reg_val1<31>_0 ),
    .ADR5(\DataPath/ALU/Sh123 ),
    .O(\DataPath/ALU/m3/Mmux_f3613_14545 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y69" ),
    .INIT ( 64'h0F0A000400000004 ))
  \DataPath/RegWriteMux/Mmux_f304  (
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR5(\DataPath/ALU/Sh1431 ),
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR3(alu_op[1]),
    .ADR0(alu_op[0]),
    .ADR1(\DataPath/ALU/Sh471 ),
    .O(\DataPath/RegWriteMux/Mmux_f303_15388 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y69" ),
    .INIT ( 64'hFFF0FFFCFFF0FFF8 ))
  \DataPath/RegWriteMux/Mmux_f306  (
    .ADR1(\DataPath/RegWriteMux/Mmux_f304_14476 ),
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR5(alu_op[1]),
    .ADR0(alu_op[0]),
    .ADR2(\DataPath/RegWriteMux/Mmux_f302_13079 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f303_15388 ),
    .O(\DataPath/RegWriteMux/Mmux_f305_14475 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y66" ),
    .INIT ( 64'hAACCF0FFAACCF000 ))
  \DataPath/ALU/Sh1151  (
    .ADR5(\DataPath/reg_val1<19>_0 ),
    .ADR0(\DataPath/reg_val1<22>_0 ),
    .ADR1(\DataPath/reg_val1<21>_0 ),
    .ADR2(\DataPath/reg_val1<20>_0 ),
    .ADR3(\DataPath/ALU/shift_amt [0]),
    .ADR4(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh115 )
  );
  X_BUF   \DataPath/ALU/m3/Mmux_f423/DataPath/ALU/m3/Mmux_f423_CMUX_Delay  (
    .I(\DataPath/ALU/m3/Mmux_f423_11991 ),
    .O(\DataPath/ALU/m3/Mmux_f423_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X34Y70" ))
  \DataPath/ALU/m3/Mmux_f423  (
    .IA(N249),
    .IB(N250),
    .O(\DataPath/ALU/m3/Mmux_f423_11991 ),
    .SEL(\DataPath/ALU/shift_amt [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y70" ),
    .INIT ( 64'hFC30FC30EEEE2222 ))
  \DataPath/ALU/m3/Mmux_f423_F  (
    .ADR1(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/reg_val1<3>_0 ),
    .ADR3(\DataPath/reg_val1<11>_0 ),
    .ADR2(\DataPath/reg_val1<10>_0 ),
    .ADR0(\DataPath/reg_val1<2>_0 ),
    .O(N249)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y70" ),
    .INIT ( 64'hFC0CFAFAFC0C0A0A ))
  \DataPath/ALU/m3/Mmux_f423_G  (
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/reg_val1<5>_0 ),
    .ADR3(\DataPath/reg_val1<13>_0 ),
    .ADR5(\DataPath/reg_val1<12>_0 ),
    .ADR0(\DataPath/reg_val1<4>_0 ),
    .O(N250)
  );
  X_BUF   \DataPath/ALU/Sh42/DataPath/ALU/Sh42_DMUX_Delay  (
    .I(\DataPath/ALU/Sh34 ),
    .O(\DataPath/ALU/Sh34_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y71" ),
    .INIT ( 64'h7632541076325410 ))
  \DataPath/ALU/Sh421  (
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR2(\DataPath/ALU/Sh10 ),
    .ADR4(\DataPath/ALU/Sh6 ),
    .ADR3(\DataPath/ALU/Sh2 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/Sh42_13101 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X34Y71" ),
    .INIT ( 32'h11001100 ))
  \DataPath/ALU/Sh341  (
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DataPath/ALU/Sh2 ),
    .O(\DataPath/ALU/Sh34 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y71" ),
    .INIT ( 64'h3030101020200000 ))
  \DataPath/RegWriteMux/Mmux_f192  (
    .ADR3(1'b1),
    .ADR2(\DataPath/ALU/Sh1461 ),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR0(\DataPath/ALU/shift_amt [4]),
    .ADR5(alu_op[0]),
    .ADR4(\DataPath/ALU/Sh42_13101 ),
    .O(\DataPath/RegWriteMux/Mmux_f191_13099 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y71" ),
    .INIT ( 64'hFF55AF05FA50AA00 ))
  \DataPath/ALU/Sh2501  (
    .ADR1(1'b1),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR5(\DataPath/ALU/Sh122 ),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/Sh222 ),
    .ADR3(\DataPath/reg_val1<31>_0 ),
    .O(\DataPath/ALU/Sh250 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y71" ),
    .INIT ( 64'hFF00FF00FF00F0F0 ))
  \DataPath/ALU/Sh2221  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\DataPath/reg_val1<30>_0 ),
    .ADR3(\DataPath/reg_val1<31>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh222 )
  );
  X_BUF   \DataPath/ALU/Sh43/DataPath/ALU/Sh43_DMUX_Delay  (
    .I(\DataPath/ALU/Sh471_pack_5 ),
    .O(\DataPath/ALU/Sh471 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y76" ),
    .INIT ( 64'h5E540E045E540E04 ))
  \DataPath/ALU/Sh431  (
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/Sh11 ),
    .ADR4(\DataPath/ALU/Sh7 ),
    .ADR3(\DataPath/ALU/Sh3 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/Sh43 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y76" ),
    .INIT ( 32'hFF0FF000 ))
  \DataPath/ALU/Sh4711  (
    .ADR0(1'b1),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR1(1'b1),
    .ADR4(\DataPath/ALU/Sh7 ),
    .ADR3(\DataPath/ALU/Sh3 ),
    .O(\DataPath/ALU/Sh471_pack_5 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y76" ),
    .INIT ( 64'hAAF0CCFFAAF0CC00 ))
  \DataPath/ALU/Sh31  (
    .ADR5(\DataPath/reg_val1<3>_0 ),
    .ADR2(\DataPath/reg_val1<2>_0 ),
    .ADR0(\DataPath/reg_val1<0>_0 ),
    .ADR1(\DataPath/reg_val1<1>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh3 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y76" ),
    .INIT ( 64'hAACCAAF0AACCAAF0 ))
  \DataPath/ALU/Sh472  (
    .ADR5(1'b1),
    .ADR3(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/Sh15 ),
    .ADR4(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/Sh11 ),
    .ADR0(\DataPath/ALU/Sh471 ),
    .O(\DataPath/ALU/Sh47 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y77" ),
    .INIT ( 64'hF5A0F5A0EEEE4444 ))
  \DataPath/ALU/Sh71  (
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR4(\DataPath/reg_val1<6>_0 ),
    .ADR2(\DataPath/reg_val1<4>_0 ),
    .ADR3(\DataPath/reg_val1<5>_0 ),
    .ADR1(\DataPath/reg_val1<7>_0 ),
    .O(\DataPath/ALU/Sh7 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y77" ),
    .INIT ( 64'hFFCCB8B83300B8B8 ))
  \DataPath/ALU/Sh191  (
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR1(\DataPath/ALU/shift_amt [1]),
    .ADR3(\DataPath/reg_val1<18>_0 ),
    .ADR5(\DataPath/reg_val1<16>_0 ),
    .ADR0(\DataPath/reg_val1<17>_0 ),
    .ADR2(\DataPath/reg_val1<19>_0 ),
    .O(\DataPath/ALU/Sh19 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y77" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \DataPath/RegWriteMux/Mmux_f114  (
    .ADR5(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR0(\DataPath/ALU/Sh15 ),
    .ADR1(\DataPath/ALU/Sh7 ),
    .ADR2(\DataPath/ALU/Sh11 ),
    .ADR3(\DataPath/ALU/Sh19 ),
    .O(\DataPath/RegWriteMux/Mmux_f113_13601 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y72" ),
    .INIT ( 64'hF5EEF544A0EEA044 ))
  \DataPath/ALU/Sh1221  (
    .ADR4(\DataPath/reg_val1<27>_0 ),
    .ADR5(\DataPath/reg_val1<28>_0 ),
    .ADR2(\DataPath/reg_val1<29>_0 ),
    .ADR1(\DataPath/reg_val1<26>_0 ),
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh122 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y72" ),
    .INIT ( 64'h0FEF0F2F00E00020 ))
  \DataPath/ALU/Sh14611  (
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR4(\DataPath/reg_val1<31>_0 ),
    .ADR1(\DataPath/ALU/shift_amt [0]),
    .ADR0(\DataPath/reg_val1<30>_0 ),
    .ADR5(\DataPath/ALU/Sh122 ),
    .O(\DataPath/ALU/Sh1461 )
  );
  X_BUF   \DataPath/RegFile/mux14_7/DataPath/RegFile/mux14_7_CMUX_Delay  (
    .I(\DataPath/reg_val1 [22]),
    .O(\DataPath/reg_val1<22>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X36Y56" ))
  \DataPath/RegFile/mux14_2_f7  (
    .IA(\DataPath/RegFile/mux14_4_12123 ),
    .IB(\DataPath/RegFile/mux14_3_12136 ),
    .O(\DataPath/reg_val1 [22]),
    .SEL(\DataPath/instruction [25])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y56" ),
    .INIT ( 64'hFFCCE2E23300E2E2 ))
  \DataPath/RegFile/mux14_4  (
    .ADR1(\DataPath/instruction [24]),
    .ADR4(\DataPath/instruction [23]),
    .ADR2(\DataPath/RegFile/mux14_92_13634 ),
    .ADR5(\DataPath/RegFile/mux14_10_13612 ),
    .ADR3(\DataPath/RegFile/mux14_91_13635 ),
    .ADR0(\DataPath/RegFile/mux14_82_15392 ),
    .O(\DataPath/RegFile/mux14_4_12123 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y56" ),
    .INIT ( 64'hF3BBC0BBF388C088 ))
  \DataPath/RegFile/mux14_3  (
    .ADR1(\DataPath/instruction [24]),
    .ADR3(\DataPath/instruction [23]),
    .ADR0(\DataPath/RegFile/mux14_81_13621 ),
    .ADR2(\DataPath/RegFile/mux14_9_13632 ),
    .ADR4(\DataPath/RegFile/mux14_8_13633 ),
    .ADR5(\DataPath/RegFile/mux14_7_15393 ),
    .O(\DataPath/RegFile/mux14_3_12136 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y56" ),
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \DataPath/RegFile/mux14_7  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_18_22_13629 ),
    .ADR1(\DataPath/RegFile/reg_bank_19_22_13630 ),
    .ADR0(\DataPath/RegFile/reg_bank_17_22_13631 ),
    .ADR3(\DataPath/RegFile/reg_bank_16_22_13546 ),
    .O(\DataPath/RegFile/mux14_7_15393 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y56" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/RegFile/mux14_82  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR2(\DataPath/RegFile/reg_bank_2_22_13450 ),
    .ADR0(\DataPath/RegFile/reg_bank_3_22_13626 ),
    .ADR3(\DataPath/RegFile/reg_bank_1_22_13627 ),
    .ADR1(\DataPath/RegFile/reg_bank_0_22_13628 ),
    .O(\DataPath/RegFile/mux14_82_15392 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y74" ),
    .INIT ( 64'hBA10BB11BA10AA00 ))
  \DataPath/RegWriteMux/Mmux_f193  (
    .ADR0(\DataPath/ALU/shift_amt [4]),
    .ADR1(alu_op[1]),
    .ADR2(\DataPath/ALU/Sh541 ),
    .ADR4(\DataPath/ALU/shift_amt [2]),
    .ADR5(\DataPath/ALU/Sh581_0 ),
    .ADR3(\DataPath/ALU/Sh42_13101 ),
    .O(\DataPath/RegWriteMux/Mmux_f192_15390 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y74" ),
    .INIT ( 64'hFFFDFFDDFFFCFFCC ))
  \DataPath/RegWriteMux/Mmux_f194  (
    .ADR3(\DataPath/ALU/m3/Mmux_f1411_0 ),
    .ADR2(alu_op[1]),
    .ADR4(\DataPath/ALU/Sh250 ),
    .ADR1(\DataPath/RegWriteMux/Mmux_f191_13099 ),
    .ADR5(\DataPath/RegWriteMux/Mmux_f192_15390 ),
    .ADR0(alu_op[0]),
    .O(\DataPath/RegWriteMux/Mmux_f193_14377 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y73" ),
    .INIT ( 64'hFF505050FF000000 ))
  \DataPath/RegWriteMux/Mmux_f27  (
    .ADR1(1'b1),
    .ADR5(\DataPath/ALU/Sh1461 ),
    .ADR2(alu_op[0]),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/Sh250 ),
    .ADR4(alu_op[1]),
    .O(\DataPath/RegWriteMux/Mmux_f22 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y73" ),
    .INIT ( 64'hFFAAFEAE55005404 ))
  \DataPath/RegWriteMux/Mmux_f210  (
    .ADR0(\DataPath/ALU/shift_amt [4]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f21 ),
    .ADR2(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR1(\DataPath/ALU/Sh42_13101 ),
    .ADR5(\DataPath/RegWriteMux/Mmux_f22 ),
    .O(\DataPath/RegWriteMux/Mmux_f23_14995 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y76" ),
    .INIT ( 64'hFACAFACA3A0A3A0A ))
  \DataPath/RegWriteMux/Mmux_f162  (
    .ADR4(1'b1),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR5(\DataPath/ALU/Sh11 ),
    .ADR3(\DataPath/ALU/Sh19 ),
    .ADR0(\DataPath/ALU/Sh551 ),
    .O(\DataPath/RegWriteMux/Mmux_f161_15391 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y76" ),
    .INIT ( 64'h0000000004040F00 ))
  \DataPath/RegWriteMux/Mmux_f163  (
    .ADR5(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR1(\DataPath/ALU/Sh471 ),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f161_15391 ),
    .O(\DataPath/RegWriteMux/Mmux_f162_14317 )
  );
  X_FF #(
    .LOC ( "SLICE_X36Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_27  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_27/IN ),
    .O(\DataPath/RegFile/reg_bank_0_27_14213 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X36Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_26  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_26/IN ),
    .O(\DataPath/RegFile/reg_bank_0_26_14212 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X36Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_25  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_25/IN ),
    .O(\DataPath/RegFile/reg_bank_0_25_13978 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X36Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_24  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_24/IN ),
    .O(\DataPath/RegFile/reg_bank_0_24_14211 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/RegFile/mux12_91/DataPath/RegFile/mux12_91_DMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_4_23_12142 ),
    .O(\DataPath/RegFile/reg_bank_4_23_0 )
  );
  X_BUF   \DataPath/RegFile/mux12_91/DataPath/RegFile/mux12_91_CMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_4_22_12148 ),
    .O(\DataPath/RegFile/reg_bank_4_22_0 )
  );
  X_BUF   \DataPath/RegFile/mux12_91/DataPath/RegFile/mux12_91_BMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_4_21_12153 ),
    .O(\DataPath/RegFile/reg_bank_4_21_0 )
  );
  X_BUF   \DataPath/RegFile/mux12_91/DataPath/RegFile/mux12_91_AMUX_Delay  (
    .I(\DataPath/RegFile/reg_bank_4_20_pack_1 ),
    .O(\DataPath/RegFile/reg_bank_4_20_14104 )
  );
  X_FF #(
    .LOC ( "SLICE_X36Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_23  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_23/IN ),
    .O(\DataPath/RegFile/reg_bank_4_23_12142 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X36Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_22  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_22/IN ),
    .O(\DataPath/RegFile/reg_bank_4_22_12148 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X36Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_21  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_21/IN ),
    .O(\DataPath/RegFile/reg_bank_4_21_12153 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y57" ),
    .INIT ( 64'hF3BBC0BBF388C088 ))
  \DataPath/RegFile/mux12_91  (
    .ADR3(\DataPath/instruction [22]),
    .ADR1(\DataPath/instruction [21]),
    .ADR4(\DataPath/RegFile/reg_bank_6_20_13987 ),
    .ADR2(\DataPath/RegFile/reg_bank_7_20_14102 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_20_14103 ),
    .ADR5(\DataPath/RegFile/reg_bank_4_20_14104 ),
    .O(\DataPath/RegFile/mux12_91_14073 )
  );
  X_FF #(
    .LOC ( "SLICE_X36Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_4_20  (
    .CE(\DataPath/RegFile/_n17301_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_20/IN ),
    .O(\DataPath/RegFile/reg_bank_4_20_pack_1 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y63" ),
    .INIT ( 64'hFF00CCCCAAAAAAAA ))
  \DataPath/ALUInMux/Mmux_f201  (
    .ADR2(1'b1),
    .ADR5(alu_mux_ctrl),
    .ADR4(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [15]),
    .ADR1(\DataPath/instruction [20]),
    .ADR0(\DataPath/reg_val2<27>_0 ),
    .O(\DataPath/alu_in2 [27])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y74" ),
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \DataPath/ALU/Sh201  (
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR0(\DataPath/reg_val1<19>_0 ),
    .ADR2(\DataPath/reg_val1<17>_0 ),
    .ADR3(\DataPath/reg_val1<18>_0 ),
    .ADR1(\DataPath/reg_val1<20>_0 ),
    .O(\DataPath/ALU/Sh20 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y74" ),
    .INIT ( 64'hFF00FAFAFF005050 ))
  \DataPath/RegWriteMux/Mmux_f216  (
    .ADR1(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/Sh281 ),
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/Sh271_0 ),
    .ADR3(\DataPath/ALU/Sh20 ),
    .O(\DataPath/RegWriteMux/Mmux_f214 )
  );
  X_FF #(
    .LOC ( "SLICE_X37Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_27  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_27/IN ),
    .O(\DataPath/RegFile/reg_bank_3_27_14808 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_26  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_26/IN ),
    .O(\DataPath/RegFile/reg_bank_3_26_15032 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_25  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_25/IN ),
    .O(\DataPath/RegFile/reg_bank_3_25_13976 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_24  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_24/IN ),
    .O(\DataPath/RegFile/reg_bank_3_24_14299 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_23  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_23/IN ),
    .O(\DataPath/RegFile/reg_bank_0_23_14210 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_22  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_22/IN ),
    .O(\DataPath/RegFile/reg_bank_0_22_13628 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_21  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_21/IN ),
    .O(\DataPath/RegFile/reg_bank_0_21_14209 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_0_20  (
    .CE(\DataPath/RegFile/_n19221_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_20/IN ),
    .O(\DataPath/RegFile/reg_bank_0_20_14067 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_23  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_23/IN ),
    .O(\DataPath/RegFile/reg_bank_17_23_13825 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_22  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_22/IN ),
    .O(\DataPath/RegFile/reg_bank_17_22_13631 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_21  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_21/IN ),
    .O(\DataPath/RegFile/reg_bank_17_21_13819 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y57" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/RegFile/mux44_91  (
    .ADR5(\DataPath/instruction [17]),
    .ADR4(\DataPath/instruction [16]),
    .ADR0(\DataPath/RegFile/reg_bank_6_20_13987 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_20_14102 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_20_14103 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_20_14104 ),
    .O(\DataPath/RegFile/mux44_91_15049 )
  );
  X_FF #(
    .LOC ( "SLICE_X37Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_20  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_20/IN ),
    .O(\DataPath/RegFile/reg_bank_17_20_13818 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y57" ),
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \DataPath/RegFile/mux14_91  (
    .ADR5(\DataPath/instruction [22]),
    .ADR4(\DataPath/instruction [21]),
    .ADR1(\DataPath/RegFile/reg_bank_6_22_13685 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_22_13686 ),
    .ADR3(\DataPath/RegFile/reg_bank_5_22_13687 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_22_0 ),
    .O(\DataPath/RegFile/mux14_91_13635 )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_23  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_23/IN ),
    .O(\DataPath/RegFile/reg_bank_6_23_13989 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_22  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_22/IN ),
    .O(\DataPath/RegFile/reg_bank_6_22_13685 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_21  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_21/IN ),
    .O(\DataPath/RegFile/reg_bank_6_21_13988 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_20  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_20/IN ),
    .O(\DataPath/RegFile/reg_bank_6_20_13987 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_BUF   \DataPath/ALU/Sh5611/DataPath/ALU/Sh5611_CMUX_Delay  (
    .I(\DataPath/ALU/Sh561 ),
    .O(\DataPath/ALU/Sh561_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y66" ),
    .INIT ( 64'hBBFCBB3088FC8830 ))
  \DataPath/ALU/Sh5611  (
    .ADR3(\DataPath/ALU/shift_amt [0]),
    .ADR1(\DataPath/ALU/shift_amt [1]),
    .ADR5(\DataPath/reg_val1<23>_0 ),
    .ADR0(\DataPath/reg_val1<21>_0 ),
    .ADR4(\DataPath/reg_val1<22>_0 ),
    .ADR2(\DataPath/reg_val1<24>_0 ),
    .O(\DataPath/ALU/Sh5611_15394 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y66" ),
    .INIT ( 64'hF3C0F3C0F3C0F3C0 ))
  \DataPath/ALU/Sh5211  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/Sh20 ),
    .ADR2(\DataPath/ALU/Sh12 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/Sh521 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X37Y66" ),
    .INIT ( 32'hEEEE2222 ))
  \DataPath/ALU/Sh5612  (
    .ADR0(\DataPath/ALU/Sh5611_15394 ),
    .ADR4(\DataPath/ALU/Sh16 ),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .O(\DataPath/ALU/Sh561 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y66" ),
    .INIT ( 64'hF5F5A0A0DD88DD88 ))
  \DataPath/ALU/Sh161  (
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR1(\DataPath/reg_val1<15>_0 ),
    .ADR2(\DataPath/reg_val1<13>_0 ),
    .ADR4(\DataPath/reg_val1<14>_0 ),
    .ADR3(\DataPath/reg_val1<16>_0 ),
    .O(\DataPath/ALU/Sh16 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y66" ),
    .INIT ( 64'h084C2A6E195D3B7F ))
  \DataPath/ALU/m3/Mmux_f486_SW0  (
    .ADR2(\DataPath/reg_val1<31>_0 ),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/Sh119 ),
    .ADR5(\DataPath/ALU/Sh115 ),
    .ADR3(\DataPath/ALU/Sh123 ),
    .O(N213)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y67" ),
    .INIT ( 64'hFFE4FFE400E400E4 ))
  \DataPath/RegWriteMux/Mmux_f217  (
    .ADR4(1'b1),
    .ADR3(\DataPath/ALU/shift_amt [4]),
    .ADR1(\DataPath/RegWriteMux/Mmux_f214 ),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR2(\DataPath/ALU/Sh561_0 ),
    .ADR5(\DataPath/ALU/Sh44 ),
    .O(\DataPath/RegWriteMux/Mmux_f215_15395 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y67" ),
    .INIT ( 64'hAAAABBAAAAAABBAA ))
  \DataPath/RegWriteMux/Mmux_f218  (
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR3(\DataPath/RegWriteMux/Mmux_f215_15395 ),
    .ADR4(alu_op[0]),
    .ADR1(alu_op[1]),
    .ADR0(\DataPath/RegWriteMux/Mmux_f213_13599 ),
    .O(\DataPath/RegWriteMux/Mmux_f216_14400 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y70" ),
    .INIT ( 64'hC0C1C0C000010000 ))
  \DataPath/ALU/m3/Mmux_f4210  (
    .ADR1(alu_op[0]),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR3(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/Sh2 ),
    .ADR5(\DataPath/ALU/Sh146 ),
    .O(\DataPath/ALU/m3/Mmux_f4211_14335 )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_23  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_23/IN ),
    .O(\DataPath/RegFile/reg_bank_3_23_15052 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_22  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_22/IN ),
    .O(\DataPath/RegFile/reg_bank_3_22_13626 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_21  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_21/IN ),
    .O(\DataPath/RegFile/reg_bank_3_21_14818 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_3_20  (
    .CE(\DataPath/RegFile/_n17781_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_20/IN ),
    .O(\DataPath/RegFile/reg_bank_3_20_14065 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y62" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_4  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_4/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_4/IN ),
    .O(\DataPath/RegFile/reg_bank_17_4_14855 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y66" ),
    .INIT ( 64'hFFAAF0AA0FAA00AA ))
  \DataPath/ALUInMux/Mmux_f151  (
    .ADR1(1'b1),
    .ADR3(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(\DataPath/instruction [15]),
    .ADR4(\DataPath/instruction [20]),
    .ADR0(\DataPath/reg_val2<22>_0 ),
    .O(\DataPath/alu_in2 [22])
  );
  X_BUF   \DataPath/RegFile/reg_bank_6_1/DataPath/RegFile/reg_bank_6_1_CMUX_Delay  (
    .I(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c<1>_pack_3 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y68" ),
    .INIT ( 64'hFEE0F880FEE0F880 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c<2><1>1  (
    .ADR2(\DataPath/reg_val1<21>_0 ),
    .ADR3(\DataPath/alu_in2 [21]),
    .ADR0(\DataPath/alu_in2 [20]),
    .ADR1(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [1]),
    .ADR4(\DataPath/reg_val1<20>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y68" ),
    .INIT ( 32'hEEEE8888 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c<1>1  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\DataPath/alu_in2 [20]),
    .ADR1(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [1]),
    .ADR4(\DataPath/reg_val1<20>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c<1>_pack_3 )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y68" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_1  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_1/IN ),
    .O(\DataPath/RegFile/reg_bank_6_1_13477 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y68" ),
    .INIT ( 64'hFFF0FFF0F000F000 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c<3><2>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\DataPath/alu_in2 [22]),
    .ADR5(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c [2]),
    .ADR3(\DataPath/reg_val1<22>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y68" ),
    .INIT ( 64'h4400470347037430 ))
  \DataPath/RegWriteMux/Mmux_f144  (
    .ADR1(alu_op[2]),
    .ADR5(\DataPath/alu_in2 [21]),
    .ADR2(\DataPath/reg_val1<21>_0 ),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c [1]),
    .ADR0(\DataPath/ALU/m3/Mmux_f111 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f142_13021 ),
    .O(\DataPath/RegWriteMux/Mmux_f143_13015 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y63" ),
    .INIT ( 64'hD8D8D8D8FFAA5500 ))
  \DataPath/ALU/Sh1191  (
    .ADR3(\DataPath/reg_val1<23>_0 ),
    .ADR2(\DataPath/reg_val1<25>_0 ),
    .ADR1(\DataPath/reg_val1<26>_0 ),
    .ADR4(\DataPath/reg_val1<24>_0 ),
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh119 )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_7  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_7/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_7/IN ),
    .O(\DataPath/RegFile/reg_bank_17_7_13899 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y61" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_6  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_6/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_6/IN ),
    .O(\DataPath/RegFile/reg_bank_17_6_14326 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y68" ),
    .INIT ( 64'h3BC8C80B38CBCB08 ))
  \DataPath/RegWriteMux/Mmux_f191  (
    .ADR1(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR5(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c [2]),
    .ADR4(\DataPath/reg_val1<26>_0 ),
    .ADR3(\DataPath/alu_in2 [26]),
    .ADR0(\DataPath/ALU/complement<26>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f19 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y68" ),
    .INIT ( 64'hEE22EE22FFFF0000 ))
  \DataPath/ALUInMux/Mmux_f191  (
    .ADR2(1'b1),
    .ADR5(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR3(\DataPath/instruction [15]),
    .ADR0(\DataPath/instruction [20]),
    .ADR4(\DataPath/reg_val2<26>_0 ),
    .O(\DataPath/alu_in2 [26])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y68" ),
    .INIT ( 64'h5AA05AA0CAC5C5CA ))
  \DataPath/RegWriteMux/Mmux_f161  (
    .ADR2(alu_op[0]),
    .ADR5(alu_op[1]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c [3]),
    .ADR3(\DataPath/reg_val1<23>_0 ),
    .ADR0(\DataPath/alu_in2 [23]),
    .ADR1(\DataPath/ALU/complement<23>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f16 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y68" ),
    .INIT ( 64'hFCFFFC0030FF3000 ))
  \DataPath/ALUInMux/Mmux_f161  (
    .ADR0(1'b1),
    .ADR3(alu_mux_ctrl),
    .ADR1(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR5(\DataPath/instruction [15]),
    .ADR2(\DataPath/instruction [20]),
    .ADR4(\DataPath/reg_val2<23>_0 ),
    .O(\DataPath/alu_in2 [23])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y69" ),
    .INIT ( 64'hFFFFFFFFEFCFAA00 ))
  \DataPath/RegWriteMux/Mmux_f113  (
    .ADR4(\DataPath/RegWriteMux/Mmux_f111_14293 ),
    .ADR2(alu_op[0]),
    .ADR1(\DataPath/ALU/Sh147_13596 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f1411_0 ),
    .ADR3(alu_op[1]),
    .ADR0(\DataPath/ALU/Sh243 ),
    .O(\DataPath/RegWriteMux/Mmux_f112_14307 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y69" ),
    .INIT ( 64'hFBD97351EAC86240 ))
  \DataPath/ALU/Sh2431  (
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/ALU/shift_amt [2]),
    .ADR3(\DataPath/ALU/Sh123 ),
    .ADR4(\DataPath/reg_val1<31>_0 ),
    .ADR2(\DataPath/ALU/Sh119 ),
    .ADR5(\DataPath/ALU/Sh115 ),
    .O(\DataPath/ALU/Sh243 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y69" ),
    .INIT ( 64'hFB3BC808FB3BC808 ))
  \DataPath/RegWriteMux/Mmux_f305  (
    .ADR5(1'b1),
    .ADR1(\DataPath/ALU/shift_amt [2]),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/Sh115 ),
    .ADR0(\DataPath/ALU/Sh107 ),
    .ADR4(\DataPath/ALU/Sh1311 ),
    .O(\DataPath/RegWriteMux/Mmux_f304_14476 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y69" ),
    .INIT ( 64'hFFFFF0F00F0F0000 ))
  \DataPath/ALU/Sh13112  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/Sh13111_15023 ),
    .ADR5(\DataPath/ALU/Sh111_14376 ),
    .O(\DataPath/ALU/Sh1311 )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y69" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_3  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_3/IN ),
    .O(\DataPath/RegFile/reg_bank_6_3_13483 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y69" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \DataPath/ALU/Sh1111  (
    .ADR1(\DataPath/reg_val1<15>_0 ),
    .ADR3(\DataPath/reg_val1<17>_0 ),
    .ADR2(\DataPath/reg_val1<16>_0 ),
    .ADR0(\DataPath/reg_val1<18>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh111_14376 )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y69" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_2  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_2/IN ),
    .O(\DataPath/RegFile/reg_bank_6_2_13479 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y69" ),
    .INIT ( 64'hFEFEDCDC32321010 ))
  \DataPath/RegWriteMux/Mmux_f34  (
    .ADR3(1'b1),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/Sh107 ),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/Sh111_14376 ),
    .ADR5(\DataPath/ALU/Sh1391_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f31 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y67" ),
    .INIT ( 64'hFEE0FCC0F880F000 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c<2><1>1_SW0  (
    .ADR3(\DataPath/alu_in2 [22]),
    .ADR1(\DataPath/reg_val1<21>_0 ),
    .ADR5(\DataPath/alu_in2 [21]),
    .ADR4(\DataPath/alu_in2 [20]),
    .ADR0(\DataPath/reg_val1<20>_0 ),
    .ADR2(\DataPath/reg_val1<22>_0 ),
    .O(N148)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_6_0  (
    .CE(\DataPath/RegFile/_n16341_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_0/IN ),
    .O(\DataPath/RegFile/reg_bank_6_0_13475 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y67" ),
    .INIT ( 64'hCAFACAFACA0ACA0A ))
  \DataPath/ALUInMux/Mmux_f131  (
    .ADR4(1'b1),
    .ADR2(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [15]),
    .ADR5(\DataPath/instruction [20]),
    .ADR0(\DataPath/reg_val2<20>_0 ),
    .O(\DataPath/alu_in2 [20])
  );
  X_FF #(
    .LOC ( "SLICE_X39Y60" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_5  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_5/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_5/IN ),
    .O(\DataPath/RegFile/reg_bank_17_5_14427 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y74" ),
    .INIT ( 64'h0030000000300000 ))
  \DataPath/RegWriteMux/Mmux_f112  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR3(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/Sh3 ),
    .ADR1(\DataPath/ALU/shift_amt [2]),
    .O(\DataPath/RegWriteMux/Mmux_f111_14293 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y70" ),
    .INIT ( 64'h5555000005000500 ))
  \DataPath/RegWriteMux/Mmux_f103  (
    .ADR1(1'b1),
    .ADR0(\DataPath/ALU/shift_amt [4]),
    .ADR5(alu_op[0]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f101_14142 ),
    .ADR2(alu_op[1]),
    .ADR4(\DataPath/ALU/Sh146 ),
    .O(\DataPath/RegWriteMux/Mmux_f102_14141 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y70" ),
    .INIT ( 64'hDDDDFA508888FA50 ))
  \DataPath/ALU/Sh1462  (
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/ALU/Sh126 ),
    .ADR2(\DataPath/ALU/Sh114 ),
    .ADR3(\DataPath/ALU/Sh118 ),
    .ADR5(\DataPath/ALU/Sh122 ),
    .O(\DataPath/ALU/Sh146 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y67" ),
    .INIT ( 64'h75A8A83164B9B920 ))
  \DataPath/RegWriteMux/Mmux_f184  (
    .ADR0(alu_op[0]),
    .ADR1(alu_op[1]),
    .ADR5(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c<1>_0 ),
    .ADR3(\DataPath/reg_val1<25>_0 ),
    .ADR4(\DataPath/alu_in2 [25]),
    .ADR2(\DataPath/ALU/complement<25>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f183_14353 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y67" ),
    .INIT ( 64'hCCFFF0F0CC00F0F0 ))
  \DataPath/ALUInMux/Mmux_f181  (
    .ADR0(1'b1),
    .ADR4(alu_mux_ctrl),
    .ADR3(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR1(\DataPath/instruction [15]),
    .ADR5(\DataPath/instruction [20]),
    .ADR2(\DataPath/reg_val2<25>_0 ),
    .O(\DataPath/alu_in2 [25])
  );
  X_BUF   \DataPath/ALU/m3/Mmux_f428/DataPath/ALU/m3/Mmux_f428_CMUX_Delay  (
    .I(\DataPath/ALU/m3/Mmux_f4210_12548 ),
    .O(\DataPath/ALU/m3/Mmux_f4210_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X38Y68" ))
  \DataPath/ALU/m3/Mmux_f429  (
    .IA(N223),
    .IB(N224),
    .O(\DataPath/ALU/m3/Mmux_f4210_12548 ),
    .SEL(alu_op[0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y68" ),
    .INIT ( 64'hFF00FF00F0F00000 ))
  \DataPath/ALU/m3/Mmux_f429_F  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\DataPath/reg_val1<31>_0 ),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR4(\DataPath/ALU/Sh242 ),
    .ADR5(\DataPath/ALU/_n0033 ),
    .O(N223)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y68" ),
    .INIT ( 64'h5555050555550005 ))
  \DataPath/ALU/m3/Mmux_f429_G  (
    .ADR1(1'b1),
    .ADR3(\DataPath/ALU/m3/Mmux_f4722 ),
    .ADR2(\DataPath/ALU/m3/Mmux_f4911 ),
    .ADR0(\DataPath/ALU/m3/Mmux_f4131 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f4272 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f428 ),
    .O(N224)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y68" ),
    .INIT ( 64'hFFFF0000FFFE0000 ))
  \DataPath/ALU/m3/Mmux_f427  (
    .ADR2(\DataPath/ALU/Diff/a [23]),
    .ADR0(\DataPath/ALU/Diff/a [22]),
    .ADR3(\DataPath/ALU/Diff/a [21]),
    .ADR1(\DataPath/ALU/Diff/a [20]),
    .ADR5(\DataPath/ALU/m3/Mmux_f427_14035 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f426_14038 ),
    .O(\DataPath/ALU/m3/Mmux_f428 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y68" ),
    .INIT ( 64'h5DA858ADA80DAD08 ))
  \DataPath/RegWriteMux/Mmux_f151  (
    .ADR0(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR4(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c [2]),
    .ADR5(\DataPath/reg_val1<22>_0 ),
    .ADR3(\DataPath/alu_in2 [22]),
    .ADR1(\DataPath/ALU/complement<22>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f15 )
  );
  X_BUF   \DataPath/ALU/mainAdder/cla_16bit_2/n0007<3>/DataPath/ALU/mainAdder/cla_16bit_2/n0007<3>_AMUX_Delay  (
    .I(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c [1]),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c<1>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y68" ),
    .INIT ( 64'hFFFAF0FAF0A000A0 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/lcu_16bit_1/c<3><2>1  (
    .ADR1(1'b1),
    .ADR5(\DataPath/alu_in2 [27]),
    .ADR3(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [2]),
    .ADR4(N146),
    .ADR0(N145),
    .ADR2(\DataPath/reg_val1<27>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y68" ),
    .INIT ( 64'hFFFFF3C0F3C00000 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/lcu_16bit_1/c<2><1>1  (
    .ADR0(1'b1),
    .ADR4(\DataPath/alu_in2 [23]),
    .ADR1(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [1]),
    .ADR2(N149),
    .ADR3(N148),
    .ADR5(\DataPath/reg_val1<23>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y68" ),
    .INIT ( 64'hFEE0F880FEE0F880 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c<2><1>1  (
    .ADR2(\DataPath/reg_val1<25>_0 ),
    .ADR3(\DataPath/alu_in2 [25]),
    .ADR0(\DataPath/alu_in2 [24]),
    .ADR1(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [2]),
    .ADR4(\DataPath/reg_val1<24>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y68" ),
    .INIT ( 32'hEEEE8888 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c<1>1  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\DataPath/alu_in2 [24]),
    .ADR1(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [2]),
    .ADR4(\DataPath/reg_val1<24>_0 ),
    .O(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y74" ),
    .INIT ( 64'hFAFFFAFFFFFFFFFF ))
  \DataPath/ALU/m3/Mmux_f488_SW0  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(alu_op[2]),
    .ADR2(alu_op[1]),
    .ADR0(alu_op[0]),
    .ADR5(\DataPath/ALU/Sh3 ),
    .O(N171)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y67" ),
    .INIT ( 64'h4000000000000000 ))
  \ControlUnit/dmem_write_enable<5>1  (
    .ADR5(opcode[4]),
    .ADR1(opcode[1]),
    .ADR2(opcode[3]),
    .ADR0(opcode[5]),
    .ADR3(opcode[0]),
    .ADR4(opcode[2]),
    .O(dmem_write_enable)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y67" ),
    .INIT ( 64'hFFEECC88FEECC880 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c<2><1>1_SW1  (
    .ADR1(\DataPath/alu_in2 [26]),
    .ADR0(\DataPath/reg_val1<25>_0 ),
    .ADR3(\DataPath/alu_in2 [25]),
    .ADR2(\DataPath/alu_in2 [24]),
    .ADR5(\DataPath/reg_val1<24>_0 ),
    .ADR4(\DataPath/reg_val1<26>_0 ),
    .O(N146)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y73" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/ALU/Sh1101  (
    .ADR1(\DataPath/reg_val1<15>_0 ),
    .ADR2(\DataPath/reg_val1<14>_0 ),
    .ADR0(\DataPath/reg_val1<16>_0 ),
    .ADR3(\DataPath/reg_val1<17>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh110 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y73" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \DataPath/RegWriteMux/Mmux_f61  (
    .ADR5(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/Sh114 ),
    .ADR0(\DataPath/ALU/Sh122 ),
    .ADR1(\DataPath/ALU/Sh118 ),
    .ADR3(\DataPath/ALU/Sh110 ),
    .O(\DataPath/RegWriteMux/Mmux_f6 )
  );
  X_FF #(
    .LOC ( "SLICE_X38Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_23  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_23/IN ),
    .O(\DataPath/RegFile/reg_bank_1_23_14740 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_22  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_22/IN ),
    .O(\DataPath/RegFile/reg_bank_1_22_13627 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_21  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_21/IN ),
    .O(\DataPath/RegFile/reg_bank_1_21_14739 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y56" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_1_20  (
    .CE(\DataPath/RegFile/_n18741_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_20/IN ),
    .O(\DataPath/RegFile/reg_bank_1_20_14066 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y72" ),
    .INIT ( 64'hFCFC3030BB88BB88 ))
  \DataPath/ALU/Sh1061  (
    .ADR5(\DataPath/ALU/shift_amt [0]),
    .ADR1(\DataPath/ALU/shift_amt [1]),
    .ADR2(\DataPath/reg_val1<11>_0 ),
    .ADR4(\DataPath/reg_val1<13>_0 ),
    .ADR0(\DataPath/reg_val1<12>_0 ),
    .ADR3(\DataPath/reg_val1<10>_0 ),
    .O(\DataPath/ALU/Sh106 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y72" ),
    .INIT ( 64'hF5A0F5A0DDDD8888 ))
  \DataPath/RegWriteMux/Mmux_f26  (
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR5(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/ALU/Sh110 ),
    .ADR2(\DataPath/ALU/Sh118 ),
    .ADR3(\DataPath/ALU/Sh114 ),
    .ADR4(\DataPath/ALU/Sh106 ),
    .O(\DataPath/RegWriteMux/Mmux_f21 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y72" ),
    .INIT ( 64'hF0F0F0F0FFFF0000 ))
  \DataPath/ALU/Sh13011  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DataPath/reg_val1<7>_0 ),
    .ADR2(\DataPath/reg_val1<9>_0 ),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh13011_15137 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y69" ),
    .INIT ( 64'hCCCCFF00CCCCFF00 ))
  \DataPath/ALU/Sh14311  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [2]),
    .ADR3(\DataPath/ALU/Sh119 ),
    .ADR1(\DataPath/ALU/Sh123 ),
    .O(\DataPath/ALU/Sh1431 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y69" ),
    .INIT ( 64'hFF00FF00FCFC0C0C ))
  \DataPath/RegWriteMux/Mmux_f71  (
    .ADR0(1'b1),
    .ADR5(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/ALU/Sh111_14376 ),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/Sh115 ),
    .ADR3(\DataPath/ALU/Sh1431 ),
    .O(\DataPath/RegWriteMux/Mmux_f7 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y70" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \DataPath/ALU/Sh1141  (
    .ADR3(\DataPath/reg_val1<19>_0 ),
    .ADR2(\DataPath/reg_val1<18>_0 ),
    .ADR0(\DataPath/reg_val1<20>_0 ),
    .ADR1(\DataPath/reg_val1<21>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh114 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y70" ),
    .INIT ( 64'hFD5DF858AD0DA808 ))
  \DataPath/ALU/Sh2421  (
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/Sh222 ),
    .ADR4(\DataPath/ALU/Sh114 ),
    .ADR1(\DataPath/ALU/Sh118 ),
    .ADR5(\DataPath/ALU/Sh122 ),
    .O(\DataPath/ALU/Sh242 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y70" ),
    .INIT ( 64'hFFA2A2A2FF000000 ))
  \DataPath/RegWriteMux/Mmux_f104  (
    .ADR5(\DataPath/ALU/Sh34_0 ),
    .ADR0(\DataPath/ALU/shift_amt [4]),
    .ADR2(\DataPath/ALU/Sh146 ),
    .ADR1(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR3(\DataPath/ALU/Sh242 ),
    .O(\DataPath/RegWriteMux/Mmux_f103_14280 )
  );
  X_BUF   \DataPath/ALU/Sh118/DataPath/ALU/Sh118_CMUX_Delay  (
    .I(\DataPath/ALU/m3/Mmux_f5411 ),
    .O(\DataPath/ALU/m3/Mmux_f5411_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X38Y71" ))
  \DataPath/ALU/m3/Mmux_f54113  (
    .IA(N235),
    .IB(N236),
    .O(\DataPath/ALU/m3/Mmux_f5411 ),
    .SEL(\DataPath/ALU/shift_amt [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y71" ),
    .INIT ( 64'hDDD0DDD088808880 ))
  \DataPath/ALU/m3/Mmux_f54113_F  (
    .ADR4(1'b1),
    .ADR3(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR1(\DataPath/ALU/Sh122 ),
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR5(\DataPath/ALU/Sh118 ),
    .O(N235)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y71" ),
    .INIT ( 64'hA0A0FCF0A0A0CC00 ))
  \DataPath/ALU/m3/Mmux_f54113_G  (
    .ADR2(alu_op[1]),
    .ADR4(\DataPath/ALU/shift_amt [2]),
    .ADR5(\DataPath/ALU/Sh222 ),
    .ADR0(\DataPath/reg_val1<31>_0 ),
    .ADR1(\DataPath/ALU/Sh126 ),
    .ADR3(alu_op[0]),
    .O(N236)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y71" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \DataPath/ALU/Sh1181  (
    .ADR1(\DataPath/reg_val1<23>_0 ),
    .ADR2(\DataPath/reg_val1<25>_0 ),
    .ADR0(\DataPath/reg_val1<22>_0 ),
    .ADR3(\DataPath/reg_val1<24>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh118 )
  );
  X_FF #(
    .LOC ( "SLICE_X38Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_23  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_23/IN ),
    .O(\DataPath/RegFile/reg_bank_5_23_14878 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_22  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_22/IN ),
    .O(\DataPath/RegFile/reg_bank_5_22_13687 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y57" ),
    .INIT ( 64'hFF00AAAACCCCF0F0 ))
  \DataPath/RegFile/mux45_91  (
    .ADR4(\DataPath/instruction [17]),
    .ADR5(\DataPath/instruction [16]),
    .ADR1(\DataPath/RegFile/reg_bank_6_21_13988 ),
    .ADR3(\DataPath/RegFile/reg_bank_7_21_14619 ),
    .ADR0(\DataPath/RegFile/reg_bank_5_21_15397 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_21_0 ),
    .O(\DataPath/RegFile/mux45_91_14823 )
  );
  X_FF #(
    .LOC ( "SLICE_X38Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_21  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_21/IN ),
    .O(\DataPath/RegFile/reg_bank_5_21_15397 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_5_20  (
    .CE(\DataPath/RegFile/_n16821_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_20/IN ),
    .O(\DataPath/RegFile/reg_bank_5_20_14103 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y57" ),
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \DataPath/RegFile/mux13_91  (
    .ADR4(\DataPath/instruction [22]),
    .ADR5(\DataPath/instruction [21]),
    .ADR3(\DataPath/RegFile/reg_bank_6_21_13988 ),
    .ADR0(\DataPath/RegFile/reg_bank_7_21_14619 ),
    .ADR1(\DataPath/RegFile/reg_bank_5_21_15397 ),
    .ADR2(\DataPath/RegFile/reg_bank_4_21_0 ),
    .O(\DataPath/RegFile/mux13_91_14994 )
  );
  X_FF #(
    .LOC ( "SLICE_X38Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_27  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_27/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_27/IN ),
    .O(\DataPath/RegFile/reg_bank_17_27_13829 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_26  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_26/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_26/IN ),
    .O(\DataPath/RegFile/reg_bank_17_26_13828 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_25  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_25/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_25/IN ),
    .O(\DataPath/RegFile/reg_bank_17_25_13827 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y49" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_17_24  (
    .CE(\DataPath/RegFile/_n11061_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_24/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_24/IN ),
    .O(\DataPath/RegFile/reg_bank_17_24_13826 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y71" ),
    .INIT ( 64'h00F000CC00F000CC ))
  \DataPath/ALU/Sh1261  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR1(\DataPath/reg_val1<30>_0 ),
    .ADR2(\DataPath/reg_val1<31>_0 ),
    .ADR4(\DataPath/ALU/shift_amt [0]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .O(\DataPath/ALU/Sh126 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y72" ),
    .INIT ( 64'hFC30FFFFFC300000 ))
  \DataPath/RegWriteMux/Mmux_f293  (
    .ADR0(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/Sh114 ),
    .ADR2(\DataPath/ALU/Sh106 ),
    .ADR5(\DataPath/ALU/Sh1301 ),
    .O(\DataPath/RegWriteMux/Mmux_f292_14446 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y72" ),
    .INIT ( 64'hFCFFFCCC30333000 ))
  \DataPath/ALU/Sh13012  (
    .ADR0(1'b1),
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR3(\DataPath/ALU/shift_amt [0]),
    .ADR4(\DataPath/ALU/Sh1012 ),
    .ADR2(\DataPath/ALU/Sh13011_15137 ),
    .ADR5(\DataPath/ALU/Sh110 ),
    .O(\DataPath/ALU/Sh1301 )
  );
  X_BUF   \DataPath/RegWriteMux/Mmux_f114/DataPath/RegWriteMux/Mmux_f114_DMUX_Delay  (
    .I(\DataPath/RegWriteMux/Mmux_f164_pack_8 ),
    .O(\DataPath/RegWriteMux/Mmux_f164_15399 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y69" ),
    .INIT ( 64'h0B0A01000B0A0100 ))
  \DataPath/RegWriteMux/Mmux_f115  (
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR0(alu_op[0]),
    .ADR3(\DataPath/RegWriteMux/Mmux_f113_13601 ),
    .ADR1(alu_op[1]),
    .ADR4(\DataPath/ALU/Sh147_13596 ),
    .ADR5(1'b1),
    .O(\DataPath/RegWriteMux/Mmux_f114_13600 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y69" ),
    .INIT ( 32'h0E0E0E0E ))
  \DataPath/RegWriteMux/Mmux_f165  (
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR0(alu_op[0]),
    .ADR3(1'b1),
    .ADR1(alu_op[1]),
    .ADR4(1'b1),
    .O(\DataPath/RegWriteMux/Mmux_f164_pack_8 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y69" ),
    .INIT ( 64'hF000E444F000A000 ))
  \DataPath/RegWriteMux/Mmux_f215  (
    .ADR3(\DataPath/reg_val1<31>_0 ),
    .ADR2(alu_op[1]),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR4(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/Sh124 ),
    .ADR5(\DataPath/RegWriteMux/Mmux_f164_15399 ),
    .O(\DataPath/RegWriteMux/Mmux_f213_13599 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y69" ),
    .INIT ( 64'h0AFA0A0A3AFA3A0A ))
  \DataPath/ALU/Sh147  (
    .ADR3(\DataPath/ALU/shift_amt [2]),
    .ADR2(\DataPath/ALU/shift_amt [3]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR1(N8),
    .ADR4(\DataPath/ALU/Sh123 ),
    .ADR0(\DataPath/ALU/Sh1391_0 ),
    .O(\DataPath/ALU/Sh147_13596 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y69" ),
    .INIT ( 64'hCCCCF0000000F000 ))
  \DataPath/RegWriteMux/Mmux_f166  (
    .ADR0(1'b1),
    .ADR4(\DataPath/ALU/shift_amt [3]),
    .ADR1(\DataPath/RegWriteMux/Mmux_f163_14320 ),
    .ADR5(\DataPath/reg_val1<31>_0 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f164_15399 ),
    .ADR2(\DataPath/ALU/Sh1431 ),
    .O(\DataPath/RegWriteMux/Mmux_f165_14332 )
  );
  X_FF #(
    .LOC ( "SLICE_X41Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_23  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_23/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_23/IN ),
    .O(\DataPath/RegFile/reg_bank_7_23_14620 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_22  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_22/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_22/IN ),
    .O(\DataPath/RegFile/reg_bank_7_22_13686 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_21  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_21/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_21/IN ),
    .O(\DataPath/RegFile/reg_bank_7_21_14619 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y57" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_7_20  (
    .CE(\DataPath/RegFile/_n15861_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_20/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_20/IN ),
    .O(\DataPath/RegFile/reg_bank_7_20_14102 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X47Y64" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_3  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_3/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_3/IN ),
    .O(\DataPath/RegFile/reg_bank_20_3_15029 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 64'h0C0CFAF00C0C0A00 ))
  \DataPath/RegWriteMux/Mmux_f261  (
    .ADR2(reg_write_mux_ctrl[1]),
    .ADR4(reg_write_mux_ctrl[0]),
    .ADR1(\DataPath/mem_out [3]),
    .ADR0(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/BranchControl/pc_plus4<3>_0 ),
    .ADR5(\DataPath/alu_res [3]),
    .O(\DataPath/write_reg_data [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 64'hFFFFFFFF31201100 ))
  \DataPath/ALU/m3/Mmux_f4811  (
    .ADR0(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/shift_amt [4]),
    .ADR2(\DataPath/ALU/Sh1311 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f482 ),
    .ADR3(\DataPath/ALU/m3/Mmux_f4810_15163 ),
    .ADR5(N169_0),
    .O(\DataPath/alu_res [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y67" ),
    .INIT ( 64'hFCE8FCC0E8C0C0C0 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_3/c<2><1>1_SW0  (
    .ADR1(\DataPath/alu_in2 [26]),
    .ADR5(\DataPath/reg_val1<25>_0 ),
    .ADR3(\DataPath/alu_in2 [25]),
    .ADR0(\DataPath/alu_in2 [24]),
    .ADR4(\DataPath/reg_val1<24>_0 ),
    .ADR2(\DataPath/reg_val1<26>_0 ),
    .O(N145)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y67" ),
    .INIT ( 64'hFACC0ACCFACC0ACC ))
  \DataPath/ALUInMux/Mmux_f171  (
    .ADR5(1'b1),
    .ADR3(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR4(\DataPath/instruction [15]),
    .ADR0(\DataPath/instruction [20]),
    .ADR1(\DataPath/reg_val2<24>_0 ),
    .O(\DataPath/alu_in2 [24])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y67" ),
    .INIT ( 64'hFFFF5054FFFF0054 ))
  \DataPath/ALU/m3/Mmux_f505_SW1  (
    .ADR2(alu_op[1]),
    .ADR0(alu_op[0]),
    .ADR1(\DataPath/ALU/m3/Mmux_f501_13075 ),
    .ADR3(\DataPath/ALU/_n0033 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f505 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f503_13078 ),
    .O(N194)
  );
  X_BUF   \DataPath/ALU/m3/Mmux_f486/DataPath/ALU/m3/Mmux_f486_CMUX_Delay  (
    .I(N169),
    .O(N169_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X41Y66" ))
  \DataPath/ALU/m3/Mmux_f4811_SW0  (
    .IA(N221),
    .IB(N222),
    .O(N169),
    .SEL(alu_op[1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y66" ),
    .INIT ( 64'h00F088F000F000F0 ))
  \DataPath/ALU/m3/Mmux_f4811_SW0_F  (
    .ADR1(alu_op[0]),
    .ADR3(alu_op[2]),
    .ADR0(\DataPath/ALU/shift_amt [4]),
    .ADR2(\DataPath/ALU/m3/Mmux_f48 ),
    .ADR5(\DataPath/ALU/Sh147_13596 ),
    .ADR4(\DataPath/ALU/_n0033 ),
    .O(N221)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y66" ),
    .INIT ( 64'hFAFAFAFAFAFA5050 ))
  \DataPath/ALU/m3/Mmux_f4811_SW0_G  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0(alu_op[2]),
    .ADR2(\DataPath/ALU/m3/Mmux_f48 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f485_14031 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f486_15400 ),
    .O(N222)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y66" ),
    .INIT ( 64'h00AA000000AA00F0 ))
  \DataPath/ALU/m3/Mmux_f486  (
    .ADR1(1'b1),
    .ADR3(alu_op[0]),
    .ADR0(\DataPath/reg_val1<31>_0 ),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR5(N213),
    .ADR4(\DataPath/ALU/_n0033 ),
    .O(\DataPath/ALU/m3/Mmux_f486_15400 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y67" ),
    .INIT ( 64'h5555E4A00000E4A0 ))
  \DataPath/RegWriteMux/Mmux_f271  (
    .ADR0(reg_write_mux_ctrl[1]),
    .ADR4(reg_write_mux_ctrl[0]),
    .ADR5(\DataPath/mem_out [4]),
    .ADR1(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/BranchControl/pc_plus4<4>_0 ),
    .ADR2(\DataPath/alu_res [4]),
    .O(\DataPath/write_reg_data [4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y67" ),
    .INIT ( 64'hFEEEFE2EF2E2F222 ))
  \DataPath/ALU/m3/Mmux_f507  (
    .ADR1(alu_op[2]),
    .ADR2(\DataPath/ALU/m3/Mmux_f502_0 ),
    .ADR0(\DataPath/ALU/m3/Mmux_f50 ),
    .ADR3(\DataPath/ALU/m3/Mmux_f425_14727 ),
    .ADR5(N193),
    .ADR4(N194),
    .O(\DataPath/alu_res [4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y73" ),
    .INIT ( 64'hFF05FF00F000F000 ))
  \DataPath/ALU/m3/Mmux_f52112  (
    .ADR1(1'b1),
    .ADR3(alu_op[1]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR4(alu_op[0]),
    .O(\DataPath/ALU/m3/Mmux_f52112_13442 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y68" ),
    .INIT ( 64'hBFBF8C8CB3B38080 ))
  \DataPath/ALUInMux/Mmux_f141  (
    .ADR3(1'b1),
    .ADR1(alu_mux_ctrl),
    .ADR2(\ControlUnit/dmem_write_enable<5>2 ),
    .ADR0(\DataPath/instruction [15]),
    .ADR5(\DataPath/instruction [20]),
    .ADR4(\DataPath/reg_val2<21>_0 ),
    .O(\DataPath/alu_in2 [21])
  );
  X_BUF   \DataPath/RegWriteMux/Mmux_f301/DataPath/RegWriteMux/Mmux_f301_CMUX_Delay  (
    .I(\DataPath/ALU/m3/Mmux_f503_pack_5 ),
    .O(\DataPath/ALU/m3/Mmux_f503_13078 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y68" ),
    .INIT ( 64'hA000A000A000A000 ))
  \DataPath/RegWriteMux/Mmux_f302  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR3(\DataPath/reg_val1<31>_0 ),
    .ADR5(1'b1),
    .O(\DataPath/RegWriteMux/Mmux_f301_15402 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y68" ),
    .INIT ( 32'hFF008000 ))
  \DataPath/ALU/m3/Mmux_f504  (
    .ADR1(\DataPath/ALU/shift_amt [2]),
    .ADR4(\DataPath/ALU/_n0033 ),
    .ADR0(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/shift_amt [4]),
    .ADR3(\DataPath/reg_val1<31>_0 ),
    .O(\DataPath/ALU/m3/Mmux_f503_pack_5 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y68" ),
    .INIT ( 64'hF0F00000F0F00040 ))
  \DataPath/RegWriteMux/Mmux_f303  (
    .ADR2(\DataPath/RegWriteMux/Mmux_f301_15402 ),
    .ADR3(\DataPath/ALU/shift_amt [2]),
    .ADR5(\DataPath/ALU/shift_amt [1]),
    .ADR1(alu_op[0]),
    .ADR0(\DataPath/ALU/shift_amt [0]),
    .ADR4(alu_op[1]),
    .O(\DataPath/RegWriteMux/Mmux_f302_13079 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y68" ),
    .INIT ( 64'hF2F3F0F3F2F2F0F0 ))
  \DataPath/ALU/m3/Mmux_f505_SW0  (
    .ADR0(alu_op[1]),
    .ADR1(alu_op[0]),
    .ADR5(\DataPath/ALU/m3/Mmux_f501_13075 ),
    .ADR3(\DataPath/ALU/_n0033 ),
    .ADR2(\DataPath/ALU/m3/Mmux_f505 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f503_13078 ),
    .O(N193)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y68" ),
    .INIT ( 64'hA0A0A5CCA0A0A5CC ))
  \DataPath/RegWriteMux/Mmux_f135  (
    .ADR5(1'b1),
    .ADR4(alu_op[1]),
    .ADR3(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [1]),
    .ADR0(\DataPath/alu_in2 [20]),
    .ADR2(\DataPath/reg_val1<20>_0 ),
    .ADR1(\DataPath/ALU/Diff/a [20]),
    .O(\DataPath/RegWriteMux/Mmux_f134_15401 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y68" ),
    .INIT ( 64'hDD88FFAADD885500 ))
  \DataPath/RegWriteMux/Mmux_f136  (
    .ADR2(1'b1),
    .ADR0(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR1(\DataPath/ALU/Diff/a [20]),
    .ADR5(\DataPath/ALU/complement<20>_0 ),
    .ADR3(\DataPath/RegWriteMux/Mmux_f134_15401 ),
    .O(\DataPath/RegWriteMux/Mmux_f135_14316 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y69" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCE ))
  \DataPath/RegWriteMux/Mmux_f164  (
    .ADR4(\DataPath/ALU/shift_amt [4]),
    .ADR5(\DataPath/ALU/shift_amt [2]),
    .ADR3(\DataPath/ALU/shift_amt [1]),
    .ADR2(\DataPath/ALU/shift_amt [0]),
    .ADR0(alu_op[0]),
    .ADR1(alu_op[1]),
    .O(\DataPath/RegWriteMux/Mmux_f163_14320 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y69" ),
    .INIT ( 64'hCCCCCCCCFFFFFFFF ))
  \DataPath/ALU/Sh147_SW0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\DataPath/reg_val1<31>_0 ),
    .ADR1(\DataPath/ALU/shift_amt [0]),
    .O(N8)
  );
  X_FF #(
    .LOC ( "SLICE_X47Y67" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_0  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_0/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_0/IN ),
    .O(\DataPath/RegFile/reg_bank_20_0_14399 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y70" ),
    .INIT ( 64'hFFFFFFFF54040000 ))
  \DataPath/ALU/m3/Mmux_f424  (
    .ADR0(\DataPath/ALU/shift_amt [4]),
    .ADR2(\DataPath/ALU/shift_amt [2]),
    .ADR3(\DataPath/ALU/Sh1301 ),
    .ADR1(\DataPath/ALU/m3/Mmux_f423_0 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f422_15162 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f482 ),
    .O(\DataPath/ALU/m3/Mmux_f424_14336 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y70" ),
    .INIT ( 64'h1200120012005A00 ))
  \DataPath/ALU/m3/Mmux_f4821  (
    .ADR1(alu_op[3]),
    .ADR0(alu_op[0]),
    .ADR2(alu_op[1]),
    .ADR3(alu_op[2]),
    .ADR4(N34),
    .ADR5(\DataPath/ALU/out2_15076 ),
    .O(\DataPath/ALU/m3/Mmux_f482 )
  );
  X_FF #(
    .LOC ( "SLICE_X47Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_2  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_2/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_2/IN ),
    .O(\DataPath/RegFile/reg_bank_20_2_15065 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X47Y70" ),
    .INIT ( 1'b0 ))
  \DataPath/RegFile/reg_bank_20_1  (
    .CE(\DataPath/RegFile/_n9621_inv ),
    .CLK(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_1/CLK ),
    .I(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_1/IN ),
    .O(\DataPath/RegFile/reg_bank_20_1_14919 ),
    .RST(rst_IBUF_13324),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y67" ),
    .INIT ( 64'h00000000FFFFFFFF ))
  \DataPath/ALU/outreg<1>_inv1_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(\DataPath/ALU/outreg<1>1_0 ),
    .O(\DataPath/alu_res [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y68" ),
    .INIT ( 64'hEEEEEEE8EEE88888 ))
  \DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c<2><1>1_SW1  (
    .ADR1(\DataPath/alu_in2 [22]),
    .ADR4(\DataPath/reg_val1<21>_0 ),
    .ADR5(\DataPath/alu_in2 [21]),
    .ADR2(\DataPath/alu_in2 [20]),
    .ADR3(\DataPath/reg_val1<20>_0 ),
    .ADR0(\DataPath/reg_val1<22>_0 ),
    .O(N149)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y68" ),
    .INIT ( 64'h50EEFA00FA005000 ))
  \DataPath/RegWriteMux/Mmux_f145  (
    .ADR3(alu_op[0]),
    .ADR0(alu_op[1]),
    .ADR5(\DataPath/reg_val1<21>_0 ),
    .ADR4(\DataPath/alu_in2 [21]),
    .ADR2(\DataPath/ALU/complement<21>_0 ),
    .ADR1(\DataPath/ALU/mainAdder/cla_16bit_2/cla_4bit_2/c [1]),
    .O(\DataPath/RegWriteMux/Mmux_f144_14310 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y68" ),
    .INIT ( 64'h5A5ACCCCA0A0A55A ))
  \DataPath/RegWriteMux/Mmux_f171  (
    .ADR5(alu_op[0]),
    .ADR4(alu_op[1]),
    .ADR3(\DataPath/ALU/mainAdder/cla_16bit_2/n0007 [2]),
    .ADR2(\DataPath/reg_val1<24>_0 ),
    .ADR0(\DataPath/alu_in2 [24]),
    .ADR1(\DataPath/ALU/complement<24>_0 ),
    .O(\DataPath/RegWriteMux/Mmux_f17 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y70" ),
    .INIT ( 64'h5D5858580D080808 ))
  \DataPath/RegWriteMux/Mmux_f231  (
    .ADR2(reg_write_mux_ctrl[1]),
    .ADR0(reg_write_mux_ctrl[0]),
    .ADR1(\DataPath/mem_out [2]),
    .ADR4(\DataPath/BranchControl/br_op[2]_PWR_23_o_equal_5_o ),
    .ADR3(\DataPath/BranchControl/pc_plus4<2>_0 ),
    .ADR5(\DataPath/alu_res [2]),
    .O(\DataPath/write_reg_data [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y70" ),
    .INIT ( 64'hFFFFFFFF88A80020 ))
  \DataPath/ALU/m3/Mmux_f4212  (
    .ADR1(alu_op[1]),
    .ADR0(alu_op[2]),
    .ADR3(\DataPath/ALU/_n0033 ),
    .ADR2(\DataPath/ALU/m3/Mmux_f4211_14335 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f424_14336 ),
    .ADR4(\DataPath/ALU/m3/Mmux_f4210_0 ),
    .O(\DataPath/alu_res [2])
  );
  X_BUF   \DataPath/ALU/m3/Mmux_f4810/DataPath/ALU/m3/Mmux_f4810_CMUX_Delay  (
    .I(\DataPath/ALU/Sh1391 ),
    .O(\DataPath/ALU/Sh1391_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X42Y69" ))
  \DataPath/ALU/Sh13911  (
    .IA(N219),
    .IB(N220),
    .O(\DataPath/ALU/Sh1391 ),
    .SEL(\DataPath/ALU/shift_amt [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y69" ),
    .INIT ( 64'hFCBB30BBFC883088 ))
  \DataPath/ALU/Sh13911_F  (
    .ADR2(\DataPath/reg_val1<23>_0 ),
    .ADR5(\DataPath/reg_val1<19>_0 ),
    .ADR4(\DataPath/reg_val1<24>_0 ),
    .ADR0(\DataPath/reg_val1<20>_0 ),
    .ADR3(\DataPath/ALU/shift_amt [2]),
    .ADR1(\DataPath/ALU/shift_amt [0]),
    .O(N219)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y69" ),
    .INIT ( 64'hAAF0AAF0FFCC00CC ))
  \DataPath/ALU/Sh13911_G  (
    .ADR4(\DataPath/reg_val1<25>_0 ),
    .ADR0(\DataPath/reg_val1<26>_0 ),
    .ADR2(\DataPath/reg_val1<22>_0 ),
    .ADR1(\DataPath/reg_val1<21>_0 ),
    .ADR3(\DataPath/ALU/shift_amt [2]),
    .ADR5(\DataPath/ALU/shift_amt [0]),
    .O(N220)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y69" ),
    .INIT ( 64'hB8B8B8BB00000033 ))
  \DataPath/ALU/m3/Mmux_f4810  (
    .ADR1(\DataPath/ALU/shift_amt [3]),
    .ADR2(\DataPath/ALU/m3/Mmux_f489_13919 ),
    .ADR0(\DataPath/ALU/Sh107 ),
    .ADR3(N171),
    .ADR4(\DataPath/ALU/_n0033 ),
    .ADR5(\DataPath/ALU/m3/Mmux_f482 ),
    .O(\DataPath/ALU/m3/Mmux_f4810_15163 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X61Y67" ),
    .INIT ( 64'h00000000FFFFFFFF ))
  \DataPath/ALU/outreg<0>_inv1_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(\DataPath/ALU/outreg<0>1_0 ),
    .O(\DataPath/alu_res [0])
  );
  X_BUF 
  \NlwBufferBlock_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<10>  (
    .I(\DataPath/ProgramCounter/pc [7]),
    .O
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<10> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<11>  (
    .I(\DataPath/ProgramCounter/pc [8]),
    .O
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<11> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<12>  (
    .I(\DataPath/ProgramCounter/pc [9]),
    .O
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<12> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<13>  (
    .I(\DataPath/ProgramCounter/pc [10]),
    .O
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<13> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<14>  (
    .I(\DataPath/ProgramCounter/pc [11]),
    .O
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<14> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<5>  (
    .I(\DataPath/ProgramCounter/pc [2]),
    .O
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<5> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<6>  (
    .I(\DataPath/ProgramCounter/pc [3]),
    .O
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<6> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<7>  (
    .I(\DataPath/ProgramCounter/pc [4]),
    .O
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<7> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<8>  (
    .I(\DataPath/ProgramCounter/pc [5]),
    .O
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<8> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<9>  (
    .I(\DataPath/ProgramCounter/pc [6]),
    .O
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR<9> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (
    .I(clk_BUFGP),
    .O
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  (
    .I(clk_BUFGP),
    .O
(\NlwBufferSignal_DataPath/InstructionMemory/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<5>  (
    .I(\DataPath/alu_res [0]),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<5> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<6>  (
    .I(\DataPath/alu_res [1]),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<6> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<7>  (
    .I(\DataPath/alu_res [2]),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<7> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<8>  (
    .I(\DataPath/alu_res [3]),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<8> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<9>  (
    .I(\DataPath/alu_res [4]),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<9> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<5>  (
    .I(\DataPath/alu_res [0]),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<5> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<6>  (
    .I(\DataPath/alu_res [1]),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<6> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<7>  (
    .I(\DataPath/alu_res [2]),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<7> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<8>  (
    .I(\DataPath/alu_res [3]),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<8> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<9>  (
    .I(\DataPath/alu_res [4]),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<9> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK  (
    .I
(\DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/INV_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ramCLKARDCLK )
,
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK  (
    .I
(\DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/INV_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ramCLKBWRCLK )
,
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<0>  (
    .I(\DataPath/reg_val2<0>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<0> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<1>  (
    .I(\DataPath/reg_val2<1>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<1> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<10>  (
    .I(\DataPath/reg_val2<10>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<10> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<11>  (
    .I(\DataPath/reg_val2<11>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<11> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<12>  (
    .I(\DataPath/reg_val2<12>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<12> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<13>  (
    .I(\DataPath/reg_val2<13>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<13> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<14>  (
    .I(\DataPath/reg_val2<14>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<14> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<15>  (
    .I(\DataPath/reg_val2<15>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<15> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<2>  (
    .I(\DataPath/reg_val2<2>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<2> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<3>  (
    .I(\DataPath/reg_val2<3>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<3> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<4>  (
    .I(\DataPath/reg_val2<4>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<4> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<5>  (
    .I(\DataPath/reg_val2<5>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<5> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<6>  (
    .I(\DataPath/reg_val2<6>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<6> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<7>  (
    .I(\DataPath/reg_val2<7>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<7> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<8>  (
    .I(\DataPath/reg_val2<8>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<8> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<9>  (
    .I(\DataPath/reg_val2<9>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI<9> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<0>  (
    .I(\DataPath/reg_val2<16>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<0> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<1>  (
    .I(\DataPath/reg_val2<17>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<1> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<10>  (
    .I(\DataPath/reg_val2<26>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<10> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<11>  (
    .I(\DataPath/reg_val2<27>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<11> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<12>  (
    .I(\DataPath/reg_val2<28>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<12> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<13>  (
    .I(\DataPath/reg_val2<29>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<13> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<14>  (
    .I(\DataPath/reg_val2<30>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<14> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<15>  (
    .I(\DataPath/reg_val2<31>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<15> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<2>  (
    .I(\DataPath/reg_val2<18>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<2> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<3>  (
    .I(\DataPath/reg_val2<19>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<3> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<4>  (
    .I(\DataPath/reg_val2<20>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<4> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<5>  (
    .I(\DataPath/reg_val2<21>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<5> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<6>  (
    .I(\DataPath/reg_val2<22>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<6> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<7>  (
    .I(\DataPath/reg_val2<23>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<7> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<8>  (
    .I(\DataPath/reg_val2<24>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<8> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<9>  (
    .I(\DataPath/reg_val2<25>_0 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI<9> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN  (
    .I(\ControlUnit/dmem_write_enable<5>2 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN  (
    .I(\ControlUnit/dmem_write_enable<5>2 ),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA<0>  (
    .I(dmem_write_enable),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA<0> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA<1>  (
    .I(dmem_write_enable),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA<1> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE<0>  (
    .I(dmem_write_enable),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE<0> )

  );
  X_BUF 
  \NlwBufferBlock_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE<1>  (
    .I(dmem_write_enable),
    .O
(\NlwBufferSignal_DataPath/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE<1> )

  );
  X_BUF   \NlwBufferBlock_final_res_11_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_11_13326 ),
    .O(\NlwBufferSignal_final_res_11_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_final_res_10_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_10_13325 ),
    .O(\NlwBufferSignal_final_res_10_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_final_res_12_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_12_13327 ),
    .O(\NlwBufferSignal_final_res_12_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_final_res_13_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_13_13328 ),
    .O(\NlwBufferSignal_final_res_13_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_final_res_14_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_14_13329 ),
    .O(\NlwBufferSignal_final_res_14_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_final_res_15_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_15_13330 ),
    .O(\NlwBufferSignal_final_res_15_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_final_res_4_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_4_0 ),
    .O(\NlwBufferSignal_final_res_4_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_final_res_0_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_0_13331 ),
    .O(\NlwBufferSignal_final_res_0_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_final_res_3_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_3_13332 ),
    .O(\NlwBufferSignal_final_res_3_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_clk_BUFGP/BUFG/IN  (
    .I(\clk_BUFGP/IBUFG_13341 ),
    .O(\NlwBufferSignal_clk_BUFGP/BUFG/IN )
  );
  X_BUF   \NlwBufferBlock_final_res_9_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_9_13340 ),
    .O(\NlwBufferSignal_final_res_9_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_final_res_1_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_1_13334 ),
    .O(\NlwBufferSignal_final_res_1_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_4/IN )
  );
  X_BUF   \NlwBufferBlock_final_res_8_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_8_13337 ),
    .O(\NlwBufferSignal_final_res_8_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_final_res_5_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_5_0 ),
    .O(\NlwBufferSignal_final_res_5_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_8/IN )
  );
  X_BUF   \NlwBufferBlock_final_res_7_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_7_0 ),
    .O(\NlwBufferSignal_final_res_7_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_final_res_2_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_2_13335 ),
    .O(\NlwBufferSignal_final_res_2_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_12/IN )
  );
  X_BUF   \NlwBufferBlock_final_res_6_OBUF/I  (
    .I(\DataPath/RegFile/reg_bank_19_6_0 ),
    .O(\NlwBufferSignal_final_res_6_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/ProgramCounter/pc_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/ProgramCounter/pc_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_26_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_26_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_10_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_10_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_25_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_25_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_11/IN  (
    .I(\DataPath/write_reg_data [11]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_11/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_8_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_8_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_15/IN  (
    .I(\DataPath/write_reg_data [15]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_15/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_12/IN  (
    .I(\DataPath/write_reg_data [12]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_12/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_31/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_31/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_31/IN  (
    .I(\DataPath/write_reg_data [31]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_31/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_14_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_14_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_12_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_12_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_14/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_14/IN  (
    .I(\DataPath/write_reg_data [14]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_14/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_12/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_13/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_13/IN  (
    .I(\DataPath/write_reg_data [13]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_13/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_11/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_10/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_10/IN  (
    .I(\DataPath/write_reg_data [10]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_10/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_9/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_9/IN  (
    .I(\DataPath/write_reg_data [9]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_9/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_8/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_8/IN  (
    .I(\DataPath/write_reg_data [8]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_8/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_30_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_30_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_28_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_28_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_30/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_30/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_30/IN  (
    .I(\DataPath/write_reg_data [30]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_30/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_29/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_29/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_29/IN  (
    .I(\DataPath/write_reg_data [29]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_29/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_28/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_28/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_28/IN  (
    .I(\DataPath/write_reg_data [28]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_28/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_15_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_15_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_27_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_27_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_15/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_24_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_24_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_13_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_13_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_16_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_16_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_21_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_21_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_29_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_29_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_9_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_9_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_23_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_23_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_2_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_2_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_31_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_31_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_18_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_18_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_22_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_22_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_11_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_11_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_18/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_18/IN  (
    .I(\DataPath/write_reg_data [18]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_18/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_17/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_17/IN  (
    .I(\DataPath/write_reg_data [17]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_17/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_16/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_19_16/IN  (
    .I(\DataPath/write_reg_data [16]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_19_16/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_19/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_19/IN  (
    .I(\DataPath/write_reg_data [19]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_19/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_4_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_4_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_0_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_0_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_3_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_3_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_4/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_4/IN  (
    .I(\DataPath/write_reg_data [4]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_4/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_1/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_7/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_7/IN  (
    .I(\DataPath/write_reg_data [7]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_7/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_6/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_6/IN  (
    .I(\DataPath/write_reg_data [6]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_6/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_6_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_6_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_5/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_5/IN  (
    .I(\DataPath/write_reg_data [5]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_5/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_1_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_1_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_5_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_5_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_27/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_27/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_27/IN  (
    .I(\DataPath/write_reg_data [27]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_27/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_26/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_26/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_26/IN  (
    .I(\DataPath/write_reg_data [26]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_26/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_25/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_25/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_25/IN  (
    .I(\DataPath/write_reg_data [25]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_25/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_24/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_24/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_17_24/IN  (
    .I(\DataPath/write_reg_data [24]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_17_24/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_23/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_23/IN  (
    .I(\DataPath/write_reg_data [23]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_23/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_22/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_22/IN  (
    .I(\DataPath/write_reg_data<22>_0 ),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_22/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_21/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_21/IN  (
    .I(\DataPath/write_reg_data [21]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_21/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_20/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_7_20/IN  (
    .I(\DataPath/write_reg_data [20]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_7_20/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_3/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_3/IN  (
    .I(\DataPath/write_reg_data [3]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_3/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_0/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_0/IN  (
    .I(\DataPath/write_reg_data [0]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_0/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_2/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_2/IN  (
    .I(\DataPath/write_reg_data [2]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_2/IN )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_1/CLK  (
    .I(clk_BUFGP),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DataPath/RegFile/reg_bank_20_1/IN  (
    .I(\DataPath/write_reg_data [1]),
    .O(\NlwBufferSignal_DataPath/RegFile/reg_bank_20_1/IN )
  );
  X_ZERO   NlwBlock_KGPminiRISC_GND (
    .O(GND)
  );
  X_ONE   NlwBlock_KGPminiRISC_VCC (
    .O(VCC)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

