<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="content-type" content="text/html; charset=windows-1250">
<title>
CPU Component  documentation - Properties
</title>
<STYLE type="text/css">
body{
  background-color: white;
  margin:0px;
  font: 13px Helvetica Neue, Helvetica, Arial, sans-serif;
}
A:visited {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:link {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:active {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:hover {
	COLOR: #2D8AA7; TEXT-DECORATION: underline
}
.VSP {
	COLOR: #2D8AA7; FONT: bold italic 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.reflink {
	FONT: 11px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
 	COLOR: #2D8AA7;
}
.user_text {
	FONT: 12px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
	COLOR: #000000;
}
.bluetext {
  COLOR: #695F52;
}
.versionspec {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspecdetail {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspeclabel {
  font-style: italic;
}
LI.DEF {
  list-style-image: url(DefaultLI.gif) ;
}
LI.BAS {
	list-style-image: url(BasicLI.gif) ;
}
LI.ADV {
	list-style-image: url(AdvancedLI.gif) ;
}
LI.EXP {
	list-style-image: url(ExpertLI.gif) ;
}
.titlebox {  
  font: bold 18px Helvetica Neue, Helvetica, Arial, sans-serif;
  color: #51626F;
  margin-bottom: 10px;
}
.lefttitlebox {
  background-color:#C3CFD1;  
}
.lefttitle {
  color:#51626F;
  font: bold 11px Helvetica Neue, Helvetica, Arial, sans-serif;   
}
.beanname {
  font: bold 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding-top:6px;
  padding-bottom:5px;
  margin-bottom: 5px;
  border-bottom-style: dotted;
  border-bottom-width: 1;  
}
.descrtext {
  font-style: italic;
  font: 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;  
  padding-bottom:9px;
}
.footer {
  color: #b0b0b0; 
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  text-align: center;
  border-top-style: solid;
  border-top-color: #BOBOBO;
  border-top-width: 1px;  
  padding-top: 5px;
  margin-top: 20px;
}
.info_name {
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding: 0px;
  color: black;
}
.info_text {
  font: 11px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.text_title {
  COLOR: #000000; 
  FONT: bold 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.descr_line {
  COLOR: gray; 
  FONT: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
}
</STYLE>

</head>

<body>

<table border="0"  cellspacing="0" cellpadding="0">
  <tr>
    <td valign="top" width="150" >
      <table  width="150" height="160" cellpadding="3" cellspacing="0" border="0">
        <tbody>
        <tr class="lefttitlebox">
          <td width="4"></td>
          <td align="center" valign="middle" height="30" width="128">
            <span class="lefttitle">
<b>MC9S12GN48_64</b>
            </span>
          </td>
        </tr>
        <tr height="700">
          <td width="4"></td>
          <td width="128" valign="top">
            &nbsp;<br />
            <div class="reflink">
<!---HTMLLISTBEG_SHORT DON'T CHANGE THIS LINE-->
<a href="MC9S12GN48_64.html">General Info</a><br />
<i>Properties</i><br />
<a href="MC9S12GN48_64Methods.html">Methods</a><br />
<a href="MC9S12GN48_64Events.html">Events</a><br />
<a href="MC9S12GN48_64User Types.html">Types and constants</a><br />
<a href="MC9S12GN48_64Used.html">Used</a><br />
<!---HTMLLISTEND DON'T CHANGE THIS LINE-->
<br /><br /><br />
<a href="../../DOCs/PredefSymbols.html">Types &amp; definitions</a><br/>
<a href="../../DOCs/CPUindex.html">CPU Component Index</a><br/>
<a href="../../DOCs/BEANindex.html">Component Index</a><br/>
<a href="../../DOCs/CPUindex.html#Compilers">Compilers</a><br/>
<a href="../../DOCs/EmbeddedBeans.html">Embedded Components</a><br/>
<a href="../../DOCs/BeanCategories.html">Component Categories</a><br/>

<br /><br /><br />
<center>
<img src="MC9S12GN48_64_b.gif" alt="CPU Component icon"/>


</center>
            </div>
          </td>
        </tr>
        </tbody>
      </table>
    </td>
    <td width="1" class="lefttitlebox" valign="top">
      <table class="lefttitlebox" width="1" cellpadding="0" cellspacing="0" height="100%" border="0">
        <tr class="lefttitlebox"><td width="1"></td></tr>
      </table>
    </td>
    <td style="padding-left:15px;padding-right:10px;" valign="top" align="left" width="100%">

<!--      <table border="0" cellPadding="0" cellSpacing="0" width="100%">
        <tbody>
        <tr>
          <td class="titlebox">-->
          
           <div class="titlebox">
              <div class="beanname">
                CPU Component
                
                
                MC9S12GN48_64
              </div>
              <div class="descrtext">Freescale HC9S12 family: MC9S12GN48 in 64 pin package</div>
              <div class="info_name">Component Level: <span class="info_text"><a href="../../DOCs/BeanCategoriesInfo.html#LevelAbstraction">High</a></span></div>
              <div class="info_name">Category: 
                <span class="info_text">
                <a href="../../DOCs/BeanCategoriesInfo.html">CPU-Freescale-HCS12-G</a>
                
                </span>
              </div>
            </div>
                      
<!--
            </td>
        </tr>

        <tr>        
-->  
            
<!--            <td align="left"> -->
<!--                   <br /> -->                  
     <div class="text_title">
          Properties:
		 </div>		 
		 <div class="descr_line">                  
                  (Properties are parameters of the component. Please see the <a href="../../DOCs/EmbeddedBeans.html">Embedded Components page</a> for more information.)                   
     </div>
                  
<div class="user_text">
<ul>
<li>
<a name="DeviceName">
<b>Component name</b></a> - Name of the component
</li>
<li>
<a name="CPU">
<b>CPU type</b></a> - Cpu variant
</li>
<a name="CPU_SharedClockSettings">
</a>
  <li>
  <a name="ClockSettingGrp">
  <b>Clock settings</b></a> - MCU clock settings
  <ul>
    <li>
    <a name="ICLK">
    <b>Internal clock</b></a> - Internal clock settings.
    <ul>
      <li>
      <a name="IntOsc">
      <b>Internal oscillator frequency [kHz]</b></a> - Frequency of the internal oscillator. Factory trimmed to value 1MHz.
      </li>
    </ul>
    </li>
    <li>
    <a name="ECLK">
    <b>External clock</b></a> - If this property is enabled, an external clock is allowed for MCU timing.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

    <ul>
      <li>
      <a name="Xtal">
      <b>Clock frequency [MHz]</b></a> - Frequency of the main clock. The crystal or external (square wave) clock generator can be used as a clock source.
      </li>
      <li>
      <a name="OSC1_Grp">
      <b>Clock input pin</b></a> - Clock input properties.
      <ul>
        <li>
        <a name="EXTALPin">
        <b>Pin</b></a> - Clock input pin name (for information only).
        </li>
        <li>
        <a name="OSC1PinSignal">
        <b>Pin signal</b></a> - Clock input signal name.
        </li>
      </ul>
      </li>
      <li>
      <a name="OSC2_Grp">
      <b>Clock output pin</b></a> - Clock output properties.
      <ul>
        <li>
        <a name="XTALPin">
        <b>Pin</b></a> - Clock output pin name (for information only).
        </li>
        <li>
        <a name="OSC2PinSignal">
        <b>Pin signal</b></a> - Clock output signal name.
        </li>
      </ul>
      </li>
          </ul>
    </li>
    <li>
    <a name="OutputClockGrp">
    <b>Output clock</b></a> - Settings of the output clock signals.
    <ul>
      <li>
      <a name="ECLKEn">
      <b>ECLK clock</b></a> - This property controls the availability of the clock on the ECLK pin.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="ECLKpin0">
        <b>ECLK pin</b></a> - External clock output pin (for information only).
        </li>
        <li>
        <a name="ECLKsignal">
        <b>ECLK pin signal</b></a> - Signal name of ECLK pin.
        </li>
        <li>
        <a name="DIV16">
        <b>ECLK predivider</b></a> - This property controls ECLK predivider by 16. When Disabled, the ECLK clock rate is defined by setting of the <a href="#EDIV">ECLK clock rate</a> property. When Enabled an additional divide-by-16 is enabled for the selected <a href="#EDIV">ECLK clock rate</a>.
        </li>
        <li>
        <a name="EDIV">
        <b>ECLK clock rate</b></a> - This property determines the rate of the free-running clock on the ECLK pin. The divider is always disabled in emulation modes and it is active as it is programmed in all other operating modes.
        </li>
      </ul>
      </li>
            <a name="Symbol">
      </a>
        <li>
        <a name="ECLKX2">
        <b>ECLKX2 clock</b></a> - This property controls the availability of the free-running clock on the ECLKX2 pin. This clock has a fixed rate of twice the internal bus clock. The clock output is always active in emulation modes and in all other operating modes if it is enabled.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

        <ul>
          <li>
          <a name="ECLKX2pin">
          <b>ECLKX2 pin</b></a> - Fixed external clock output pin (for information only).
          </li>
          <li>
          <a name="ECLKX2signal">
          <b>ECLKX2 pin signal</b></a> - Signal name of ECLKX2 pin.
          </li>
        </ul>
        </li>
          </ul>
    </li>
    <li>
    <a name="LowPowerModesSettingsGrp">
    <b>Low-power modes settings</b></a> - This group controls the CPMU module behavior in low-power modes.
    <ul>
      <li>
      <a name="PseudoStopBit">
      <b>Pseudo stop</b></a> - This property controls the functionality of the oscillator during the stop mode.<br />
If the value of this property is 'yes' the oscillator continues to run in the stop mode (pseudo stop). The oscillator amplitude is reduced.<br />
If the value of this property is 'no' the oscillator is disabled in the stop mode.<br />
NOTE:<br />
Pseudo-STOP allows for faster STOP recovery and reduces the mechanical stress and aging of the resonator in case of frequent STOP conditions at the expense of slightly increased power consumption. Lower oscillator amplitude exhibits lower power consumption but could have adverse effects during any Electro-Magnetic Susceptibility (EMS) tests.
      </li>
    </ul>
    </li>
  </ul>
  </li>
<li>
<a name="InitPriority">
<b>Initialization priority</b></a> - Initialization interrupt priority value
</li>
<a name="CPU_SharedInternalResourceMapping">
</a>
  <li>
  <a name="HC12_InternalMapping">
  <b>Internal resource mapping</b></a> - Internal resource mapping setting
  <ul>
    <li>
    <a name="DIRECT_regVal">
    <b>Direct page mapping</b></a> - This property determines the position of the direct page within the memory map. The CPU when performing accesses using the direct addressing mode uses this value. The value represents the upper eight bits [15:8] of the direct page address.
    </li>
        <a name="NVMRESgrp">
    </a>
      <li>
      <a name="NVMresDisabled">
      <b>NVM resources mapping disabled</b></a> - If yes, Program Flash is mapped to global addresses 0x4000 - 0x7FFF. If no, NVM resources are mapped to global address range 0x4000 - 0x7FFF.
      </li>
        <li>
    <a name="VectorTablesGrp">
    <b>Interrupt/Reset vector table</b></a> - This group contains the vector table placement settings.
    <ul>
      <li>
      <a name="ResetVectorGrp">
      <b>Reset vector table</b></a> - This group contains settings for placement of reset vectors.
      <ul>
        <li>
        <a name="ResetVectorTableAddress">
        <b>Address</b></a> - Address of the reset vectors part of the interrupt vectors table (IVT). Reset vector part of IVT will be placed on this address. The value doesn't affect any HW resources and it is intended for a bootloader or monitor support. This value only affects the address of the reset vectors part of the interrupt vector table in the Vectors.c file. The default address is 0xFFFA.
        </li>
        <li>
        <a name="ResetVectorTableSize">
        <b>Size</b></a> - Size of the reset vectors part of the interrupt vector table. (For information only)
        </li>
      </ul>
      </li>
      <li>
      <a name="InterruptVectorGrp">
      <b>Interrupt vector table</b></a> - This group contains settings for placement of interrupt vectors.
      <ul>
        <li>
        <a name="InterruptVectorTableAddress">
        <b>Address</b></a> - Address of the interrupt vector table (IVT). IVT will be placed on this address. This value affect  <a href="#Init_IVBR_reg">IVBR</a> register, but setting of this register can be suppressed (If the property 'Init IVBR reg.' is set to 'no') for bootloader or monitor support.
The default address is 0xFF10.
        </li>
        <li>
        <a name="InterruptVectorTableSize">
        <b>Size</b></a> - Size of the interrupt vector table. (For information only)
        </li>
        <li>
        <a name="Init_IVBR_reg">
        <b>Init IVBR register</b></a> - Initialization of IVBR (Interrupt Vector Base Register) can be suppressed by setting this property to 'no' value. This feature can be useful for bootloader or monitor support. If enabled, IVBR is initialized with high byte value of interrupt vector table address. Note: Low byte of interrupt vector table should be set to 0x10. 
        </li>
      </ul>
      </li>
    </ul>
    </li>
  </ul>
  </li>
<a name="CPU_SharedPMMCSettings">
</a>
  <li>
  <a name="OperatingModeGrp">
  <b>Operating mode settings</b></a> - CPU operating mode settings.
  <ul>
    <li>
    <a name="BootOperationMode">
    <b>Boot operating mode</b></a> - This property must be set according to the CPU operating mode that is set after reset (respectively before execution of an application). This MCU mode is set by PE5/MODA, PE6/MODB and BKGD/MODC pins during reset (respectively set by debugger).<br />Note:<br />  Processor Expert needs to know an operating mode to allocate IO pins required for selected mode and make some settings available.<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Special Single Chip</u>: A debug mode which causes the device to enter BDM Active Mode after each reset</li>
  <li><u>Normal Single Chip</u>: The mode used for running applications</li>
</ul><br />

    </li>
    <li>
    <a name="SWModeSwitching">
    <b>Operating mode switching</b></a> - This property enables to generate an operating mode switching code, i.e. it enables changing of the boot operating mode by application code. This operating mode is set by the <a href="#RunTimeOperationMode">Target operation mode</a> property (available only if this property is set to 'yes')
Note:
  Sometimes it is required to boot into some operation mode and switch to another mode by writing to the MODE register. This property allows user to switch from the boot operating mode into the selected operation mode.
  If the code for switching of operating mode is undesirable, be aware that most debugging tools provide the ability to self configure the device in the debugging environment (if the part is booted into special signal-chip mode). If the CPU is to be  configured for expanded operation in secure mode, the CPU must exit reset in the expanded mode. No writes to the MOD bits are allowed while operating in the secure mode. However, to release security, special single-chip mode must be possible.
  For more  information see the Application note AN2287<br />
The following items are available only if the group is enabled (the value is "yes"):<br />

    <ul>
      <li>
      <a name="RunTimeOperationMode">
      <b>Target operation mode</b></a> - This property defines operation mode set by the generated code by writing to the MODC bit of the MODE register. This property is available only if the value of the <a href="#SWModeSwitching">Operating mode switching</a> property is set to 'yes'<br /><br />
There are 2 options:<br />
<ul>
  <li><u>Special Single Chip</u>: A debug mode which causes the device to enter BDM Active Mode after each reset</li>
  <li><u>Normal Single Chip</u>: The mode used for running applications</li>
</ul><br />

      </li>
    </ul>
    </li>
  </ul>
  </li>
<li>
<a name="Intperiphgrp">
<b>Internal peripherals</b></a> - Internal peripherals setting
<ul>
  <a name="SharedBDMModuleSettings">
  </a>
  <li>
  <a name="DbgSupport">
  <b>BDM Debug support</b></a> - Setting for BDM debugging.
  <ul>
    <li>
    <a name="COP_RTIStopInActiveBDM">
    <b>Stop COP and RTI in Active BDM mode</b></a> - If the value of this property is 'yes' the COP and RTI module counters are stopped in Active BDM mode.<br />
Derivatives with CRG or ECRG module: This item modifies the RSBCK bit in the COPCTL register.<br />
Derivatives with CPMU module: This item modifies the RSBCK bit in the CPMUCOP register.
    </li>
  </ul>
  </li>
  <a name="InternalPeripherals_IO">
  </a>
  <li>
  <a name="IOmoduleGrp">
  <b>I/O module</b></a> - I/O ports' settings
  <ul>
    <a name="ShrdUnusedIOGrp">
    </a>
  <li>
  <a name="InitUnusedIOpins">
  <b>Initialize unused I/O pins</b></a> - Initialization for all unused I/O pins ( I/O pins neither used by any component nor reserved in the 'Used' tab of the cpu component).<BR/>
This property specifies initialization direction for all unused pins . If the given unused pin doesn't support the preferred direction then the pin direction is left in it's default state. 
Note: Initial state of the unused pins is displayed in Target CPU package window.
  <br />There are 3 modes:
  <ul>
    <li><u><a name="InitUnusedIOpins_0">no initialization</a></u> - There are no items in this mode.
  </li>
  <li><u><a name="InitUnusedIOpins_1">input</a></u> - The following items are displayed in this mode:
<ul>
    <li>
    <a name="InitUnusedIOPull">
    <b>Pull resistor</b></a> - Default initialization of pull resistors for all unused I/O pins. Pull resistor is initialized only if the given unused pin is set to input direction and supports selected pull resistor type. Pull resistor initialization is not done for ports with pull setting common for all pins (A, B, C, D, E and K).
    </li>
    <li>
    <a name="InitUnusedIO_OutputValue">
    <b>Output value</b></a> - Default initialization of output value for all unused I/O pins. Output value is initialized only if the given unused pin is set to output direction.
    </li>
</ul>
</li>
<li><u><a name="InitUnusedIOpins_2">output</a></u> - <i>See <u><a href="#InitUnusedIOpins_1">input</a></u> mode for items available in this mode.</i>
</li>
</ul>
</li>
  </ul>
  </li>
  <a name="SharedPWMModuleSettings">
  </a>
  <li>
  <a name="PWMmoduleGrp">
  <b>PWM module</b></a> - <i>This is a global setting specific for the CPU component, which is not visible in this component but may be mirrored into another components.</i><br />
  <ul>
    <li>
    <a name="PWMStopsInWait">
    <b>Stop in wait mode</b></a> - If this property is 'yes', it allows for lower power consumption in wait mode by disabling the input clock to the prescaler. This item modifies PSWAI bit in PWMCTL register.
    </li>
    <li>
    <a name="PWMStopsInFreeze">
    <b>Stop in freeze mode</b></a> - In Freeze Mode, there is an option to disable the input clock to the prescaler by setting this property to 'yes'. If this property is 'yes' then whenever the MCU is in freeze mode the input clock to the prescaler is disabled. This item modifies PFRZ bit in PWMCTL register.
    </li>
        <a name="EmShDnFeatureGrp">
    </a>
      <li>
      <a name="PWMEmergency">
      <b>Emergency shutdown feature</b></a> - Enables Emergency shutdown feature of PWM periphery and opens other settings up. This item modifies PWM5ENA bit in PWMSDN register.
      </li>
      <li>
      <a name="PWMEmergencyPinSettings">
      <b>Shutdown pin settings</b></a> - If this property is &quot;Enabled&quot; the  Emergency shutdown input pin of the PWM module is allocated and other settings are available.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="ShutdownPin">
        <b>Input pin</b></a> - Input pin used for Emergency shutdown feature.
        </li>
        <li>
        <a name="PWMEmergencyInputLevel">
        <b>Input active level</b></a> - This property determines the active level of the Emergency shutdown input pin. This item modifies PWM5INL bit in PWMSDN register.
        </li>
        <li>
        <a name="PWMEmergencyShutLevel">
        <b>Shutdown output level</b></a> - If active level, as defined by the previous property, gets asserted all enabled PWM channels are immediately driven to the level defined by this property. This item modifies bit PWMLVL in PWMSDN register.
        </li>
      </ul>
      </li>
      </ul>
  </li>
  <a name="SharedTIMModuleSettings">
  </a>
  <li>
  <a name="TIMmoduleGrp">
  <b>TIM module</b></a> - <i>This is a global setting specific for the CPU component, which is not visible in this component but may be mirrored into another components.</i><br />
  <ul>
    <li>
    <a name="TIMStopsInWait">
    <b>Stop in wait mode</b></a> - Disable the timer module when the MCU is in the wait mode. Timer interrupts cannot be used to get the MCU out of wait.<br />
Pulse accumulator is also affected.
    </li>
    <li>
    <a name="TIMStopsInFreeze">
    <b>Stop in freeze mode</b></a> - Disable the timer counter whenever the MCU is in freeze mode.<br />
Pulse accumulator will not stop.
    </li>
  </ul>
  </li>
  <a name="SharedSecuritySettings">
  </a>
  <li>
  <a name="Flash">
  <b>FLASH</b></a> - The FLASH memory options.
  <ul>
    <li>
    <a name="Security">
    <b>Security state</b></a> - If the security state is enabled the content of the memory cannot be read by an instruction from any unsecured source including the background debug interface.<br />
When the value is set to 'Not initialized', the NVSEC register is not written. When the value is euther 'Enabled' or 'Disabled', the NVSEC register is initialized accordingly.
    <br />There are 3 modes:
    <ul>
      <li><u><a name="Security_0">Not initialized</a></u> - There are no items in this mode.
    </li>
    <li><u><a name="Security_1">Enabled</a></u> - The following items are displayed in this mode:
  <ul>
      <li>
      <a name="BackdoorKey">
      <b>Backdoor key mechanism</b></a> - This property enables/disables security unlocking mechanism. This mechanism uses an 8-byte backdoor security key to unsecure the MCU. You can use SetBackdoorKey() method to unsecure the MCU (Not available in Device Initialization tool).<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="BackdoorKeyVal0">
        <b>Backdoor key 0</b></a> - <B>7</B> Backdoor key value of the register 0-7.
        </li>
      </ul>
      </li>
  </ul>
  </li>
  <li><u><a name="Security_2">Disabled</a></u> - There are no items in this mode.
</li>
</ul>
</li>
  </ul>
  </li>
</ul>
</li>
<a name="CPU_SharedCPUInterrupts">
</a>
  <li>
  <a name="CPUInterrupts">
  <b>CPU interrupts/resets</b></a> - Interrupts/Resets vectors allocated by the CPU component.
  <ul>
        <a name="IntClockMonitorReseCondtGrp">
    </a>
      <li>
      <a name="IntClockMonitorResetGrp">
      <b>Clock monitor reset</b></a> - This property enables/disables generation of the 'Clock monitor reset' reset vector routine. In case the clock module allows to disable the clock monitor (there is a 'Clock monitor' property in the 'Clock settings' group), this property is enabled only if the property 'Clock monitor' is set to 'Force reset' value. <br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntClockMonitorReset">
        <b>Interrupt</b></a> - Interrupt associated with clock monitor.
        </li>
      </ul>
      </li>
            <a name="IntIllegalOpcodeCondGrp">
    </a>
      <li>
      <a name="IntIllegalOpcodeGrp">
      <b>IllegalOpcode</b></a> - This property enables/disables generation of the 'Illegal operation code' interrupt service routine.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntIllegalOpcode">
        <b>Interrupt</b></a> - Interrupt associated with illegal opcode detection.
        </li>
      </ul>
      </li>
                    <a name="IntSWICondGrp">
    </a>
      <li>
      <a name="IntSWIGrp">
      <b>SWI</b></a> - This property enables/disables generation of SWI interrupt service routine.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntSWI">
        <b>Interrupt</b></a> - Interrupt associated with the SWI.
        </li>
      </ul>
      </li>
            <a name="IntLVDCondGrp">
    </a>
      <li>
      <a name="IntLVDGrp">
      <b>LVD</b></a> - This property enables/disables generation of the 'LVD status change' interrupt and its ISR.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntLVD">
        <b>Interrupt</b></a> - Interrupt associated with the LVD.
        </li>
        <li>
        <a name="IntLVDpriority">
        <b>Interrupt priority</b></a> - Interrupt priority of LVD interrupt.
        </li>
      </ul>
      </li>
            <a name="IntPllCondGrp">
    </a>
      <li>
      <a name="IntPllGrp">
      <b>PLL</b></a> - This property enables/disables generation of the 'PLL LOCK status change' interrupt and its ISR.
Settings of this property is enabled only if the property <a href="#PLLselectHigh">PLL clock</a>  is set to 'Enabled' value. <br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntPLL">
        <b>Interrupt</b></a> - Interrupt associated with the PLL.
        </li>
        <li>
        <a name="IntPLLpriority">
        <b>Interrupt priority</b></a> - Interrupt priority of PLL interrupt.
        </li>
      </ul>
      </li>
                <a name="IntOscStatusChangedCondGrp">
    </a>
      <li>
      <a name="IntOscStatusChangedGrp">
      <b>Oscillator Status Changed</b></a> - This property enables/disables generation of the 'Oscillator Status Changed' interrupt and its ISR.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntOscStatusChanged">
        <b>Interrupt</b></a> - Interrupt associated with Oscillator Status Changed.
        </li>
        <li>
        <a name="IntOscStatusChangedpriority">
        <b>Interrupt priority</b></a> - Interrupt priority of Oscillator Status Changed interrupt.
        </li>
      </ul>
      </li>
            <a name="IntSpuriousCondGrp">
    </a>
      <li>
      <a name="IntSpuriousGrp">
      <b>Spurious interrupt</b></a> - This property enables/disables generation of 'Spurious interrupt' interrupt service routine.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="IntSpurious">
        <b>Interrupt</b></a> - Interrupt associated with the spurious interrupt.
        </li>
        <li>
        <a name="IntSpuriouspriority">
        <b>Interrupt priority</b></a> - Interrupt priority of spurious interrupt.
        </li>
      </ul>
      </li>
          </ul>
  </li>
<a name="SharedSpedModesSettings">
</a>
  <li>
  <a name="_EnblSpeedModesGrp">
  <b>Enabled speed modes</b></a> - Enabled speed modes
  <ul>
    <li>
    <a name="HighSpeed">
    <b>High speed mode</b></a> - High speed mode support<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

    <ul>
      <li>
      <a name="HighSpeedClock">
      <b>High speed clock</b></a> - The clock source for the internal bus clock.<BR/>
When set to 'Internal clock', the internal 1MHz oscillator is used as a reference clock for PLL.<BR />
When set to 'External clock', the external oscillator is used as a reference clock for PLL. To use the 'External clock' value, the <a href="#ECLK">External clock</a> property must be enabled.<BR />
The number in the third column displays the frequency of the source clock of Processor Expert timing model. When <a href="#PLLselectHigh">PLL</a> is enabled, the value is the output frequency of the PLL clock. When <a href="#PLLselectHigh">PLL</a> is disabled, the value is the frequency of the External clock.
      </li>
      <li>
      <a name="HighBusClock">
      <b>Internal bus clock</b></a> - The internal bus clock frequency.
When the <a href="#PLLselectHigh">PLL clock</a> property is set to 'Enabled', the bus clock is based on the PLL clock.<BR />
When the <a href="#PLLselectHigh">PLL clock</a> property is set to 'Disabled, the bus clock is based on the Oscillator Clock.<BR/>
When properties <a href="#HighPE_PLLDivide">Reference divider</a>, <a href="#HighPE_PLLMultiply">PLL multiplication factor</a> and <a href="#HighPOSTDIV">PLL post divider</a> are all not set to 'Auto select' value or when the <a href="#PLLselectHigh">PLL clock</a> property is disabled, Internal bus clock is calculated by Processor Expert and cannot be directly modified.
      </li>
      <li>
      <a name="PLLselectHigh">
      <b>PLL clock</b></a> - This property selects clock source for the system clocks (bus clock and core clock).<BR />
When set to 'Enabled' value the PLL clock is used as the clock source:<BR />
Fbus = Fpll / 2 = Fref * <a href="#HighPE_PLLMultiply">Mult</a>/ (<a href="#HighPE_PLLDivide">Div</a> *  <a href="#HighPOSTDIV">PostDiv</a>) <BR />
Fref - <a href="#HighSpeedClock">reference clock</a> can be either internal 1MHz oscillator or external oscillator.<BR />
When set to 'Disabled' value the external oscillator clock is used as the clock source:<BR />
Fbus = <a href="#Xtal">Fosc</a> / 2<BR />
It is not possible to use the internal 1MHz oscillator as a <a href="#HighSpeedClock">clock source</a> PLL is disabled.<br />
The following items are available only if the group is enabled (the value is "Enabled"):<br />

      <ul>
        <li>
        <a name="HighPE_PLLDivide">
        <b>Reference divider</b></a> - This property provides a finer granularity for the PLL multiplier steps. Processor Expert selects the best value for the desired <a href="#HighBusClock">bus clock</a> and the selected <a href="#HighSpeedClock">clock source</a> if the 'Auto select' value is selected.
        <ul>
        </ul>
        </li>
        <li>
        <a name="HighPE_PLLMultiply">
        <b>PLL multiplication factor</b></a> - This property controls the multiplication factor of the PLL. Processor Expert selects the best value for the current <a href="#HighBusClock">bus clock</a> and the selected <a href="#HighSpeedClock">clock source</a> if the 'Auto select' value is selected.
        <ul>
        </ul>
        </li>
        <li>
        <a name="HighPOSTDIV">
        <b>PLL post divider</b></a> - This property controls the post programmable divider of the PLL. Processor Expert selects the best value for the current <a href="#HighBusClock">bus clock</a> and the selected <a href="#HighSpeedClock">clock source</a> if the 'Auto select' value is selected.
        <ul>
        </ul>
        </li>
        <li>
        <a name="HighVCOclkfreq">
        <b>VCO clock frequency [MHz]</b></a> - Frequency of the Voltage Controlled Oscillator [MHz] (for information only). It is calculated by Processor Expert according to the formula:<BR />
Fvco = 2 * Fref / <a href="#HighPE_PLLDivide">Reference divider</a> * <a href="#HighPE_PLLMultiply">PLL multiplication factor</a><BR/>
Fref - <a href="#HighSpeedClock">reference clock</a> can be either internal 1MHz oscillator or external oscillator.<BR />
The value of PLL output clock is derived from the VCO clock: <BR/>
Fpll = Fvco / <a href="#HighPOSTDIV">PLL post divider</a> 
        </li>
        <li>
        <a name="HighFM">
        <b>Frequency Modulation</b></a> - This property enables additional frequency modulation on the VCO clock. This is to reduce noise emission. The modulation frequency is Fref divided by16.
        </li>
      </ul>
      </li>
    </ul>
    </li>
    <li>
    <a name="LowSpeed">
    <b>Low speed mode</b></a> - See High speed mode description.
    </li>
    <li>
    <a name="SlowSpeed">
    <b>Slow speed mode</b></a> - See High speed mode description.
    </li>
  </ul>
  </li>

     </ul>
<!---USERBEG DON'T CHANGE THIS LINE-->

<!---USEREND DON'T CHANGE THIS LINE-->
</div>
           <p class="footer">
            PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
            <br />
            Copyright 1997 - 2011 Freescale Semiconductor, Inc.
           </p>
    </td>
  </tr>

</table>

</body>
</html>
