#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

/*
 * BASE ADDR. OF FLASH / SRAM MEMORIES
 */
#define FLASH_BASEADDR			0x08000000U
#define SRAM1_BASEADDR			0x20000000U
#define SRAM2_BASEADDR			0x20001C00U
#define ROM	BASEADDR			0x1FFF0000U
#define SRAM 					SRAM1_BASEADDR


#define PERIPH_BASEADDR				0x40000000U
#define APB1PERIPH_BASEADDR		PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR			0x40010000U
#define AHB1PERIPH_BASEADDR			0x40020000U
#define AHB2PERIPH_BASEADDR			0x50000000U

/*
 * OFFSET ADDR OF PHERIPHERALS ON AHB1 BUS
 */

#define GPIO_A_OFFSET				0x0000U
#define GPIO_B_OFFSET				0x0400U
#define GPIO_C_OFFSET				0x0800U
#define GPIO_D_OFFSET				0x0C00U
#define GPIO_E_OFFSET				0x1000U
#define GPIO_F_OFFSET				0x1400U
#define GPIO_G_OFFSET				0x1800U
#define GPIO_H_OFFSET				0x1C00U
#define GPIO_I_OFFSET				0x2000U

/*
 * OFFSET ADDR OF PHERIPHERALS ON APB1 BUS
 */

#define I2C1_OFFSET					0x5400U
#define I2C2_OFFSET					0x5800U
#define I2C3_OFFSET					0x5C00U

#define SPI2_OFFSET					0x3800U
#define SPI3_OFFSET					0x3C00U

#define USART2_OFFSET				0x4400U
#define USART3_OFFSET				0x4800U

#define UART4_OFFSET				0x4C00U
#define UART5_OFFSET				0x5000U
/*
 * OFFSET ADDR OF PHERIPHERALS ON APB2 BUS
 */

#define EXTI_OFFSET					0x3C00U
#define SPI1_OFFSET					0x3000U
#define SYSCFG_OFFSET				0x3800U
#define USART1_OFFSET				0x1000U
#define USART6_OFFSET				0x1400U

#endif /* INC_STM32F407XX_H_ */
