
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/shifter_27.v" into library work
Parsing module <shifter_27>.
Analyzing Verilog file "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/pipeline_28.v" into library work
Parsing module <pipeline_28>.
Analyzing Verilog file "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/compare_26.v" into library work
Parsing module <compare_26>.
Analyzing Verilog file "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/boolean_25.v" into library work
Parsing module <boolean_25>.
Analyzing Verilog file "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/adder_24.v" into library work
Parsing module <adder_24>.
Analyzing Verilog file "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/edge_detector_4.v" into library work
Parsing module <edge_detector_4>.
Analyzing Verilog file "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/button_conditioner_14.v" into library work
Parsing module <button_conditioner_14>.
Analyzing Verilog file "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/alu_3.v" into library work
Parsing module <alu_3>.
Analyzing Verilog file "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" into library work
Parsing module <game_fsm_2>.
Analyzing Verilog file "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <game_fsm_2>.

Elaborating module <alu_3>.

Elaborating module <adder_24>.

Elaborating module <boolean_25>.

Elaborating module <compare_26>.

Elaborating module <shifter_27>.
WARNING:HDLCompiler:1127 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" Line 41: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" Line 42: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" Line 43: Assignment to M_alu_n ignored, since the identifier is never used

Elaborating module <edge_detector_4>.

Elaborating module <button_conditioner_14>.

Elaborating module <pipeline_28>.
WARNING:HDLCompiler:634 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" Line 194: Net <M_targetnumber_d[15]> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" Line 207: Net <M_alufn_d[5]> does not have a driver.
WARNING:HDLCompiler:1127 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 65: Assignment to M_game_whetherstart ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 66: Assignment to M_game_display ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 67: Assignment to M_game_out ignored, since the identifier is never used
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 36. All outputs of instance <alu> of block <alu_3> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 48. All outputs of instance <edge_detector1> of block <edge_detector_4> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 55. All outputs of instance <edge_detector2> of block <edge_detector_4> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 62. All outputs of instance <edge_detector3> of block <edge_detector_4> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 69. All outputs of instance <edge_detector4> of block <edge_detector_4> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 76. All outputs of instance <edge_detector5> of block <edge_detector_4> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 83. All outputs of instance <edge_detector6> of block <edge_detector_4> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 90. All outputs of instance <edge_detector7> of block <edge_detector_4> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 97. All outputs of instance <edge_detector8> of block <edge_detector_4> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 104. All outputs of instance <edge_detector9> of block <edge_detector_4> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 111. All outputs of instance <edge_detector10> of block <edge_detector_4> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 118. All outputs of instance <button_cond1> of block <button_conditioner_14> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 125. All outputs of instance <button_cond2> of block <button_conditioner_14> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 132. All outputs of instance <button_cond3> of block <button_conditioner_14> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 139. All outputs of instance <button_cond4> of block <button_conditioner_14> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 146. All outputs of instance <button_cond5> of block <button_conditioner_14> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 153. All outputs of instance <button_cond6> of block <button_conditioner_14> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 160. All outputs of instance <button_cond7> of block <button_conditioner_14> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 167. All outputs of instance <button_cond8> of block <button_conditioner_14> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 174. All outputs of instance <button_cond9> of block <button_conditioner_14> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/Game_fsm_2.v" line 181. All outputs of instance <button_cond10> of block <button_conditioner_14> are unconnected in block <game_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 30. All outputs of instance <reset_cond> of block <reset_conditioner_1> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 50. All outputs of instance <game> of block <game_fsm_2> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 50: Output port <whetherstart> of the instance <game> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 50: Output port <display> of the instance <game> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 50: Output port <out> of the instance <game> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 71
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 71
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 71
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 71
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 71
    Found 1-bit tristate buffer for signal <avr_rx> created at line 71
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <adder_24>.
    Related source file is "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/adder_24.v".
    Summary:
	no macro.
Unit <adder_24> synthesized.

Synthesizing Unit <boolean_25>.
    Related source file is "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/boolean_25.v".
    Summary:
	no macro.
Unit <boolean_25> synthesized.

Synthesizing Unit <compare_26>.
    Related source file is "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/compare_26.v".
    Summary:
	no macro.
Unit <compare_26> synthesized.

Synthesizing Unit <shifter_27>.
    Related source file is "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/shifter_27.v".
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shifter_27> synthesized.

Synthesizing Unit <pipeline_28>.
    Related source file is "C:/Users/12255/Desktop/CS1D/CS-1D-Game/CS-Game/work/planAhead/CS-Game/CS-Game.srcs/sources_1/imports/verilog/pipeline_28.v".
    Found 1-bit register for signal <M_pipe_q<1>>.
    Found 1-bit register for signal <M_pipe_q<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_28> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
