# -100days0fverilog
100 days of RTL coding
