<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu_ras.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu_ras.h<span style="font-size: 80%;"> (source / <a href="amdgpu_ras.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">26</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2018 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  *</a>
<a name="23"><span class="lineNum">      23 </span>            :  */</a>
<a name="24"><span class="lineNum">      24 </span>            : #ifndef _AMDGPU_RAS_H</a>
<a name="25"><span class="lineNum">      25 </span>            : #define _AMDGPU_RAS_H</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;linux/debugfs.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;linux/list.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;ta_ras_if.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;amdgpu_ras_eeprom.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : struct amdgpu_iv_entry;</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #define AMDGPU_RAS_FLAG_INIT_BY_VBIOS           (0x1 &lt;&lt; 0)</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            : enum amdgpu_ras_block {</a>
<a name="37"><span class="lineNum">      37 </span>            :         AMDGPU_RAS_BLOCK__UMC = 0,</a>
<a name="38"><span class="lineNum">      38 </span>            :         AMDGPU_RAS_BLOCK__SDMA,</a>
<a name="39"><span class="lineNum">      39 </span>            :         AMDGPU_RAS_BLOCK__GFX,</a>
<a name="40"><span class="lineNum">      40 </span>            :         AMDGPU_RAS_BLOCK__MMHUB,</a>
<a name="41"><span class="lineNum">      41 </span>            :         AMDGPU_RAS_BLOCK__ATHUB,</a>
<a name="42"><span class="lineNum">      42 </span>            :         AMDGPU_RAS_BLOCK__PCIE_BIF,</a>
<a name="43"><span class="lineNum">      43 </span>            :         AMDGPU_RAS_BLOCK__HDP,</a>
<a name="44"><span class="lineNum">      44 </span>            :         AMDGPU_RAS_BLOCK__XGMI_WAFL,</a>
<a name="45"><span class="lineNum">      45 </span>            :         AMDGPU_RAS_BLOCK__DF,</a>
<a name="46"><span class="lineNum">      46 </span>            :         AMDGPU_RAS_BLOCK__SMN,</a>
<a name="47"><span class="lineNum">      47 </span>            :         AMDGPU_RAS_BLOCK__SEM,</a>
<a name="48"><span class="lineNum">      48 </span>            :         AMDGPU_RAS_BLOCK__MP0,</a>
<a name="49"><span class="lineNum">      49 </span>            :         AMDGPU_RAS_BLOCK__MP1,</a>
<a name="50"><span class="lineNum">      50 </span>            :         AMDGPU_RAS_BLOCK__FUSE,</a>
<a name="51"><span class="lineNum">      51 </span>            :         AMDGPU_RAS_BLOCK__MCA,</a>
<a name="52"><span class="lineNum">      52 </span>            :         AMDGPU_RAS_BLOCK__VCN,</a>
<a name="53"><span class="lineNum">      53 </span>            :         AMDGPU_RAS_BLOCK__JPEG,</a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            :         AMDGPU_RAS_BLOCK__LAST</a>
<a name="56"><span class="lineNum">      56 </span>            : };</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : enum amdgpu_ras_mca_block {</a>
<a name="59"><span class="lineNum">      59 </span>            :         AMDGPU_RAS_MCA_BLOCK__MP0 = 0,</a>
<a name="60"><span class="lineNum">      60 </span>            :         AMDGPU_RAS_MCA_BLOCK__MP1,</a>
<a name="61"><span class="lineNum">      61 </span>            :         AMDGPU_RAS_MCA_BLOCK__MPIO,</a>
<a name="62"><span class="lineNum">      62 </span>            :         AMDGPU_RAS_MCA_BLOCK__IOHC,</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            :         AMDGPU_RAS_MCA_BLOCK__LAST</a>
<a name="65"><span class="lineNum">      65 </span>            : };</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            : #define AMDGPU_RAS_BLOCK_COUNT  AMDGPU_RAS_BLOCK__LAST</a>
<a name="68"><span class="lineNum">      68 </span>            : #define AMDGPU_RAS_MCA_BLOCK_COUNT      AMDGPU_RAS_MCA_BLOCK__LAST</a>
<a name="69"><span class="lineNum">      69 </span>            : #define AMDGPU_RAS_BLOCK_MASK   ((1ULL &lt;&lt; AMDGPU_RAS_BLOCK_COUNT) - 1)</a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span>            : enum amdgpu_ras_gfx_subblock {</a>
<a name="72"><span class="lineNum">      72 </span>            :         /* CPC */</a>
<a name="73"><span class="lineNum">      73 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPC_INDEX_START = 0,</a>
<a name="74"><span class="lineNum">      74 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPC_SCRATCH =</a>
<a name="75"><span class="lineNum">      75 </span>            :                 AMDGPU_RAS_BLOCK__GFX_CPC_INDEX_START,</a>
<a name="76"><span class="lineNum">      76 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPC_UCODE,</a>
<a name="77"><span class="lineNum">      77 </span>            :         AMDGPU_RAS_BLOCK__GFX_DC_STATE_ME1,</a>
<a name="78"><span class="lineNum">      78 </span>            :         AMDGPU_RAS_BLOCK__GFX_DC_CSINVOC_ME1,</a>
<a name="79"><span class="lineNum">      79 </span>            :         AMDGPU_RAS_BLOCK__GFX_DC_RESTORE_ME1,</a>
<a name="80"><span class="lineNum">      80 </span>            :         AMDGPU_RAS_BLOCK__GFX_DC_STATE_ME2,</a>
<a name="81"><span class="lineNum">      81 </span>            :         AMDGPU_RAS_BLOCK__GFX_DC_CSINVOC_ME2,</a>
<a name="82"><span class="lineNum">      82 </span>            :         AMDGPU_RAS_BLOCK__GFX_DC_RESTORE_ME2,</a>
<a name="83"><span class="lineNum">      83 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPC_INDEX_END =</a>
<a name="84"><span class="lineNum">      84 </span>            :                 AMDGPU_RAS_BLOCK__GFX_DC_RESTORE_ME2,</a>
<a name="85"><span class="lineNum">      85 </span>            :         /* CPF */</a>
<a name="86"><span class="lineNum">      86 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPF_INDEX_START,</a>
<a name="87"><span class="lineNum">      87 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPF_ROQ_ME2 =</a>
<a name="88"><span class="lineNum">      88 </span>            :                 AMDGPU_RAS_BLOCK__GFX_CPF_INDEX_START,</a>
<a name="89"><span class="lineNum">      89 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPF_ROQ_ME1,</a>
<a name="90"><span class="lineNum">      90 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPF_TAG,</a>
<a name="91"><span class="lineNum">      91 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPF_INDEX_END = AMDGPU_RAS_BLOCK__GFX_CPF_TAG,</a>
<a name="92"><span class="lineNum">      92 </span>            :         /* CPG */</a>
<a name="93"><span class="lineNum">      93 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPG_INDEX_START,</a>
<a name="94"><span class="lineNum">      94 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPG_DMA_ROQ =</a>
<a name="95"><span class="lineNum">      95 </span>            :                 AMDGPU_RAS_BLOCK__GFX_CPG_INDEX_START,</a>
<a name="96"><span class="lineNum">      96 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPG_DMA_TAG,</a>
<a name="97"><span class="lineNum">      97 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPG_TAG,</a>
<a name="98"><span class="lineNum">      98 </span>            :         AMDGPU_RAS_BLOCK__GFX_CPG_INDEX_END = AMDGPU_RAS_BLOCK__GFX_CPG_TAG,</a>
<a name="99"><span class="lineNum">      99 </span>            :         /* GDS */</a>
<a name="100"><span class="lineNum">     100 </span>            :         AMDGPU_RAS_BLOCK__GFX_GDS_INDEX_START,</a>
<a name="101"><span class="lineNum">     101 </span>            :         AMDGPU_RAS_BLOCK__GFX_GDS_MEM = AMDGPU_RAS_BLOCK__GFX_GDS_INDEX_START,</a>
<a name="102"><span class="lineNum">     102 </span>            :         AMDGPU_RAS_BLOCK__GFX_GDS_INPUT_QUEUE,</a>
<a name="103"><span class="lineNum">     103 </span>            :         AMDGPU_RAS_BLOCK__GFX_GDS_OA_PHY_CMD_RAM_MEM,</a>
<a name="104"><span class="lineNum">     104 </span>            :         AMDGPU_RAS_BLOCK__GFX_GDS_OA_PHY_DATA_RAM_MEM,</a>
<a name="105"><span class="lineNum">     105 </span>            :         AMDGPU_RAS_BLOCK__GFX_GDS_OA_PIPE_MEM,</a>
<a name="106"><span class="lineNum">     106 </span>            :         AMDGPU_RAS_BLOCK__GFX_GDS_INDEX_END =</a>
<a name="107"><span class="lineNum">     107 </span>            :                 AMDGPU_RAS_BLOCK__GFX_GDS_OA_PIPE_MEM,</a>
<a name="108"><span class="lineNum">     108 </span>            :         /* SPI */</a>
<a name="109"><span class="lineNum">     109 </span>            :         AMDGPU_RAS_BLOCK__GFX_SPI_SR_MEM,</a>
<a name="110"><span class="lineNum">     110 </span>            :         /* SQ */</a>
<a name="111"><span class="lineNum">     111 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQ_INDEX_START,</a>
<a name="112"><span class="lineNum">     112 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQ_SGPR = AMDGPU_RAS_BLOCK__GFX_SQ_INDEX_START,</a>
<a name="113"><span class="lineNum">     113 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQ_LDS_D,</a>
<a name="114"><span class="lineNum">     114 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQ_LDS_I,</a>
<a name="115"><span class="lineNum">     115 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQ_VGPR,</a>
<a name="116"><span class="lineNum">     116 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQ_INDEX_END = AMDGPU_RAS_BLOCK__GFX_SQ_VGPR,</a>
<a name="117"><span class="lineNum">     117 </span>            :         /* SQC (3 ranges) */</a>
<a name="118"><span class="lineNum">     118 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INDEX_START,</a>
<a name="119"><span class="lineNum">     119 </span>            :         /* SQC range 0 */</a>
<a name="120"><span class="lineNum">     120 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INDEX0_START =</a>
<a name="121"><span class="lineNum">     121 </span>            :                 AMDGPU_RAS_BLOCK__GFX_SQC_INDEX_START,</a>
<a name="122"><span class="lineNum">     122 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INST_UTCL1_LFIFO =</a>
<a name="123"><span class="lineNum">     123 </span>            :                 AMDGPU_RAS_BLOCK__GFX_SQC_INDEX0_START,</a>
<a name="124"><span class="lineNum">     124 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU0_WRITE_DATA_BUF,</a>
<a name="125"><span class="lineNum">     125 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU0_UTCL1_LFIFO,</a>
<a name="126"><span class="lineNum">     126 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU1_WRITE_DATA_BUF,</a>
<a name="127"><span class="lineNum">     127 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU1_UTCL1_LFIFO,</a>
<a name="128"><span class="lineNum">     128 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU2_WRITE_DATA_BUF,</a>
<a name="129"><span class="lineNum">     129 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU2_UTCL1_LFIFO,</a>
<a name="130"><span class="lineNum">     130 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INDEX0_END =</a>
<a name="131"><span class="lineNum">     131 </span>            :                 AMDGPU_RAS_BLOCK__GFX_SQC_DATA_CU2_UTCL1_LFIFO,</a>
<a name="132"><span class="lineNum">     132 </span>            :         /* SQC range 1 */</a>
<a name="133"><span class="lineNum">     133 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INDEX1_START,</a>
<a name="134"><span class="lineNum">     134 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKA_TAG_RAM =</a>
<a name="135"><span class="lineNum">     135 </span>            :                 AMDGPU_RAS_BLOCK__GFX_SQC_INDEX1_START,</a>
<a name="136"><span class="lineNum">     136 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKA_UTCL1_MISS_FIFO,</a>
<a name="137"><span class="lineNum">     137 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKA_MISS_FIFO,</a>
<a name="138"><span class="lineNum">     138 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKA_BANK_RAM,</a>
<a name="139"><span class="lineNum">     139 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKA_TAG_RAM,</a>
<a name="140"><span class="lineNum">     140 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKA_HIT_FIFO,</a>
<a name="141"><span class="lineNum">     141 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKA_MISS_FIFO,</a>
<a name="142"><span class="lineNum">     142 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKA_DIRTY_BIT_RAM,</a>
<a name="143"><span class="lineNum">     143 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKA_BANK_RAM,</a>
<a name="144"><span class="lineNum">     144 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INDEX1_END =</a>
<a name="145"><span class="lineNum">     145 </span>            :                 AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKA_BANK_RAM,</a>
<a name="146"><span class="lineNum">     146 </span>            :         /* SQC range 2 */</a>
<a name="147"><span class="lineNum">     147 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INDEX2_START,</a>
<a name="148"><span class="lineNum">     148 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKB_TAG_RAM =</a>
<a name="149"><span class="lineNum">     149 </span>            :                 AMDGPU_RAS_BLOCK__GFX_SQC_INDEX2_START,</a>
<a name="150"><span class="lineNum">     150 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKB_UTCL1_MISS_FIFO,</a>
<a name="151"><span class="lineNum">     151 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKB_MISS_FIFO,</a>
<a name="152"><span class="lineNum">     152 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INST_BANKB_BANK_RAM,</a>
<a name="153"><span class="lineNum">     153 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKB_TAG_RAM,</a>
<a name="154"><span class="lineNum">     154 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKB_HIT_FIFO,</a>
<a name="155"><span class="lineNum">     155 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKB_MISS_FIFO,</a>
<a name="156"><span class="lineNum">     156 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKB_DIRTY_BIT_RAM,</a>
<a name="157"><span class="lineNum">     157 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKB_BANK_RAM,</a>
<a name="158"><span class="lineNum">     158 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INDEX2_END =</a>
<a name="159"><span class="lineNum">     159 </span>            :                 AMDGPU_RAS_BLOCK__GFX_SQC_DATA_BANKB_BANK_RAM,</a>
<a name="160"><span class="lineNum">     160 </span>            :         AMDGPU_RAS_BLOCK__GFX_SQC_INDEX_END =</a>
<a name="161"><span class="lineNum">     161 </span>            :                 AMDGPU_RAS_BLOCK__GFX_SQC_INDEX2_END,</a>
<a name="162"><span class="lineNum">     162 </span>            :         /* TA */</a>
<a name="163"><span class="lineNum">     163 </span>            :         AMDGPU_RAS_BLOCK__GFX_TA_INDEX_START,</a>
<a name="164"><span class="lineNum">     164 </span>            :         AMDGPU_RAS_BLOCK__GFX_TA_FS_DFIFO =</a>
<a name="165"><span class="lineNum">     165 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TA_INDEX_START,</a>
<a name="166"><span class="lineNum">     166 </span>            :         AMDGPU_RAS_BLOCK__GFX_TA_FS_AFIFO,</a>
<a name="167"><span class="lineNum">     167 </span>            :         AMDGPU_RAS_BLOCK__GFX_TA_FL_LFIFO,</a>
<a name="168"><span class="lineNum">     168 </span>            :         AMDGPU_RAS_BLOCK__GFX_TA_FX_LFIFO,</a>
<a name="169"><span class="lineNum">     169 </span>            :         AMDGPU_RAS_BLOCK__GFX_TA_FS_CFIFO,</a>
<a name="170"><span class="lineNum">     170 </span>            :         AMDGPU_RAS_BLOCK__GFX_TA_INDEX_END = AMDGPU_RAS_BLOCK__GFX_TA_FS_CFIFO,</a>
<a name="171"><span class="lineNum">     171 </span>            :         /* TCA */</a>
<a name="172"><span class="lineNum">     172 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCA_INDEX_START,</a>
<a name="173"><span class="lineNum">     173 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCA_HOLE_FIFO =</a>
<a name="174"><span class="lineNum">     174 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCA_INDEX_START,</a>
<a name="175"><span class="lineNum">     175 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCA_REQ_FIFO,</a>
<a name="176"><span class="lineNum">     176 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCA_INDEX_END =</a>
<a name="177"><span class="lineNum">     177 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCA_REQ_FIFO,</a>
<a name="178"><span class="lineNum">     178 </span>            :         /* TCC (5 sub-ranges) */</a>
<a name="179"><span class="lineNum">     179 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_INDEX_START,</a>
<a name="180"><span class="lineNum">     180 </span>            :         /* TCC range 0 */</a>
<a name="181"><span class="lineNum">     181 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_INDEX0_START =</a>
<a name="182"><span class="lineNum">     182 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCC_INDEX_START,</a>
<a name="183"><span class="lineNum">     183 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_DATA =</a>
<a name="184"><span class="lineNum">     184 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCC_INDEX0_START,</a>
<a name="185"><span class="lineNum">     185 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_0_1,</a>
<a name="186"><span class="lineNum">     186 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_1_0,</a>
<a name="187"><span class="lineNum">     187 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_1_1,</a>
<a name="188"><span class="lineNum">     188 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_DIRTY_BANK_0,</a>
<a name="189"><span class="lineNum">     189 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_DIRTY_BANK_1,</a>
<a name="190"><span class="lineNum">     190 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_HIGH_RATE_TAG,</a>
<a name="191"><span class="lineNum">     191 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_LOW_RATE_TAG,</a>
<a name="192"><span class="lineNum">     192 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_INDEX0_END =</a>
<a name="193"><span class="lineNum">     193 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCC_LOW_RATE_TAG,</a>
<a name="194"><span class="lineNum">     194 </span>            :         /* TCC range 1 */</a>
<a name="195"><span class="lineNum">     195 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_INDEX1_START,</a>
<a name="196"><span class="lineNum">     196 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_IN_USE_DEC =</a>
<a name="197"><span class="lineNum">     197 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCC_INDEX1_START,</a>
<a name="198"><span class="lineNum">     198 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_IN_USE_TRANSFER,</a>
<a name="199"><span class="lineNum">     199 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_INDEX1_END =</a>
<a name="200"><span class="lineNum">     200 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCC_IN_USE_TRANSFER,</a>
<a name="201"><span class="lineNum">     201 </span>            :         /* TCC range 2 */</a>
<a name="202"><span class="lineNum">     202 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_INDEX2_START,</a>
<a name="203"><span class="lineNum">     203 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_RETURN_DATA =</a>
<a name="204"><span class="lineNum">     204 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCC_INDEX2_START,</a>
<a name="205"><span class="lineNum">     205 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_RETURN_CONTROL,</a>
<a name="206"><span class="lineNum">     206 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_UC_ATOMIC_FIFO,</a>
<a name="207"><span class="lineNum">     207 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_WRITE_RETURN,</a>
<a name="208"><span class="lineNum">     208 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_WRITE_CACHE_READ,</a>
<a name="209"><span class="lineNum">     209 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_SRC_FIFO,</a>
<a name="210"><span class="lineNum">     210 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_SRC_FIFO_NEXT_RAM,</a>
<a name="211"><span class="lineNum">     211 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_TAG_PROBE_FIFO,</a>
<a name="212"><span class="lineNum">     212 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_INDEX2_END =</a>
<a name="213"><span class="lineNum">     213 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCC_CACHE_TAG_PROBE_FIFO,</a>
<a name="214"><span class="lineNum">     214 </span>            :         /* TCC range 3 */</a>
<a name="215"><span class="lineNum">     215 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_INDEX3_START,</a>
<a name="216"><span class="lineNum">     216 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_LATENCY_FIFO =</a>
<a name="217"><span class="lineNum">     217 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCC_INDEX3_START,</a>
<a name="218"><span class="lineNum">     218 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_LATENCY_FIFO_NEXT_RAM,</a>
<a name="219"><span class="lineNum">     219 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_INDEX3_END =</a>
<a name="220"><span class="lineNum">     220 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCC_LATENCY_FIFO_NEXT_RAM,</a>
<a name="221"><span class="lineNum">     221 </span>            :         /* TCC range 4 */</a>
<a name="222"><span class="lineNum">     222 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_INDEX4_START,</a>
<a name="223"><span class="lineNum">     223 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_WRRET_TAG_WRITE_RETURN =</a>
<a name="224"><span class="lineNum">     224 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCC_INDEX4_START,</a>
<a name="225"><span class="lineNum">     225 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_ATOMIC_RETURN_BUFFER,</a>
<a name="226"><span class="lineNum">     226 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_INDEX4_END =</a>
<a name="227"><span class="lineNum">     227 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCC_ATOMIC_RETURN_BUFFER,</a>
<a name="228"><span class="lineNum">     228 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCC_INDEX_END =</a>
<a name="229"><span class="lineNum">     229 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCC_INDEX4_END,</a>
<a name="230"><span class="lineNum">     230 </span>            :         /* TCI */</a>
<a name="231"><span class="lineNum">     231 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCI_WRITE_RAM,</a>
<a name="232"><span class="lineNum">     232 </span>            :         /* TCP */</a>
<a name="233"><span class="lineNum">     233 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCP_INDEX_START,</a>
<a name="234"><span class="lineNum">     234 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCP_CACHE_RAM =</a>
<a name="235"><span class="lineNum">     235 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCP_INDEX_START,</a>
<a name="236"><span class="lineNum">     236 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCP_LFIFO_RAM,</a>
<a name="237"><span class="lineNum">     237 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCP_CMD_FIFO,</a>
<a name="238"><span class="lineNum">     238 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCP_VM_FIFO,</a>
<a name="239"><span class="lineNum">     239 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCP_DB_RAM,</a>
<a name="240"><span class="lineNum">     240 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO0,</a>
<a name="241"><span class="lineNum">     241 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO1,</a>
<a name="242"><span class="lineNum">     242 </span>            :         AMDGPU_RAS_BLOCK__GFX_TCP_INDEX_END =</a>
<a name="243"><span class="lineNum">     243 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO1,</a>
<a name="244"><span class="lineNum">     244 </span>            :         /* TD */</a>
<a name="245"><span class="lineNum">     245 </span>            :         AMDGPU_RAS_BLOCK__GFX_TD_INDEX_START,</a>
<a name="246"><span class="lineNum">     246 </span>            :         AMDGPU_RAS_BLOCK__GFX_TD_SS_FIFO_LO =</a>
<a name="247"><span class="lineNum">     247 </span>            :                 AMDGPU_RAS_BLOCK__GFX_TD_INDEX_START,</a>
<a name="248"><span class="lineNum">     248 </span>            :         AMDGPU_RAS_BLOCK__GFX_TD_SS_FIFO_HI,</a>
<a name="249"><span class="lineNum">     249 </span>            :         AMDGPU_RAS_BLOCK__GFX_TD_CS_FIFO,</a>
<a name="250"><span class="lineNum">     250 </span>            :         AMDGPU_RAS_BLOCK__GFX_TD_INDEX_END = AMDGPU_RAS_BLOCK__GFX_TD_CS_FIFO,</a>
<a name="251"><span class="lineNum">     251 </span>            :         /* EA (3 sub-ranges) */</a>
<a name="252"><span class="lineNum">     252 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_INDEX_START,</a>
<a name="253"><span class="lineNum">     253 </span>            :         /* EA range 0 */</a>
<a name="254"><span class="lineNum">     254 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_INDEX0_START =</a>
<a name="255"><span class="lineNum">     255 </span>            :                 AMDGPU_RAS_BLOCK__GFX_EA_INDEX_START,</a>
<a name="256"><span class="lineNum">     256 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_DRAMRD_CMDMEM =</a>
<a name="257"><span class="lineNum">     257 </span>            :                 AMDGPU_RAS_BLOCK__GFX_EA_INDEX0_START,</a>
<a name="258"><span class="lineNum">     258 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_DRAMWR_CMDMEM,</a>
<a name="259"><span class="lineNum">     259 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_DRAMWR_DATAMEM,</a>
<a name="260"><span class="lineNum">     260 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_RRET_TAGMEM,</a>
<a name="261"><span class="lineNum">     261 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_WRET_TAGMEM,</a>
<a name="262"><span class="lineNum">     262 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_GMIRD_CMDMEM,</a>
<a name="263"><span class="lineNum">     263 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_GMIWR_CMDMEM,</a>
<a name="264"><span class="lineNum">     264 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_GMIWR_DATAMEM,</a>
<a name="265"><span class="lineNum">     265 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_INDEX0_END =</a>
<a name="266"><span class="lineNum">     266 </span>            :                 AMDGPU_RAS_BLOCK__GFX_EA_GMIWR_DATAMEM,</a>
<a name="267"><span class="lineNum">     267 </span>            :         /* EA range 1 */</a>
<a name="268"><span class="lineNum">     268 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_INDEX1_START,</a>
<a name="269"><span class="lineNum">     269 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_DRAMRD_PAGEMEM =</a>
<a name="270"><span class="lineNum">     270 </span>            :                 AMDGPU_RAS_BLOCK__GFX_EA_INDEX1_START,</a>
<a name="271"><span class="lineNum">     271 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_DRAMWR_PAGEMEM,</a>
<a name="272"><span class="lineNum">     272 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_IORD_CMDMEM,</a>
<a name="273"><span class="lineNum">     273 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_IOWR_CMDMEM,</a>
<a name="274"><span class="lineNum">     274 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_IOWR_DATAMEM,</a>
<a name="275"><span class="lineNum">     275 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_GMIRD_PAGEMEM,</a>
<a name="276"><span class="lineNum">     276 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_GMIWR_PAGEMEM,</a>
<a name="277"><span class="lineNum">     277 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_INDEX1_END =</a>
<a name="278"><span class="lineNum">     278 </span>            :                 AMDGPU_RAS_BLOCK__GFX_EA_GMIWR_PAGEMEM,</a>
<a name="279"><span class="lineNum">     279 </span>            :         /* EA range 2 */</a>
<a name="280"><span class="lineNum">     280 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_INDEX2_START,</a>
<a name="281"><span class="lineNum">     281 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_MAM_D0MEM =</a>
<a name="282"><span class="lineNum">     282 </span>            :                 AMDGPU_RAS_BLOCK__GFX_EA_INDEX2_START,</a>
<a name="283"><span class="lineNum">     283 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_MAM_D1MEM,</a>
<a name="284"><span class="lineNum">     284 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_MAM_D2MEM,</a>
<a name="285"><span class="lineNum">     285 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_MAM_D3MEM,</a>
<a name="286"><span class="lineNum">     286 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_INDEX2_END =</a>
<a name="287"><span class="lineNum">     287 </span>            :                 AMDGPU_RAS_BLOCK__GFX_EA_MAM_D3MEM,</a>
<a name="288"><span class="lineNum">     288 </span>            :         AMDGPU_RAS_BLOCK__GFX_EA_INDEX_END =</a>
<a name="289"><span class="lineNum">     289 </span>            :                 AMDGPU_RAS_BLOCK__GFX_EA_INDEX2_END,</a>
<a name="290"><span class="lineNum">     290 </span>            :         /* UTC VM L2 bank */</a>
<a name="291"><span class="lineNum">     291 </span>            :         AMDGPU_RAS_BLOCK__UTC_VML2_BANK_CACHE,</a>
<a name="292"><span class="lineNum">     292 </span>            :         /* UTC VM walker */</a>
<a name="293"><span class="lineNum">     293 </span>            :         AMDGPU_RAS_BLOCK__UTC_VML2_WALKER,</a>
<a name="294"><span class="lineNum">     294 </span>            :         /* UTC ATC L2 2MB cache */</a>
<a name="295"><span class="lineNum">     295 </span>            :         AMDGPU_RAS_BLOCK__UTC_ATCL2_CACHE_2M_BANK,</a>
<a name="296"><span class="lineNum">     296 </span>            :         /* UTC ATC L2 4KB cache */</a>
<a name="297"><span class="lineNum">     297 </span>            :         AMDGPU_RAS_BLOCK__UTC_ATCL2_CACHE_4K_BANK,</a>
<a name="298"><span class="lineNum">     298 </span>            :         AMDGPU_RAS_BLOCK__GFX_MAX</a>
<a name="299"><span class="lineNum">     299 </span>            : };</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span>            : enum amdgpu_ras_error_type {</a>
<a name="302"><span class="lineNum">     302 </span>            :         AMDGPU_RAS_ERROR__NONE                                                  = 0,</a>
<a name="303"><span class="lineNum">     303 </span>            :         AMDGPU_RAS_ERROR__PARITY                                                = 1,</a>
<a name="304"><span class="lineNum">     304 </span>            :         AMDGPU_RAS_ERROR__SINGLE_CORRECTABLE                                    = 2,</a>
<a name="305"><span class="lineNum">     305 </span>            :         AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE                                   = 4,</a>
<a name="306"><span class="lineNum">     306 </span>            :         AMDGPU_RAS_ERROR__POISON                                                = 8,</a>
<a name="307"><span class="lineNum">     307 </span>            : };</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            : enum amdgpu_ras_ret {</a>
<a name="310"><span class="lineNum">     310 </span>            :         AMDGPU_RAS_SUCCESS = 0,</a>
<a name="311"><span class="lineNum">     311 </span>            :         AMDGPU_RAS_FAIL,</a>
<a name="312"><span class="lineNum">     312 </span>            :         AMDGPU_RAS_UE,</a>
<a name="313"><span class="lineNum">     313 </span>            :         AMDGPU_RAS_CE,</a>
<a name="314"><span class="lineNum">     314 </span>            :         AMDGPU_RAS_PT,</a>
<a name="315"><span class="lineNum">     315 </span>            : };</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span>            : struct ras_common_if {</a>
<a name="318"><span class="lineNum">     318 </span>            :         enum amdgpu_ras_block block;</a>
<a name="319"><span class="lineNum">     319 </span>            :         enum amdgpu_ras_error_type type;</a>
<a name="320"><span class="lineNum">     320 </span>            :         uint32_t sub_block_index;</a>
<a name="321"><span class="lineNum">     321 </span>            :         char name[32];</a>
<a name="322"><span class="lineNum">     322 </span>            : };</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span>            : #define MAX_UMC_CHANNEL_NUM 32</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span>            : struct ecc_info_per_ch {</a>
<a name="327"><span class="lineNum">     327 </span>            :         uint16_t ce_count_lo_chip;</a>
<a name="328"><span class="lineNum">     328 </span>            :         uint16_t ce_count_hi_chip;</a>
<a name="329"><span class="lineNum">     329 </span>            :         uint64_t mca_umc_status;</a>
<a name="330"><span class="lineNum">     330 </span>            :         uint64_t mca_umc_addr;</a>
<a name="331"><span class="lineNum">     331 </span>            :         uint64_t mca_ceumc_addr;</a>
<a name="332"><span class="lineNum">     332 </span>            : };</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            : struct umc_ecc_info {</a>
<a name="335"><span class="lineNum">     335 </span>            :         struct ecc_info_per_ch ecc[MAX_UMC_CHANNEL_NUM];</a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            :         /* Determine smu ecctable whether support</a>
<a name="338"><span class="lineNum">     338 </span>            :          * record correctable error address</a>
<a name="339"><span class="lineNum">     339 </span>            :          */</a>
<a name="340"><span class="lineNum">     340 </span>            :         int record_ce_addr_supported;</a>
<a name="341"><span class="lineNum">     341 </span>            : };</a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span>            : struct amdgpu_ras {</a>
<a name="344"><span class="lineNum">     344 </span>            :         /* ras infrastructure */</a>
<a name="345"><span class="lineNum">     345 </span>            :         /* for ras itself. */</a>
<a name="346"><span class="lineNum">     346 </span>            :         uint32_t features;</a>
<a name="347"><span class="lineNum">     347 </span>            :         struct list_head head;</a>
<a name="348"><span class="lineNum">     348 </span>            :         /* sysfs */</a>
<a name="349"><span class="lineNum">     349 </span>            :         struct device_attribute features_attr;</a>
<a name="350"><span class="lineNum">     350 </span>            :         struct bin_attribute badpages_attr;</a>
<a name="351"><span class="lineNum">     351 </span>            :         struct dentry *de_ras_eeprom_table;</a>
<a name="352"><span class="lineNum">     352 </span>            :         /* block array */</a>
<a name="353"><span class="lineNum">     353 </span>            :         struct ras_manager *objs;</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span>            :         /* gpu recovery */</a>
<a name="356"><span class="lineNum">     356 </span>            :         struct work_struct recovery_work;</a>
<a name="357"><span class="lineNum">     357 </span>            :         atomic_t in_recovery;</a>
<a name="358"><span class="lineNum">     358 </span>            :         struct amdgpu_device *adev;</a>
<a name="359"><span class="lineNum">     359 </span>            :         /* error handler data */</a>
<a name="360"><span class="lineNum">     360 </span>            :         struct ras_err_handler_data *eh_data;</a>
<a name="361"><span class="lineNum">     361 </span>            :         struct mutex recovery_lock;</a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span>            :         uint32_t flags;</a>
<a name="364"><span class="lineNum">     364 </span>            :         bool reboot;</a>
<a name="365"><span class="lineNum">     365 </span>            :         struct amdgpu_ras_eeprom_control eeprom_control;</a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            :         bool error_query_ready;</a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span>            :         /* bad page count threshold */</a>
<a name="370"><span class="lineNum">     370 </span>            :         uint32_t bad_page_cnt_threshold;</a>
<a name="371"><span class="lineNum">     371 </span>            : </a>
<a name="372"><span class="lineNum">     372 </span>            :         /* disable ras error count harvest in recovery */</a>
<a name="373"><span class="lineNum">     373 </span>            :         bool disable_ras_err_cnt_harvest;</a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span>            :         /* is poison mode supported */</a>
<a name="376"><span class="lineNum">     376 </span>            :         bool poison_supported;</a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span>            :         /* RAS count errors delayed work */</a>
<a name="379"><span class="lineNum">     379 </span>            :         struct delayed_work ras_counte_delay_work;</a>
<a name="380"><span class="lineNum">     380 </span>            :         atomic_t ras_ue_count;</a>
<a name="381"><span class="lineNum">     381 </span>            :         atomic_t ras_ce_count;</a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span>            :         /* record umc error info queried from smu */</a>
<a name="384"><span class="lineNum">     384 </span>            :         struct umc_ecc_info umc_ecc;</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span>            :         /* Indicates smu whether need update bad channel info */</a>
<a name="387"><span class="lineNum">     387 </span>            :         bool update_channel_flag;</a>
<a name="388"><span class="lineNum">     388 </span>            : };</a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span>            : struct ras_fs_data {</a>
<a name="391"><span class="lineNum">     391 </span>            :         char sysfs_name[32];</a>
<a name="392"><span class="lineNum">     392 </span>            :         char debugfs_name[32];</a>
<a name="393"><span class="lineNum">     393 </span>            : };</a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span>            : struct ras_err_data {</a>
<a name="396"><span class="lineNum">     396 </span>            :         unsigned long ue_count;</a>
<a name="397"><span class="lineNum">     397 </span>            :         unsigned long ce_count;</a>
<a name="398"><span class="lineNum">     398 </span>            :         unsigned long err_addr_cnt;</a>
<a name="399"><span class="lineNum">     399 </span>            :         struct eeprom_table_record *err_addr;</a>
<a name="400"><span class="lineNum">     400 </span>            : };</a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span>            : struct ras_err_handler_data {</a>
<a name="403"><span class="lineNum">     403 </span>            :         /* point to bad page records array */</a>
<a name="404"><span class="lineNum">     404 </span>            :         struct eeprom_table_record *bps;</a>
<a name="405"><span class="lineNum">     405 </span>            :         /* the count of entries */</a>
<a name="406"><span class="lineNum">     406 </span>            :         int count;</a>
<a name="407"><span class="lineNum">     407 </span>            :         /* the space can place new entries */</a>
<a name="408"><span class="lineNum">     408 </span>            :         int space_left;</a>
<a name="409"><span class="lineNum">     409 </span>            : };</a>
<a name="410"><span class="lineNum">     410 </span>            : </a>
<a name="411"><span class="lineNum">     411 </span>            : typedef int (*ras_ih_cb)(struct amdgpu_device *adev,</a>
<a name="412"><span class="lineNum">     412 </span>            :                 void *err_data,</a>
<a name="413"><span class="lineNum">     413 </span>            :                 struct amdgpu_iv_entry *entry);</a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span>            : struct ras_ih_data {</a>
<a name="416"><span class="lineNum">     416 </span>            :         /* interrupt bottom half */</a>
<a name="417"><span class="lineNum">     417 </span>            :         struct work_struct ih_work;</a>
<a name="418"><span class="lineNum">     418 </span>            :         int inuse;</a>
<a name="419"><span class="lineNum">     419 </span>            :         /* IP callback */</a>
<a name="420"><span class="lineNum">     420 </span>            :         ras_ih_cb cb;</a>
<a name="421"><span class="lineNum">     421 </span>            :         /* full of entries */</a>
<a name="422"><span class="lineNum">     422 </span>            :         unsigned char *ring;</a>
<a name="423"><span class="lineNum">     423 </span>            :         unsigned int ring_size;</a>
<a name="424"><span class="lineNum">     424 </span>            :         unsigned int element_size;</a>
<a name="425"><span class="lineNum">     425 </span>            :         unsigned int aligned_element_size;</a>
<a name="426"><span class="lineNum">     426 </span>            :         unsigned int rptr;</a>
<a name="427"><span class="lineNum">     427 </span>            :         unsigned int wptr;</a>
<a name="428"><span class="lineNum">     428 </span>            : };</a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span>            : struct ras_manager {</a>
<a name="431"><span class="lineNum">     431 </span>            :         struct ras_common_if head;</a>
<a name="432"><span class="lineNum">     432 </span>            :         /* reference count */</a>
<a name="433"><span class="lineNum">     433 </span>            :         int use;</a>
<a name="434"><span class="lineNum">     434 </span>            :         /* ras block link */</a>
<a name="435"><span class="lineNum">     435 </span>            :         struct list_head node;</a>
<a name="436"><span class="lineNum">     436 </span>            :         /* the device */</a>
<a name="437"><span class="lineNum">     437 </span>            :         struct amdgpu_device *adev;</a>
<a name="438"><span class="lineNum">     438 </span>            :         /* sysfs */</a>
<a name="439"><span class="lineNum">     439 </span>            :         struct device_attribute sysfs_attr;</a>
<a name="440"><span class="lineNum">     440 </span>            :         int attr_inuse;</a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            :         /* fs node name */</a>
<a name="443"><span class="lineNum">     443 </span>            :         struct ras_fs_data fs_data;</a>
<a name="444"><span class="lineNum">     444 </span>            : </a>
<a name="445"><span class="lineNum">     445 </span>            :         /* IH data */</a>
<a name="446"><span class="lineNum">     446 </span>            :         struct ras_ih_data ih_data;</a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span>            :         struct ras_err_data err_data;</a>
<a name="449"><span class="lineNum">     449 </span>            : };</a>
<a name="450"><span class="lineNum">     450 </span>            : </a>
<a name="451"><span class="lineNum">     451 </span>            : struct ras_badpage {</a>
<a name="452"><span class="lineNum">     452 </span>            :         unsigned int bp;</a>
<a name="453"><span class="lineNum">     453 </span>            :         unsigned int size;</a>
<a name="454"><span class="lineNum">     454 </span>            :         unsigned int flags;</a>
<a name="455"><span class="lineNum">     455 </span>            : };</a>
<a name="456"><span class="lineNum">     456 </span>            : </a>
<a name="457"><span class="lineNum">     457 </span>            : /* interfaces for IP */</a>
<a name="458"><span class="lineNum">     458 </span>            : struct ras_fs_if {</a>
<a name="459"><span class="lineNum">     459 </span>            :         struct ras_common_if head;</a>
<a name="460"><span class="lineNum">     460 </span>            :         const char* sysfs_name;</a>
<a name="461"><span class="lineNum">     461 </span>            :         char debugfs_name[32];</a>
<a name="462"><span class="lineNum">     462 </span>            : };</a>
<a name="463"><span class="lineNum">     463 </span>            : </a>
<a name="464"><span class="lineNum">     464 </span>            : struct ras_query_if {</a>
<a name="465"><span class="lineNum">     465 </span>            :         struct ras_common_if head;</a>
<a name="466"><span class="lineNum">     466 </span>            :         unsigned long ue_count;</a>
<a name="467"><span class="lineNum">     467 </span>            :         unsigned long ce_count;</a>
<a name="468"><span class="lineNum">     468 </span>            : };</a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span>            : struct ras_inject_if {</a>
<a name="471"><span class="lineNum">     471 </span>            :         struct ras_common_if head;</a>
<a name="472"><span class="lineNum">     472 </span>            :         uint64_t address;</a>
<a name="473"><span class="lineNum">     473 </span>            :         uint64_t value;</a>
<a name="474"><span class="lineNum">     474 </span>            : };</a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span>            : struct ras_cure_if {</a>
<a name="477"><span class="lineNum">     477 </span>            :         struct ras_common_if head;</a>
<a name="478"><span class="lineNum">     478 </span>            :         uint64_t address;</a>
<a name="479"><span class="lineNum">     479 </span>            : };</a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span>            : struct ras_ih_if {</a>
<a name="482"><span class="lineNum">     482 </span>            :         struct ras_common_if head;</a>
<a name="483"><span class="lineNum">     483 </span>            :         ras_ih_cb cb;</a>
<a name="484"><span class="lineNum">     484 </span>            : };</a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span>            : struct ras_dispatch_if {</a>
<a name="487"><span class="lineNum">     487 </span>            :         struct ras_common_if head;</a>
<a name="488"><span class="lineNum">     488 </span>            :         struct amdgpu_iv_entry *entry;</a>
<a name="489"><span class="lineNum">     489 </span>            : };</a>
<a name="490"><span class="lineNum">     490 </span>            : </a>
<a name="491"><span class="lineNum">     491 </span>            : struct ras_debug_if {</a>
<a name="492"><span class="lineNum">     492 </span>            :         union {</a>
<a name="493"><span class="lineNum">     493 </span>            :                 struct ras_common_if head;</a>
<a name="494"><span class="lineNum">     494 </span>            :                 struct ras_inject_if inject;</a>
<a name="495"><span class="lineNum">     495 </span>            :         };</a>
<a name="496"><span class="lineNum">     496 </span>            :         int op;</a>
<a name="497"><span class="lineNum">     497 </span>            : };</a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span>            : struct amdgpu_ras_block_object {</a>
<a name="500"><span class="lineNum">     500 </span>            :         struct ras_common_if  ras_comm;</a>
<a name="501"><span class="lineNum">     501 </span>            : </a>
<a name="502"><span class="lineNum">     502 </span>            :         int (*ras_block_match)(struct amdgpu_ras_block_object *block_obj,</a>
<a name="503"><span class="lineNum">     503 </span>            :                                 enum amdgpu_ras_block block, uint32_t sub_block_index);</a>
<a name="504"><span class="lineNum">     504 </span>            :         int (*ras_late_init)(struct amdgpu_device *adev, struct ras_common_if *ras_block);</a>
<a name="505"><span class="lineNum">     505 </span>            :         void (*ras_fini)(struct amdgpu_device *adev, struct ras_common_if *ras_block);</a>
<a name="506"><span class="lineNum">     506 </span>            :         ras_ih_cb ras_cb;</a>
<a name="507"><span class="lineNum">     507 </span>            :         const struct amdgpu_ras_block_hw_ops *hw_ops;</a>
<a name="508"><span class="lineNum">     508 </span>            : };</a>
<a name="509"><span class="lineNum">     509 </span>            : </a>
<a name="510"><span class="lineNum">     510 </span>            : struct amdgpu_ras_block_hw_ops {</a>
<a name="511"><span class="lineNum">     511 </span>            :         int  (*ras_error_inject)(struct amdgpu_device *adev, void *inject_if);</a>
<a name="512"><span class="lineNum">     512 </span>            :         void (*query_ras_error_count)(struct amdgpu_device *adev, void *ras_error_status);</a>
<a name="513"><span class="lineNum">     513 </span>            :         void (*query_ras_error_status)(struct amdgpu_device *adev);</a>
<a name="514"><span class="lineNum">     514 </span>            :         void (*query_ras_error_address)(struct amdgpu_device *adev, void *ras_error_status);</a>
<a name="515"><span class="lineNum">     515 </span>            :         void (*reset_ras_error_count)(struct amdgpu_device *adev);</a>
<a name="516"><span class="lineNum">     516 </span>            :         void (*reset_ras_error_status)(struct amdgpu_device *adev);</a>
<a name="517"><span class="lineNum">     517 </span>            :         bool (*query_poison_status)(struct amdgpu_device *adev);</a>
<a name="518"><span class="lineNum">     518 </span>            :         bool (*handle_poison_consumption)(struct amdgpu_device *adev);</a>
<a name="519"><span class="lineNum">     519 </span>            : };</a>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<a name="521"><span class="lineNum">     521 </span>            : /* work flow</a>
<a name="522"><span class="lineNum">     522 </span>            :  * vbios</a>
<a name="523"><span class="lineNum">     523 </span>            :  * 1: ras feature enable (enabled by default)</a>
<a name="524"><span class="lineNum">     524 </span>            :  * psp</a>
<a name="525"><span class="lineNum">     525 </span>            :  * 2: ras framework init (in ip_init)</a>
<a name="526"><span class="lineNum">     526 </span>            :  * IP</a>
<a name="527"><span class="lineNum">     527 </span>            :  * 3: IH add</a>
<a name="528"><span class="lineNum">     528 </span>            :  * 4: debugfs/sysfs create</a>
<a name="529"><span class="lineNum">     529 </span>            :  * 5: query/inject</a>
<a name="530"><span class="lineNum">     530 </span>            :  * 6: debugfs/sysfs remove</a>
<a name="531"><span class="lineNum">     531 </span>            :  * 7: IH remove</a>
<a name="532"><span class="lineNum">     532 </span>            :  * 8: feature disable</a>
<a name="533"><span class="lineNum">     533 </span>            :  */</a>
<a name="534"><span class="lineNum">     534 </span>            : </a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span>            : int amdgpu_ras_recovery_init(struct amdgpu_device *adev);</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            : void amdgpu_ras_resume(struct amdgpu_device *adev);</a>
<a name="539"><span class="lineNum">     539 </span>            : void amdgpu_ras_suspend(struct amdgpu_device *adev);</a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span>            : int amdgpu_ras_query_error_count(struct amdgpu_device *adev,</a>
<a name="542"><span class="lineNum">     542 </span>            :                                  unsigned long *ce_count,</a>
<a name="543"><span class="lineNum">     543 </span>            :                                  unsigned long *ue_count);</a>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<a name="545"><span class="lineNum">     545 </span>            : /* error handling functions */</a>
<a name="546"><span class="lineNum">     546 </span>            : int amdgpu_ras_add_bad_pages(struct amdgpu_device *adev,</a>
<a name="547"><span class="lineNum">     547 </span>            :                 struct eeprom_table_record *bps, int pages);</a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span>            : int amdgpu_ras_save_bad_pages(struct amdgpu_device *adev);</a>
<a name="550"><span class="lineNum">     550 </span>            : </a>
<a name="551"><span class="lineNum">     551 </span>            : static inline enum ta_ras_block</a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 : amdgpu_ras_block_to_ta(enum amdgpu_ras_block block) {</span></a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :         switch (block) {</span></a>
<a name="554"><span class="lineNum">     554 </span>            :         case AMDGPU_RAS_BLOCK__UMC:</a>
<a name="555"><span class="lineNum">     555 </span>            :                 return TA_RAS_BLOCK__UMC;</a>
<a name="556"><span class="lineNum">     556 </span>            :         case AMDGPU_RAS_BLOCK__SDMA:</a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__SDMA;</span></a>
<a name="558"><span class="lineNum">     558 </span>            :         case AMDGPU_RAS_BLOCK__GFX:</a>
<a name="559"><span class="lineNum">     559 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__GFX;</span></a>
<a name="560"><span class="lineNum">     560 </span>            :         case AMDGPU_RAS_BLOCK__MMHUB:</a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__MMHUB;</span></a>
<a name="562"><span class="lineNum">     562 </span>            :         case AMDGPU_RAS_BLOCK__ATHUB:</a>
<a name="563"><span class="lineNum">     563 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__ATHUB;</span></a>
<a name="564"><span class="lineNum">     564 </span>            :         case AMDGPU_RAS_BLOCK__PCIE_BIF:</a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__PCIE_BIF;</span></a>
<a name="566"><span class="lineNum">     566 </span>            :         case AMDGPU_RAS_BLOCK__HDP:</a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__HDP;</span></a>
<a name="568"><span class="lineNum">     568 </span>            :         case AMDGPU_RAS_BLOCK__XGMI_WAFL:</a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__XGMI_WAFL;</span></a>
<a name="570"><span class="lineNum">     570 </span>            :         case AMDGPU_RAS_BLOCK__DF:</a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__DF;</span></a>
<a name="572"><span class="lineNum">     572 </span>            :         case AMDGPU_RAS_BLOCK__SMN:</a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__SMN;</span></a>
<a name="574"><span class="lineNum">     574 </span>            :         case AMDGPU_RAS_BLOCK__SEM:</a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__SEM;</span></a>
<a name="576"><span class="lineNum">     576 </span>            :         case AMDGPU_RAS_BLOCK__MP0:</a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__MP0;</span></a>
<a name="578"><span class="lineNum">     578 </span>            :         case AMDGPU_RAS_BLOCK__MP1:</a>
<a name="579"><span class="lineNum">     579 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__MP1;</span></a>
<a name="580"><span class="lineNum">     580 </span>            :         case AMDGPU_RAS_BLOCK__FUSE:</a>
<a name="581"><span class="lineNum">     581 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__FUSE;</span></a>
<a name="582"><span class="lineNum">     582 </span>            :         case AMDGPU_RAS_BLOCK__MCA:</a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :                 return TA_RAS_BLOCK__MCA;</span></a>
<a name="584"><span class="lineNum">     584 </span>            :         default:</a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 :                 WARN_ONCE(1, &quot;RAS ERROR: unexpected block id %d\n&quot;, block);</span></a>
<a name="586"><span class="lineNum">     586 </span>            :                 return TA_RAS_BLOCK__UMC;</a>
<a name="587"><span class="lineNum">     587 </span>            :         }</a>
<a name="588"><span class="lineNum">     588 </span>            : }</a>
<a name="589"><span class="lineNum">     589 </span>            : </a>
<a name="590"><span class="lineNum">     590 </span>            : static inline enum ta_ras_error_type</a>
<a name="591"><span class="lineNum">     591 </span><span class="lineNoCov">          0 : amdgpu_ras_error_to_ta(enum amdgpu_ras_error_type error) {</span></a>
<a name="592"><span class="lineNum">     592 </span><span class="lineNoCov">          0 :         switch (error) {</span></a>
<a name="593"><span class="lineNum">     593 </span>            :         case AMDGPU_RAS_ERROR__NONE:</a>
<a name="594"><span class="lineNum">     594 </span>            :                 return TA_RAS_ERROR__NONE;</a>
<a name="595"><span class="lineNum">     595 </span>            :         case AMDGPU_RAS_ERROR__PARITY:</a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :                 return TA_RAS_ERROR__PARITY;</span></a>
<a name="597"><span class="lineNum">     597 </span>            :         case AMDGPU_RAS_ERROR__SINGLE_CORRECTABLE:</a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :                 return TA_RAS_ERROR__SINGLE_CORRECTABLE;</span></a>
<a name="599"><span class="lineNum">     599 </span>            :         case AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE:</a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 :                 return TA_RAS_ERROR__MULTI_UNCORRECTABLE;</span></a>
<a name="601"><span class="lineNum">     601 </span>            :         case AMDGPU_RAS_ERROR__POISON:</a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :                 return TA_RAS_ERROR__POISON;</span></a>
<a name="603"><span class="lineNum">     603 </span>            :         default:</a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 WARN_ONCE(1, &quot;RAS ERROR: unexpected error type %d\n&quot;, error);</span></a>
<a name="605"><span class="lineNum">     605 </span>            :                 return TA_RAS_ERROR__NONE;</a>
<a name="606"><span class="lineNum">     606 </span>            :         }</a>
<a name="607"><span class="lineNum">     607 </span>            : }</a>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<a name="609"><span class="lineNum">     609 </span>            : /* called in ip_init and ip_fini */</a>
<a name="610"><span class="lineNum">     610 </span>            : int amdgpu_ras_init(struct amdgpu_device *adev);</a>
<a name="611"><span class="lineNum">     611 </span>            : int amdgpu_ras_late_init(struct amdgpu_device *adev);</a>
<a name="612"><span class="lineNum">     612 </span>            : int amdgpu_ras_fini(struct amdgpu_device *adev);</a>
<a name="613"><span class="lineNum">     613 </span>            : int amdgpu_ras_pre_fini(struct amdgpu_device *adev);</a>
<a name="614"><span class="lineNum">     614 </span>            : </a>
<a name="615"><span class="lineNum">     615 </span>            : int amdgpu_ras_block_late_init(struct amdgpu_device *adev,</a>
<a name="616"><span class="lineNum">     616 </span>            :                         struct ras_common_if *ras_block);</a>
<a name="617"><span class="lineNum">     617 </span>            : </a>
<a name="618"><span class="lineNum">     618 </span>            : void amdgpu_ras_block_late_fini(struct amdgpu_device *adev,</a>
<a name="619"><span class="lineNum">     619 </span>            :                           struct ras_common_if *ras_block);</a>
<a name="620"><span class="lineNum">     620 </span>            : </a>
<a name="621"><span class="lineNum">     621 </span>            : int amdgpu_ras_feature_enable(struct amdgpu_device *adev,</a>
<a name="622"><span class="lineNum">     622 </span>            :                 struct ras_common_if *head, bool enable);</a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span>            : int amdgpu_ras_feature_enable_on_boot(struct amdgpu_device *adev,</a>
<a name="625"><span class="lineNum">     625 </span>            :                 struct ras_common_if *head, bool enable);</a>
<a name="626"><span class="lineNum">     626 </span>            : </a>
<a name="627"><span class="lineNum">     627 </span>            : int amdgpu_ras_sysfs_create(struct amdgpu_device *adev,</a>
<a name="628"><span class="lineNum">     628 </span>            :                 struct ras_common_if *head);</a>
<a name="629"><span class="lineNum">     629 </span>            : </a>
<a name="630"><span class="lineNum">     630 </span>            : int amdgpu_ras_sysfs_remove(struct amdgpu_device *adev,</a>
<a name="631"><span class="lineNum">     631 </span>            :                 struct ras_common_if *head);</a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span>            : void amdgpu_ras_debugfs_create_all(struct amdgpu_device *adev);</a>
<a name="634"><span class="lineNum">     634 </span>            : </a>
<a name="635"><span class="lineNum">     635 </span>            : int amdgpu_ras_query_error_status(struct amdgpu_device *adev,</a>
<a name="636"><span class="lineNum">     636 </span>            :                 struct ras_query_if *info);</a>
<a name="637"><span class="lineNum">     637 </span>            : </a>
<a name="638"><span class="lineNum">     638 </span>            : int amdgpu_ras_reset_error_status(struct amdgpu_device *adev,</a>
<a name="639"><span class="lineNum">     639 </span>            :                 enum amdgpu_ras_block block);</a>
<a name="640"><span class="lineNum">     640 </span>            : </a>
<a name="641"><span class="lineNum">     641 </span>            : int amdgpu_ras_error_inject(struct amdgpu_device *adev,</a>
<a name="642"><span class="lineNum">     642 </span>            :                 struct ras_inject_if *info);</a>
<a name="643"><span class="lineNum">     643 </span>            : </a>
<a name="644"><span class="lineNum">     644 </span>            : int amdgpu_ras_interrupt_add_handler(struct amdgpu_device *adev,</a>
<a name="645"><span class="lineNum">     645 </span>            :                 struct ras_common_if *head);</a>
<a name="646"><span class="lineNum">     646 </span>            : </a>
<a name="647"><span class="lineNum">     647 </span>            : int amdgpu_ras_interrupt_remove_handler(struct amdgpu_device *adev,</a>
<a name="648"><span class="lineNum">     648 </span>            :                 struct ras_common_if *head);</a>
<a name="649"><span class="lineNum">     649 </span>            : </a>
<a name="650"><span class="lineNum">     650 </span>            : int amdgpu_ras_interrupt_dispatch(struct amdgpu_device *adev,</a>
<a name="651"><span class="lineNum">     651 </span>            :                 struct ras_dispatch_if *info);</a>
<a name="652"><span class="lineNum">     652 </span>            : </a>
<a name="653"><span class="lineNum">     653 </span>            : struct ras_manager *amdgpu_ras_find_obj(struct amdgpu_device *adev,</a>
<a name="654"><span class="lineNum">     654 </span>            :                 struct ras_common_if *head);</a>
<a name="655"><span class="lineNum">     655 </span>            : </a>
<a name="656"><span class="lineNum">     656 </span>            : extern atomic_t amdgpu_ras_in_intr;</a>
<a name="657"><span class="lineNum">     657 </span>            : </a>
<a name="658"><span class="lineNum">     658 </span>            : static inline bool amdgpu_ras_intr_triggered(void)</a>
<a name="659"><span class="lineNum">     659 </span>            : {</a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :         return !!atomic_read(&amp;amdgpu_ras_in_intr);</span></a>
<a name="661"><span class="lineNum">     661 </span>            : }</a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span>            : static inline void amdgpu_ras_intr_cleared(void)</a>
<a name="664"><span class="lineNum">     664 </span>            : {</a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :         atomic_set(&amp;amdgpu_ras_in_intr, 0);</span></a>
<a name="666"><span class="lineNum">     666 </span>            : }</a>
<a name="667"><span class="lineNum">     667 </span>            : </a>
<a name="668"><span class="lineNum">     668 </span>            : void amdgpu_ras_global_ras_isr(struct amdgpu_device *adev);</a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span>            : void amdgpu_ras_set_error_query_ready(struct amdgpu_device *adev, bool ready);</a>
<a name="671"><span class="lineNum">     671 </span>            : </a>
<a name="672"><span class="lineNum">     672 </span>            : bool amdgpu_ras_need_emergency_restart(struct amdgpu_device *adev);</a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span>            : void amdgpu_release_ras_context(struct amdgpu_device *adev);</a>
<a name="675"><span class="lineNum">     675 </span>            : </a>
<a name="676"><span class="lineNum">     676 </span>            : int amdgpu_persistent_edc_harvesting_supported(struct amdgpu_device *adev);</a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span>            : const char *get_ras_block_str(struct ras_common_if *ras_block);</a>
<a name="679"><span class="lineNum">     679 </span>            : </a>
<a name="680"><span class="lineNum">     680 </span>            : bool amdgpu_ras_is_poison_mode_supported(struct amdgpu_device *adev);</a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span>            : int amdgpu_ras_is_supported(struct amdgpu_device *adev, unsigned int block);</a>
<a name="683"><span class="lineNum">     683 </span>            : </a>
<a name="684"><span class="lineNum">     684 </span>            : int amdgpu_ras_reset_gpu(struct amdgpu_device *adev);</a>
<a name="685"><span class="lineNum">     685 </span>            : </a>
<a name="686"><span class="lineNum">     686 </span>            : struct amdgpu_ras* amdgpu_ras_get_context(struct amdgpu_device *adev);</a>
<a name="687"><span class="lineNum">     687 </span>            : </a>
<a name="688"><span class="lineNum">     688 </span>            : int amdgpu_ras_set_context(struct amdgpu_device *adev, struct amdgpu_ras *ras_con);</a>
<a name="689"><span class="lineNum">     689 </span>            : </a>
<a name="690"><span class="lineNum">     690 </span>            : int amdgpu_ras_register_ras_block(struct amdgpu_device *adev,</a>
<a name="691"><span class="lineNum">     691 </span>            :                                 struct amdgpu_ras_block_object *ras_block_obj);</a>
<a name="692"><span class="lineNum">     692 </span>            : void amdgpu_ras_interrupt_fatal_error_handler(struct amdgpu_device *adev);</a>
<a name="693"><span class="lineNum">     693 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
