//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:02:57 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


library ( spsram_2048x72m4s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2023/06/12, 18:13:06" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
         index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.0000000, 0.0008938, 0.0029677, 0.0047095, 0.0064662, 0.0080774, 0.0103905, 0.0126575, 0.0129633, 0.0132070, 0.0133945, 0.0135339, 0.0136874, 0.0137500",\
              "0.0000000, 0.0042250, 0.0140293, 0.0222631, 0.0305677, 0.0381841, 0.0491186, 0.0598356, 0.0612810, 0.0624329, 0.0633195, 0.0639785, 0.0647042, 0.0650000",\
              "0.0000000, 0.0086938, 0.0288679, 0.0458107, 0.0628989, 0.0785710, 0.1010710, 0.1231232, 0.1260974, 0.1284677, 0.1302920, 0.1316480, 0.1331413, 0.1337500",\
              "0.0000000, 0.0176313, 0.0585452, 0.0929058, 0.1275613, 0.1593450, 0.2049758, 0.2496984, 0.2557302, 0.2605373, 0.2642371, 0.2669870, 0.2700155, 0.2712500",\
              "0.0000000, 0.0355063, 0.1178999, 0.1870961, 0.2568861, 0.3208929, 0.4127853, 0.5028488, 0.5149958, 0.5246764, 0.5321273, 0.5376651, 0.5437640, 0.5462500"\
               );
    }
    type ( A_bus_10_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 11 ;
        bit_from : 10 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_71_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 72 ;
        bit_from : 71 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( spsram_2048x72m4s ) {
    memory () {
        type : ram ;
        address_width : 11 ;
        word_width : 72 ;
    }
    functional_peak_current : 217736.000000;
    area : 19098.698400 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001491 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.4617712, 0.4635154, 0.4880238, 0.5425000, 1.0925000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.4617712, 0.4635154, 0.4880238, 0.5425000, 1.0925000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.4155940, 0.4171638, 0.4392214, 0.4882500, 0.9832500" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.4155940, 0.4171638, 0.4392214, 0.4882500, 0.9832500" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.021576" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.023225" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001491 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.4617712, 0.4635154, 0.4880238, 0.5425000, 1.0925000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.4617712, 0.4635154, 0.4880238, 0.5425000, 1.0925000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.4155940, 0.4171638, 0.4392214, 0.4882500, 0.9832500" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.4155940, 0.4171638, 0.4392214, 0.4882500, 0.9832500" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.021576" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.023225" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_71_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[71:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.0155980, 0.0155980, 0.0155980, 0.0155980, 0.0155980" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.0155980, 0.0155980, 0.0155980, 0.0155980, 0.0155980" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.2625256, 0.2715511, 0.2808819, 0.2996797, 0.3370178",\
              "0.2703937, 0.2794192, 0.2887500, 0.3075478, 0.3448859",\
              "0.2777081, 0.2867336, 0.2960644, 0.3148622, 0.3522003",\
              "0.2843184, 0.2933439, 0.3026747, 0.3214725, 0.3588106",\
              "0.2857309, 0.2947564, 0.3040872, 0.3228850, 0.3602231"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.2625256, 0.2715511, 0.2808819, 0.2996797, 0.3370178",\
              "0.2703937, 0.2794192, 0.2887500, 0.3075478, 0.3448859",\
              "0.2777081, 0.2867336, 0.2960644, 0.3148622, 0.3522003",\
              "0.2843184, 0.2933439, 0.3026747, 0.3214725, 0.3588106",\
              "0.2857309, 0.2947564, 0.3040872, 0.3228850, 0.3602231"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950",\
              "0.0088560, 0.0249320, 0.0470450, 0.0929380, 0.1859950"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.3392946, 0.3519093, 0.3656632, 0.3933465, 0.4480788",\
              "0.3481429, 0.3607576, 0.3745116, 0.4021948, 0.4569271",\
              "0.3562752, 0.3688899, 0.3826438, 0.4103271, 0.4650594",\
              "0.3646941, 0.3773088, 0.3910627, 0.4187460, 0.4734783",\
              "0.3664129, 0.3790276, 0.3927816, 0.4204648, 0.4751971"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.3392946, 0.3519093, 0.3656632, 0.3933465, 0.4480788",\
              "0.3481429, 0.3607576, 0.3745116, 0.4021948, 0.4569271",\
              "0.3562752, 0.3688899, 0.3826438, 0.4103271, 0.4650594",\
              "0.3646941, 0.3773088, 0.3910627, 0.4187460, 0.4734783",\
              "0.3664129, 0.3790276, 0.3927816, 0.4204648, 0.4751971"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560",\
              "0.0103740, 0.0385490, 0.0741410, 0.1466360, 0.2907560"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.027567 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0226581, 0.0316971, 0.0403031, 0.0523181, 0.0555891" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0226581, 0.0316971, 0.0403031, 0.0523181, 0.0555891" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0226581, 0.0316971, 0.0403031, 0.0523181, 0.0555891" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0226581, 0.0316971, 0.0403031, 0.0523181, 0.0555891" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.0770628, 0.0843701, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.0962438, 0.0981705, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.4617712, 0.4635154, 0.4880238, 0.5425000, 1.0925000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.4617712, 0.4635154, 0.4880238, 0.5425000, 1.0925000" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "14.335600" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.314188" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "13.086100" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.314647" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "8.838790" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.314190" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "10.962500" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.314419" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.076798" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001466 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.269110" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.355696" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0819829, 0.0895322, 0.0970771, 0.1088658, 0.1275251",\
              "0.0743863, 0.0819356, 0.0894805, 0.1012692, 0.1199285",\
              "0.0691217, 0.0766710, 0.0842159, 0.0960046, 0.1146639",\
              "0.0673881, 0.0749374, 0.0824823, 0.0942710, 0.1129303",\
              "0.0732346, 0.0807839, 0.0883288, 0.1001175, 0.1187768"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0819829, 0.0895322, 0.0970771, 0.1088658, 0.1275251",\
              "0.0743863, 0.0819356, 0.0894805, 0.1012692, 0.1199285",\
              "0.0691217, 0.0766710, 0.0842159, 0.0960046, 0.1146639",\
              "0.0673881, 0.0749374, 0.0824823, 0.0942710, 0.1129303",\
              "0.0732346, 0.0807839, 0.0883288, 0.1001175, 0.1187768"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0485861, 0.0457690, 0.0462552, 0.0475279, 0.0503164",\
              "0.0595949, 0.0567778, 0.0572640, 0.0585367, 0.0613252",\
              "0.0712846, 0.0684675, 0.0689537, 0.0702264, 0.0730149",\
              "0.0872412, 0.0844241, 0.0849103, 0.0861830, 0.0889715",\
              "0.1103907, 0.1075736, 0.1080598, 0.1093325, 0.1121210"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0485861, 0.0457690, 0.0462552, 0.0475279, 0.0503164",\
              "0.0595949, 0.0567778, 0.0572640, 0.0585367, 0.0613252",\
              "0.0712846, 0.0684675, 0.0689537, 0.0702264, 0.0730149",\
              "0.0872412, 0.0844241, 0.0849103, 0.0861830, 0.0889715",\
              "0.1103907, 0.1075736, 0.1080598, 0.1093325, 0.1121210"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001491 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.021576" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.023225" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0677650, 0.0737732, 0.0809529, 0.0907836, 0.1067105",\
              "0.0677650, 0.0737732, 0.0809529, 0.0907836, 0.1067105",\
              "0.0677617, 0.0737699, 0.0809496, 0.0907803, 0.1067072",\
              "0.0677628, 0.0737710, 0.0809507, 0.0907814, 0.1067083",\
              "0.0677650, 0.0737732, 0.0809529, 0.0907836, 0.1067105"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0677650, 0.0737732, 0.0809529, 0.0907836, 0.1067105",\
              "0.0677650, 0.0737732, 0.0809529, 0.0907836, 0.1067105",\
              "0.0677617, 0.0737699, 0.0809496, 0.0907803, 0.1067072",\
              "0.0677628, 0.0737710, 0.0809507, 0.0907814, 0.1067083",\
              "0.0677650, 0.0737732, 0.0809529, 0.0907836, 0.1067105"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0435045, 0.0421691, 0.0435430, 0.0465295, 0.0507832",\
              "0.0544418, 0.0531064, 0.0544803, 0.0574668, 0.0617205",\
              "0.0648555, 0.0635201, 0.0648940, 0.0678805, 0.0721342",\
              "0.0793931, 0.0780577, 0.0794316, 0.0824181, 0.0866718",\
              "0.0999774, 0.0986420, 0.1000159, 0.1030024, 0.1072561"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0435045, 0.0421691, 0.0435430, 0.0465295, 0.0507832",\
              "0.0544418, 0.0531064, 0.0544803, 0.0574668, 0.0617205",\
              "0.0648555, 0.0635201, 0.0648940, 0.0678805, 0.0721342",\
              "0.0793931, 0.0780577, 0.0794316, 0.0824181, 0.0866718",\
              "0.0999774, 0.0986420, 0.1000159, 0.1030024, 0.1072561"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_10_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001418 ;
        pin (A[10:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.069155" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.052043" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0836105, 0.0884659, 0.0924765, 0.1024282, 0.1185157",\
              "0.0836369, 0.0884923, 0.0925029, 0.1024546, 0.1185421",\
              "0.0836182, 0.0884736, 0.0924842, 0.1024359, 0.1185234",\
              "0.0836391, 0.0884945, 0.0925051, 0.1024568, 0.1185443",\
              "0.0836380, 0.0884934, 0.0925040, 0.1024557, 0.1185432"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0836105, 0.0884659, 0.0924765, 0.1024282, 0.1185157",\
              "0.0836369, 0.0884923, 0.0925029, 0.1024546, 0.1185421",\
              "0.0836182, 0.0884736, 0.0924842, 0.1024359, 0.1185234",\
              "0.0836391, 0.0884945, 0.0925051, 0.1024568, 0.1185443",\
              "0.0836380, 0.0884934, 0.0925040, 0.1024557, 0.1185432"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0515591, 0.0503667, 0.0509409, 0.0532762, 0.0596408",\
              "0.0625965, 0.0614041, 0.0619783, 0.0643136, 0.0706782",\
              "0.0726153, 0.0714229, 0.0719971, 0.0743324, 0.0806970",\
              "0.0816628, 0.0804704, 0.0810446, 0.0833799, 0.0897445",\
              "0.0837572, 0.0825648, 0.0831390, 0.0854743, 0.0918389"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0515591, 0.0503667, 0.0509409, 0.0532762, 0.0596408",\
              "0.0625965, 0.0614041, 0.0619783, 0.0643136, 0.0706782",\
              "0.0726153, 0.0714229, 0.0719971, 0.0743324, 0.0806970",\
              "0.0816628, 0.0804704, 0.0810446, 0.0833799, 0.0897445",\
              "0.0837572, 0.0825648, 0.0831390, 0.0854743, 0.0918389"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_71_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001053 ;
        pin ( BWEB[71:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.011956" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015851" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0685724, 0.0766447, 0.0830698, 0.0922034, 0.1057512",\
              "0.0611806, 0.0692530, 0.0756780, 0.0848117, 0.0983594",\
              "0.0548126, 0.0628849, 0.0693100, 0.0784436, 0.0919914",\
              "0.0503552, 0.0584275, 0.0648526, 0.0739862, 0.0875340",\
              "0.0537330, 0.0618053, 0.0682304, 0.0773641, 0.0909118"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0685724, 0.0766447, 0.0830698, 0.0922034, 0.1057512",\
              "0.0611806, 0.0692530, 0.0756780, 0.0848117, 0.0983594",\
              "0.0548126, 0.0628849, 0.0693100, 0.0784436, 0.0919914",\
              "0.0503552, 0.0584275, 0.0648526, 0.0739862, 0.0875340",\
              "0.0537330, 0.0618053, 0.0682304, 0.0773641, 0.0909118"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0734143, 0.0674248, 0.0630577, 0.0573345, 0.0498963",\
              "0.0815905, 0.0756011, 0.0712340, 0.0655108, 0.0580726",\
              "0.0882137, 0.0822241, 0.0778571, 0.0721338, 0.0646956",\
              "0.0921219, 0.0861324, 0.0817655, 0.0760422, 0.0686039",\
              "0.0871763, 0.0811869, 0.0768198, 0.0710965, 0.0636584"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0734143, 0.0674248, 0.0630577, 0.0573345, 0.0498963",\
              "0.0815905, 0.0756011, 0.0712340, 0.0655108, 0.0580726",\
              "0.0882137, 0.0822241, 0.0778571, 0.0721338, 0.0646956",\
              "0.0921219, 0.0861324, 0.0817655, 0.0760422, 0.0686039",\
              "0.0871763, 0.0811869, 0.0768198, 0.0710965, 0.0636584"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_71_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001070 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[71:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.012813" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.014308" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0611382, 0.0693450, 0.0763367, 0.0864952, 0.1022591",\
              "0.0537190, 0.0619259, 0.0689175, 0.0790761, 0.0948400",\
              "0.0473818, 0.0555887, 0.0625803, 0.0727388, 0.0885027",\
              "0.0428970, 0.0511039, 0.0580955, 0.0682540, 0.0840180",\
              "0.0462748, 0.0544817, 0.0614733, 0.0716319, 0.0873958"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0611382, 0.0693450, 0.0763367, 0.0864952, 0.1022591",\
              "0.0537190, 0.0619259, 0.0689175, 0.0790761, 0.0948400",\
              "0.0473818, 0.0555887, 0.0625803, 0.0727388, 0.0885027",\
              "0.0428970, 0.0511039, 0.0580955, 0.0682540, 0.0840180",\
              "0.0462748, 0.0544817, 0.0614733, 0.0716319, 0.0873958"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0710358, 0.0652487, 0.0609851, 0.0552200, 0.0478005",\
              "0.0792077, 0.0734206, 0.0691570, 0.0633919, 0.0559724",\
              "0.0858418, 0.0800547, 0.0757911, 0.0700260, 0.0626065",\
              "0.0897446, 0.0839575, 0.0796939, 0.0739288, 0.0665093",\
              "0.0847924, 0.0790053, 0.0747417, 0.0689766, 0.0615571"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0710358, 0.0652487, 0.0609851, 0.0552200, 0.0478005",\
              "0.0792077, 0.0734206, 0.0691570, 0.0633919, 0.0559724",\
              "0.0858418, 0.0800547, 0.0757911, 0.0700260, 0.0626065",\
              "0.0897446, 0.0839575, 0.0796939, 0.0739288, 0.0665093",\
              "0.0847924, 0.0790053, 0.0747417, 0.0689766, 0.0615571"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 49.611200 ;
    }
}
}
