verilog work "state_machine.v"
verilog work "Reg_8bit_clr.v"
verilog work "Reg_8bit.v"
verilog work "Reg_16bit.v"
verilog work "MUX_BUS.v"
verilog work "ALU.v"
verilog work "inst_ram_test.v"
verilog work "data_ram_test.v"
verilog work "cpu_top.v"
verilog work "CPU_test_bench.v"
verilog work "E:/Programs/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
