{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543594721005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543594721005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 12:18:40 2018 " "Processing started: Fri Nov 30 12:18:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543594721005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543594721005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processador_v1_uniciclo -c Processador_v1_uniciclo " "Command: quartus_sta Processador_v1_uniciclo -c Processador_v1_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543594721005 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543594721271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543594722552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543594722552 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594722630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594722630 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "272 " "The Timing Analyzer is analyzing 272 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543594723302 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador_v1_uniciclo.sdc " "Synopsys Design Constraints File file not found: 'Processador_v1_uniciclo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543594723364 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594723364 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Sistema Clock_Sistema " "create_clock -period 1.000 -name Clock_Sistema Clock_Sistema" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BancoRegistradores:G7\|Reg~116 BancoRegistradores:G7\|Reg~116 " "create_clock -period 1.000 -name BancoRegistradores:G7\|Reg~116 BancoRegistradores:G7\|Reg~116" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543594723364 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~13  from: cin  to: sumout " "Cell: G16\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: cin  to: sumout " "Cell: G16\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~1  from: cin  to: sumout " "Cell: G16\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: cin  to: sumout " "Cell: G16\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datac  to: sumout " "Cell: G16\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datad  to: sumout " "Cell: G16\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: cin  to: sumout " "Cell: G16\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: cin  to: sumout " "Cell: G16\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~1  from: cin  to: sumout " "Cell: G16\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: cin  to: sumout " "Cell: G16\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datac  to: sumout " "Cell: G16\|Add1~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datad  to: sumout " "Cell: G16\|Add1~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594723364 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543594723364 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543594723380 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543594723380 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543594723380 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543594723395 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543594723474 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543594723474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.604 " "Worst-case setup slack is -18.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594723474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594723474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.604           -3018.256 BancoRegistradores:G7\|Reg~116  " "  -18.604           -3018.256 BancoRegistradores:G7\|Reg~116 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594723474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.859           -1071.211 Clock_Sistema  " "  -13.859           -1071.211 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594723474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594723474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594723489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594723489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 Clock_Sistema  " "    0.212               0.000 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594723489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.714               0.000 BancoRegistradores:G7\|Reg~116  " "    1.714               0.000 BancoRegistradores:G7\|Reg~116 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594723489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594723489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543594723505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543594723520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.571 " "Worst-case minimum pulse width slack is -3.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594723520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594723520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.571           -5486.218 BancoRegistradores:G7\|Reg~116  " "   -3.571           -5486.218 BancoRegistradores:G7\|Reg~116 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594723520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -130.288 Clock_Sistema  " "   -0.724            -130.288 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594723520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594723520 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543594723552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543594723614 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543594727020 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~13  from: cin  to: sumout " "Cell: G16\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594727223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: cin  to: sumout " "Cell: G16\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594727223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~1  from: cin  to: sumout " "Cell: G16\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594727223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: cin  to: sumout " "Cell: G16\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594727223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datac  to: sumout " "Cell: G16\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594727223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datad  to: sumout " "Cell: G16\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594727223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: cin  to: sumout " "Cell: G16\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594727223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: cin  to: sumout " "Cell: G16\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594727223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~1  from: cin  to: sumout " "Cell: G16\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594727223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: cin  to: sumout " "Cell: G16\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594727223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datac  to: sumout " "Cell: G16\|Add1~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594727223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datad  to: sumout " "Cell: G16\|Add1~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594727223 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543594727223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543594727223 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543594727239 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543594727239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.275 " "Worst-case setup slack is -18.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594727239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594727239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.275           -3008.480 BancoRegistradores:G7\|Reg~116  " "  -18.275           -3008.480 BancoRegistradores:G7\|Reg~116 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594727239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.653           -1070.023 Clock_Sistema  " "  -13.653           -1070.023 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594727239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594727239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.009 " "Worst-case hold slack is -0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594727270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594727270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 Clock_Sistema  " "   -0.009              -0.009 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594727270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 BancoRegistradores:G7\|Reg~116  " "    0.837               0.000 BancoRegistradores:G7\|Reg~116 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594727270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594727270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543594727270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543594727286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.934 " "Worst-case minimum pulse width slack is -3.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594727286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594727286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.934           -5866.710 BancoRegistradores:G7\|Reg~116  " "   -3.934           -5866.710 BancoRegistradores:G7\|Reg~116 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594727286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -130.189 Clock_Sistema  " "   -0.724            -130.189 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594727286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594727286 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543594727317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543594727614 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543594729411 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~13  from: cin  to: sumout " "Cell: G16\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: cin  to: sumout " "Cell: G16\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~1  from: cin  to: sumout " "Cell: G16\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: cin  to: sumout " "Cell: G16\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datac  to: sumout " "Cell: G16\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datad  to: sumout " "Cell: G16\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: cin  to: sumout " "Cell: G16\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: cin  to: sumout " "Cell: G16\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~1  from: cin  to: sumout " "Cell: G16\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: cin  to: sumout " "Cell: G16\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datac  to: sumout " "Cell: G16\|Add1~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729520 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datad  to: sumout " "Cell: G16\|Add1~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729520 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543594729520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543594729520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543594729536 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543594729536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.377 " "Worst-case setup slack is -9.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.377           -1432.957 BancoRegistradores:G7\|Reg~116  " "   -9.377           -1432.957 BancoRegistradores:G7\|Reg~116 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.397            -442.970 Clock_Sistema  " "   -6.397            -442.970 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594729536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 Clock_Sistema  " "    0.118               0.000 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.768               0.000 BancoRegistradores:G7\|Reg~116  " "    0.768               0.000 BancoRegistradores:G7\|Reg~116 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594729551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543594729551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543594729567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.500 " "Worst-case minimum pulse width slack is -1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500           -1701.350 BancoRegistradores:G7\|Reg~116  " "   -1.500           -1701.350 BancoRegistradores:G7\|Reg~116 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -9.980 Clock_Sistema  " "   -0.090              -9.980 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594729567 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543594729598 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~13  from: cin  to: sumout " "Cell: G16\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: cin  to: sumout " "Cell: G16\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~1  from: cin  to: sumout " "Cell: G16\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: cin  to: sumout " "Cell: G16\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datac  to: sumout " "Cell: G16\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datad  to: sumout " "Cell: G16\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: cin  to: sumout " "Cell: G16\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: cin  to: sumout " "Cell: G16\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~1  from: cin  to: sumout " "Cell: G16\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: cin  to: sumout " "Cell: G16\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datac  to: sumout " "Cell: G16\|Add1~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datad  to: sumout " "Cell: G16\|Add1~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543594729801 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543594729801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543594729801 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543594729817 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543594729817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.240 " "Worst-case setup slack is -8.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.240           -1271.026 BancoRegistradores:G7\|Reg~116  " "   -8.240           -1271.026 BancoRegistradores:G7\|Reg~116 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.613            -386.159 Clock_Sistema  " "   -5.613            -386.159 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594729832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 Clock_Sistema  " "    0.023               0.000 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738               0.000 BancoRegistradores:G7\|Reg~116  " "    0.738               0.000 BancoRegistradores:G7\|Reg~116 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594729848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543594729848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543594729864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.254 " "Worst-case minimum pulse width slack is -1.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.254           -1400.437 BancoRegistradores:G7\|Reg~116  " "   -1.254           -1400.437 BancoRegistradores:G7\|Reg~116 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -9.914 Clock_Sistema  " "   -0.089              -9.914 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543594729864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543594729864 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543594733207 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543594733223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5232 " "Peak virtual memory: 5232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543594733410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 12:18:53 2018 " "Processing ended: Fri Nov 30 12:18:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543594733410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543594733410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543594733410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543594733410 ""}
