<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\1\Downloads\GW2A_test\impl\gwsynthesis\GW2A_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\1\Downloads\GW2A_test\src\GW2A_test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\1\Downloads\GW2A_test\src\GW2A_test.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 28 17:02:15 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>10796</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5545</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_in </td>
</tr>
<tr>
<td>2</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll_1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>pll_1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll_1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>pll_1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll_1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>pll_1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll_1/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">96.698(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_in!</h4>
<h4>No timing paths to get frequency of pll_1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_1/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_1/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-0.619</td>
<td>3</td>
</tr>
<tr>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.341</td>
<td>Average_Filter_2/data_reg[0]_0_s0/Q</td>
<td>data_handler_1/trig_flag_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.306</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.267</td>
<td>Average_Filter_2/data_reg[0]_0_s0/Q</td>
<td>data_handler_1/freq_measure_a/freq_trig_s1/CE</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.232</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.011</td>
<td>Average_Filter_2/data_reg[0]_0_s0/Q</td>
<td>data_handler_1/freq_measure_a/freq_trig_s1/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.976</td>
</tr>
<tr>
<td>4</td>
<td>0.918</td>
<td>LCD_1/cnt_main_7_s1/Q</td>
<td>LCD_1/char_57_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.047</td>
</tr>
<tr>
<td>5</td>
<td>0.946</td>
<td>spi_slave_u/regs[6]_7_s0/Q</td>
<td>LCD_1/color_10_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.019</td>
</tr>
<tr>
<td>6</td>
<td>0.946</td>
<td>spi_slave_u/regs[6]_7_s0/Q</td>
<td>LCD_1/color_15_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.019</td>
</tr>
<tr>
<td>7</td>
<td>1.170</td>
<td>spi_slave_u/regs[6]_7_s0/Q</td>
<td>LCD_1/color_7_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.795</td>
</tr>
<tr>
<td>8</td>
<td>1.170</td>
<td>spi_slave_u/regs[6]_7_s0/Q</td>
<td>LCD_1/color_9_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.795</td>
</tr>
<tr>
<td>9</td>
<td>1.204</td>
<td>spi_slave_u/regs[6]_7_s0/Q</td>
<td>LCD_1/color_4_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.761</td>
</tr>
<tr>
<td>10</td>
<td>1.209</td>
<td>spi_slave_u/regs[6]_7_s0/Q</td>
<td>LCD_1/color_8_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.756</td>
</tr>
<tr>
<td>11</td>
<td>1.209</td>
<td>spi_slave_u/regs[6]_7_s0/Q</td>
<td>LCD_1/color_12_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.756</td>
</tr>
<tr>
<td>12</td>
<td>1.209</td>
<td>spi_slave_u/regs[6]_7_s0/Q</td>
<td>LCD_1/color_13_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.756</td>
</tr>
<tr>
<td>13</td>
<td>1.216</td>
<td>spi_slave_u/regs[6]_7_s0/Q</td>
<td>LCD_1/color_3_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.749</td>
</tr>
<tr>
<td>14</td>
<td>1.375</td>
<td>LCD_1/x_cnt_9_s2/Q</td>
<td>LCD_1/x_cnt_7_s2/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.590</td>
</tr>
<tr>
<td>15</td>
<td>1.431</td>
<td>LCD_1/cnt_main_7_s1/Q</td>
<td>LCD_1/char_34_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.534</td>
</tr>
<tr>
<td>16</td>
<td>1.506</td>
<td>LCD_1/x_cnt_1_s2/Q</td>
<td>LCD_1/data_reg_10_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.459</td>
</tr>
<tr>
<td>17</td>
<td>1.589</td>
<td>LCD_1/cnt_main_7_s1/Q</td>
<td>LCD_1/char_3_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.376</td>
</tr>
<tr>
<td>18</td>
<td>1.644</td>
<td>LCD_1/x_cnt_1_s2/Q</td>
<td>LCD_1/data_reg_12_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.321</td>
</tr>
<tr>
<td>19</td>
<td>1.703</td>
<td>LCD_1/x_cnt_1_s2/Q</td>
<td>LCD_1/data_reg_5_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.262</td>
</tr>
<tr>
<td>20</td>
<td>1.704</td>
<td>Average_Filter_2/data_reg[0]_0_s0/Q</td>
<td>data_handler_1/ad_data_r_6_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.261</td>
</tr>
<tr>
<td>21</td>
<td>1.709</td>
<td>LCD_1/cnt_main_7_s1/Q</td>
<td>LCD_1/char_17_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.256</td>
</tr>
<tr>
<td>22</td>
<td>1.721</td>
<td>spi_slave_u/regs[3]_13_s0/Q</td>
<td>LCD_1/char_44_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.244</td>
</tr>
<tr>
<td>23</td>
<td>1.766</td>
<td>LCD_1/x_cnt_1_s2/Q</td>
<td>LCD_1/data_reg_8_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.199</td>
</tr>
<tr>
<td>24</td>
<td>1.773</td>
<td>Average_Filter_2/data_reg[0]_0_s0/Q</td>
<td>data_handler_1/ad_data_r_5_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.192</td>
</tr>
<tr>
<td>25</td>
<td>1.782</td>
<td>LCD_1/x_cnt_1_s2/Q</td>
<td>LCD_1/data_reg_2_s0/D</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.183</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.074</td>
<td>data_handler_1/write_data_b_5_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_5/DI[0]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>2</td>
<td>0.074</td>
<td>data_handler_1/write_data_a_7_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_7/DI[0]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>3</td>
<td>0.202</td>
<td>data_handler_1/write_data_a_6_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/DI[0]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>4</td>
<td>0.225</td>
<td>data_handler_1/write_data_b_4_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_4/DI[0]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>5</td>
<td>0.225</td>
<td>data_handler_1/write_data_b_3_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_3/DI[0]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>6</td>
<td>0.229</td>
<td>LCD_1/ram_addr_7_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[7]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.347</td>
</tr>
<tr>
<td>7</td>
<td>0.234</td>
<td>LCD_1/ram_addr_10_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[10]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.352</td>
</tr>
<tr>
<td>8</td>
<td>0.325</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0/Q</td>
<td>data_handler_1/freq_measure_a/freq_11_s0/CE</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>9</td>
<td>0.325</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0/Q</td>
<td>data_handler_1/freq_measure_a/freq_16_s0/CE</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>10</td>
<td>0.325</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0/Q</td>
<td>data_handler_1/freq_measure_a/freq_18_s0/CE</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>11</td>
<td>0.325</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0/Q</td>
<td>data_handler_1/freq_measure_a/freq_20_s0/CE</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>12</td>
<td>0.325</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0/Q</td>
<td>data_handler_1/freq_measure_a/freq_21_s0/CE</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>13</td>
<td>0.329</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0/Q</td>
<td>data_handler_1/freq_measure_a/freq_29_s0/CE</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>14</td>
<td>0.329</td>
<td>data_handler_1/freq_measure_a/calc_flag_s0/Q</td>
<td>data_handler_1/freq_measure_a/freq_reg_31_s0/CE</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>15</td>
<td>0.333</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0/Q</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/AD[8]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>16</td>
<td>0.333</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0/Q</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/AD[6]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>17</td>
<td>0.344</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0/Q</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/AD[9]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>18</td>
<td>0.350</td>
<td>LCD_1/ram_addr_13_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[13]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>19</td>
<td>0.352</td>
<td>LCD_1/ram_addr_11_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_7/ADB[11]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>20</td>
<td>0.352</td>
<td>LCD_1/ram_addr_9_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[9]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>21</td>
<td>0.353</td>
<td>LCD_1/ram_addr_11_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[11]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>22</td>
<td>0.353</td>
<td>LCD_1/ram_addr_6_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[6]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>23</td>
<td>0.356</td>
<td>LCD_1/ram_addr_5_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[5]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>24</td>
<td>0.356</td>
<td>LCD_1/ram_addr_5_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_4/ADB[5]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>25</td>
<td>0.363</td>
<td>data_handler_1/write_data_b_7_s0/Q</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_7/DI[0]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_slave_u/key_reg_13_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_slave_u/key_reg_11_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_slave_u/key_reg_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_slave_u/cs_reg_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_slave_u/data_to_write_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_slave_u/regs[30]_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_slave_u/regs[26]_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_slave_u/regs[18]_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_slave_u/regs[2]_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Average_Filter_2/data_reg[4]_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>Average_Filter_2/data_reg[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/trig_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>Average_Filter_2/data_reg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">Average_Filter_2/data_reg[0]_0_s0/Q</td>
</tr>
<tr>
<td>5.482</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[0][B]</td>
<td>Average_Filter_2/sum_0_s/I0</td>
</tr>
<tr>
<td>6.052</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_0_s/COUT</td>
</tr>
<tr>
<td>6.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C26[1][A]</td>
<td>Average_Filter_2/sum_1_s/CIN</td>
</tr>
<tr>
<td>6.088</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_1_s/COUT</td>
</tr>
<tr>
<td>6.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[1][B]</td>
<td>Average_Filter_2/sum_2_s/CIN</td>
</tr>
<tr>
<td>6.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_2_s/COUT</td>
</tr>
<tr>
<td>6.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_0_s/CIN</td>
</tr>
<tr>
<td>6.158</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_0_s/COUT</td>
</tr>
<tr>
<td>6.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][B]</td>
<td>Average_Filter_2/AD9288_DOUT_B_1_s/CIN</td>
</tr>
<tr>
<td>6.628</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_1_s/SUM</td>
</tr>
<tr>
<td>7.118</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C28[2][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_1_s3/I0</td>
</tr>
<tr>
<td>7.688</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_1_s3/COUT</td>
</tr>
<tr>
<td>7.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C28[2][B]</td>
<td>Average_Filter_2/AD9288_DOUT_B_2_s3/CIN</td>
</tr>
<tr>
<td>8.158</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_2_s3/SUM</td>
</tr>
<tr>
<td>8.571</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C29[0][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_2_s5/I0</td>
</tr>
<tr>
<td>9.141</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_2_s5/COUT</td>
</tr>
<tr>
<td>9.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C29[0][B]</td>
<td>Average_Filter_2/AD9288_DOUT_B_3_s5/CIN</td>
</tr>
<tr>
<td>9.611</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[0][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_3_s5/SUM</td>
</tr>
<tr>
<td>11.012</td>
<td>1.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>data_handler_1/n498_s0/I1</td>
</tr>
<tr>
<td>11.383</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">data_handler_1/n498_s0/F</td>
</tr>
<tr>
<td>11.911</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C16[2][A]</td>
<td>data_handler_1/trig_pulse_s12/I2</td>
</tr>
<tr>
<td>12.364</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C16[2][A]</td>
<td style=" background: #97FFFF;">data_handler_1/trig_pulse_s12/F</td>
</tr>
<tr>
<td>12.766</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>data_handler_1/trig_pulse_s7/I3</td>
</tr>
<tr>
<td>13.137</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">data_handler_1/trig_pulse_s7/F</td>
</tr>
<tr>
<td>13.307</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][A]</td>
<td>data_handler_1/trig_pulse_s3/I0</td>
</tr>
<tr>
<td>13.678</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][A]</td>
<td style=" background: #97FFFF;">data_handler_1/trig_pulse_s3/F</td>
</tr>
<tr>
<td>13.682</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>data_handler_1/trig_pulse_s2/I0</td>
</tr>
<tr>
<td>14.053</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">data_handler_1/trig_pulse_s2/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td>data_handler_1/trig_pulse_s0/I1</td>
</tr>
<tr>
<td>14.628</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td style=" background: #97FFFF;">data_handler_1/trig_pulse_s0/F</td>
</tr>
<tr>
<td>14.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td style=" font-weight:bold;">data_handler_1/trig_flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td>data_handler_1/trig_flag_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C17[1][A]</td>
<td>data_handler_1/trig_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.733, 55.622%; route: 4.342, 42.127%; tC2Q: 0.232, 2.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>Average_Filter_2/data_reg[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/freq_measure_a/freq_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>Average_Filter_2/data_reg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">Average_Filter_2/data_reg[0]_0_s0/Q</td>
</tr>
<tr>
<td>5.482</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[0][B]</td>
<td>Average_Filter_2/sum_0_s/I0</td>
</tr>
<tr>
<td>6.052</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_0_s/COUT</td>
</tr>
<tr>
<td>6.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C26[1][A]</td>
<td>Average_Filter_2/sum_1_s/CIN</td>
</tr>
<tr>
<td>6.522</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_1_s/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C28[0][B]</td>
<td>Average_Filter_2/sum_1_s3/I0</td>
</tr>
<tr>
<td>7.505</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_1_s3/COUT</td>
</tr>
<tr>
<td>7.505</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C28[1][A]</td>
<td>Average_Filter_2/sum_2_s3/CIN</td>
</tr>
<tr>
<td>7.975</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_2_s3/SUM</td>
</tr>
<tr>
<td>8.372</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C28[1][B]</td>
<td>Average_Filter_2/sum_2_s5/I0</td>
</tr>
<tr>
<td>8.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_2_s5/COUT</td>
</tr>
<tr>
<td>8.942</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C28[2][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_0_s5/CIN</td>
</tr>
<tr>
<td>9.412</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C28[2][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_0_s5/SUM</td>
</tr>
<tr>
<td>10.349</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s38/I0</td>
</tr>
<tr>
<td>10.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">data_handler_1/freq_measure_a/freq_trig_s38/F</td>
</tr>
<tr>
<td>11.361</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[3][B]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s36/I3</td>
</tr>
<tr>
<td>11.931</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C30[3][B]</td>
<td style=" background: #97FFFF;">data_handler_1/freq_measure_a/freq_trig_s36/F</td>
</tr>
<tr>
<td>11.932</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[3][A]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s29/I2</td>
</tr>
<tr>
<td>12.481</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C30[3][A]</td>
<td style=" background: #97FFFF;">data_handler_1/freq_measure_a/freq_trig_s29/F</td>
</tr>
<tr>
<td>12.654</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[3][A]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s16/I0</td>
</tr>
<tr>
<td>13.203</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C30[3][A]</td>
<td style=" background: #97FFFF;">data_handler_1/freq_measure_a/freq_trig_s16/F</td>
</tr>
<tr>
<td>13.204</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[0][B]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s6/I1</td>
</tr>
<tr>
<td>13.666</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C30[0][B]</td>
<td style=" background: #97FFFF;">data_handler_1/freq_measure_a/freq_trig_s6/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s3/I2</td>
</tr>
<tr>
<td>14.409</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td style=" background: #97FFFF;">data_handler_1/freq_measure_a/freq_trig_s3/F</td>
</tr>
<tr>
<td>14.553</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][B]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/freq_trig_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][B]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s1/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C30[2][B]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.337, 61.936%; route: 3.663, 35.797%; tC2Q: 0.232, 2.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>Average_Filter_2/data_reg[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/freq_measure_a/freq_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>Average_Filter_2/data_reg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">Average_Filter_2/data_reg[0]_0_s0/Q</td>
</tr>
<tr>
<td>5.482</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[0][B]</td>
<td>Average_Filter_2/sum_0_s/I0</td>
</tr>
<tr>
<td>6.052</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_0_s/COUT</td>
</tr>
<tr>
<td>6.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C26[1][A]</td>
<td>Average_Filter_2/sum_1_s/CIN</td>
</tr>
<tr>
<td>6.522</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_1_s/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C28[0][B]</td>
<td>Average_Filter_2/sum_1_s3/I0</td>
</tr>
<tr>
<td>7.505</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_1_s3/COUT</td>
</tr>
<tr>
<td>7.505</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C28[1][A]</td>
<td>Average_Filter_2/sum_2_s3/CIN</td>
</tr>
<tr>
<td>7.975</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_2_s3/SUM</td>
</tr>
<tr>
<td>8.372</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C28[1][B]</td>
<td>Average_Filter_2/sum_2_s5/I0</td>
</tr>
<tr>
<td>8.942</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_2_s5/COUT</td>
</tr>
<tr>
<td>8.942</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C28[2][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_0_s5/CIN</td>
</tr>
<tr>
<td>9.412</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C28[2][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_0_s5/SUM</td>
</tr>
<tr>
<td>10.349</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s38/I0</td>
</tr>
<tr>
<td>10.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">data_handler_1/freq_measure_a/freq_trig_s38/F</td>
</tr>
<tr>
<td>11.511</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][B]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s32/I3</td>
</tr>
<tr>
<td>12.060</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C30[1][B]</td>
<td style=" background: #97FFFF;">data_handler_1/freq_measure_a/freq_trig_s32/F</td>
</tr>
<tr>
<td>12.061</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s19/I0</td>
</tr>
<tr>
<td>12.631</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td style=" background: #97FFFF;">data_handler_1/freq_measure_a/freq_trig_s19/F</td>
</tr>
<tr>
<td>12.804</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[3][B]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s9/I0</td>
</tr>
<tr>
<td>13.374</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C30[3][B]</td>
<td style=" background: #97FFFF;">data_handler_1/freq_measure_a/freq_trig_s9/F</td>
</tr>
<tr>
<td>13.546</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][A]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s4/I1</td>
</tr>
<tr>
<td>13.917</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C30[1][A]</td>
<td style=" background: #97FFFF;">data_handler_1/freq_measure_a/freq_trig_s4/F</td>
</tr>
<tr>
<td>13.926</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[2][B]</td>
<td>data_handler_1/freq_measure_a/n51_s18/I1</td>
</tr>
<tr>
<td>14.297</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C30[2][B]</td>
<td style=" background: #97FFFF;">data_handler_1/freq_measure_a/n51_s18/F</td>
</tr>
<tr>
<td>14.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[2][B]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/freq_trig_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][B]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s1/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C30[2][B]</td>
<td>data_handler_1/freq_measure_a/freq_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.068, 60.828%; route: 3.676, 36.846%; tC2Q: 0.232, 2.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/cnt_main_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/char_57_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>LCD_1/cnt_main_7_s1/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">LCD_1/cnt_main_7_s1/Q</td>
</tr>
<tr>
<td>4.983</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>LCD_1/n1369_s3/I0</td>
</tr>
<tr>
<td>5.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1369_s3/F</td>
</tr>
<tr>
<td>6.558</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>LCD_1/n1463_s3/I1</td>
</tr>
<tr>
<td>7.075</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1463_s3/F</td>
</tr>
<tr>
<td>7.714</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>LCD_1/n1752_s17/I3</td>
</tr>
<tr>
<td>8.085</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1752_s17/F</td>
</tr>
<tr>
<td>9.358</td>
<td>1.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>LCD_1/n1808_s28/I3</td>
</tr>
<tr>
<td>9.875</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1808_s28/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>LCD_1/n1808_s26/I3</td>
</tr>
<tr>
<td>11.283</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1808_s26/F</td>
</tr>
<tr>
<td>11.696</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td>LCD_1/n1808_s25/I3</td>
</tr>
<tr>
<td>12.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1808_s25/F</td>
</tr>
<tr>
<td>12.907</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>LCD_1/n1808_s22/I3</td>
</tr>
<tr>
<td>13.369</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1808_s22/F</td>
</tr>
<tr>
<td>13.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" font-weight:bold;">LCD_1/char_57_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>LCD_1/char_57_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>LCD_1/char_57_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.430, 37.912%; route: 5.385, 59.524%; tC2Q: 0.232, 2.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_u/regs[6]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/color_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>spi_slave_u/regs[6]_7_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C42[0][A]</td>
<td style=" font-weight:bold;">spi_slave_u/regs[6]_7_s0/Q</td>
</tr>
<tr>
<td>6.238</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>LCD_1/n5648_s48/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s48/F</td>
</tr>
<tr>
<td>6.872</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>LCD_1/n5648_s38/I1</td>
</tr>
<tr>
<td>7.389</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s38/F</td>
</tr>
<tr>
<td>8.228</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>LCD_1/n5648_s22/I2</td>
</tr>
<tr>
<td>8.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s22/F</td>
</tr>
<tr>
<td>9.078</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>LCD_1/n5648_s14/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s14/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>LCD_1/n5648_s10/I0</td>
</tr>
<tr>
<td>10.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s10/F</td>
</tr>
<tr>
<td>11.455</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[3][A]</td>
<td>LCD_1/n5646_s10/I3</td>
</tr>
<tr>
<td>12.010</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R29C17[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5646_s10/F</td>
</tr>
<tr>
<td>12.969</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>LCD_1/n5656_s9/I0</td>
</tr>
<tr>
<td>13.340</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5656_s9/F</td>
</tr>
<tr>
<td>13.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" font-weight:bold;">LCD_1/color_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>LCD_1/color_10_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C13[0][A]</td>
<td>LCD_1/color_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.430, 38.031%; route: 5.357, 59.397%; tC2Q: 0.232, 2.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_u/regs[6]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/color_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>spi_slave_u/regs[6]_7_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C42[0][A]</td>
<td style=" font-weight:bold;">spi_slave_u/regs[6]_7_s0/Q</td>
</tr>
<tr>
<td>6.238</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>LCD_1/n5648_s48/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s48/F</td>
</tr>
<tr>
<td>6.872</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>LCD_1/n5648_s38/I1</td>
</tr>
<tr>
<td>7.389</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s38/F</td>
</tr>
<tr>
<td>8.228</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>LCD_1/n5648_s22/I2</td>
</tr>
<tr>
<td>8.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s22/F</td>
</tr>
<tr>
<td>9.078</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>LCD_1/n5648_s14/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s14/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>LCD_1/n5648_s10/I0</td>
</tr>
<tr>
<td>10.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s10/F</td>
</tr>
<tr>
<td>11.455</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[3][A]</td>
<td>LCD_1/n5646_s10/I3</td>
</tr>
<tr>
<td>12.010</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R29C17[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5646_s10/F</td>
</tr>
<tr>
<td>12.969</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td>LCD_1/n5646_s9/I0</td>
</tr>
<tr>
<td>13.340</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5646_s9/F</td>
</tr>
<tr>
<td>13.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" font-weight:bold;">LCD_1/color_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td>LCD_1/color_15_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C13[0][B]</td>
<td>LCD_1/color_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.430, 38.031%; route: 5.357, 59.397%; tC2Q: 0.232, 2.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_u/regs[6]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/color_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>spi_slave_u/regs[6]_7_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C42[0][A]</td>
<td style=" font-weight:bold;">spi_slave_u/regs[6]_7_s0/Q</td>
</tr>
<tr>
<td>6.238</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>LCD_1/n5648_s48/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s48/F</td>
</tr>
<tr>
<td>6.872</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>LCD_1/n5648_s38/I1</td>
</tr>
<tr>
<td>7.389</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s38/F</td>
</tr>
<tr>
<td>8.228</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>LCD_1/n5648_s22/I2</td>
</tr>
<tr>
<td>8.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s22/F</td>
</tr>
<tr>
<td>9.078</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>LCD_1/n5648_s14/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s14/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>LCD_1/n5648_s10/I0</td>
</tr>
<tr>
<td>10.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s10/F</td>
</tr>
<tr>
<td>11.455</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[3][A]</td>
<td>LCD_1/n5646_s10/I3</td>
</tr>
<tr>
<td>12.010</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R29C17[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5646_s10/F</td>
</tr>
<tr>
<td>12.547</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>LCD_1/n5662_s9/I0</td>
</tr>
<tr>
<td>13.116</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5662_s9/F</td>
</tr>
<tr>
<td>13.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td style=" font-weight:bold;">LCD_1/color_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>LCD_1/color_7_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>LCD_1/color_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.629, 41.262%; route: 4.934, 56.101%; tC2Q: 0.232, 2.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_u/regs[6]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/color_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>spi_slave_u/regs[6]_7_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C42[0][A]</td>
<td style=" font-weight:bold;">spi_slave_u/regs[6]_7_s0/Q</td>
</tr>
<tr>
<td>6.238</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>LCD_1/n5648_s48/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s48/F</td>
</tr>
<tr>
<td>6.872</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>LCD_1/n5648_s38/I1</td>
</tr>
<tr>
<td>7.389</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s38/F</td>
</tr>
<tr>
<td>8.228</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>LCD_1/n5648_s22/I2</td>
</tr>
<tr>
<td>8.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s22/F</td>
</tr>
<tr>
<td>9.078</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>LCD_1/n5648_s14/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s14/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>LCD_1/n5648_s10/I0</td>
</tr>
<tr>
<td>10.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s10/F</td>
</tr>
<tr>
<td>11.455</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[3][A]</td>
<td>LCD_1/n5646_s10/I3</td>
</tr>
<tr>
<td>12.010</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R29C17[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5646_s10/F</td>
</tr>
<tr>
<td>12.547</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>LCD_1/n5658_s9/I0</td>
</tr>
<tr>
<td>13.116</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5658_s9/F</td>
</tr>
<tr>
<td>13.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" font-weight:bold;">LCD_1/color_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>LCD_1/color_9_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>LCD_1/color_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.629, 41.262%; route: 4.934, 56.101%; tC2Q: 0.232, 2.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_u/regs[6]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/color_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>spi_slave_u/regs[6]_7_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C42[0][A]</td>
<td style=" font-weight:bold;">spi_slave_u/regs[6]_7_s0/Q</td>
</tr>
<tr>
<td>6.238</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>LCD_1/n5648_s48/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s48/F</td>
</tr>
<tr>
<td>6.872</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>LCD_1/n5648_s38/I1</td>
</tr>
<tr>
<td>7.389</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s38/F</td>
</tr>
<tr>
<td>8.228</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>LCD_1/n5648_s22/I2</td>
</tr>
<tr>
<td>8.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s22/F</td>
</tr>
<tr>
<td>9.078</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>LCD_1/n5648_s14/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s14/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>LCD_1/n5648_s10/I0</td>
</tr>
<tr>
<td>10.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s10/F</td>
</tr>
<tr>
<td>11.460</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[2][A]</td>
<td>LCD_1/n5668_s11/I0</td>
</tr>
<tr>
<td>12.015</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5668_s11/F</td>
</tr>
<tr>
<td>12.533</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>LCD_1/n5668_s9/I2</td>
</tr>
<tr>
<td>13.082</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5668_s9/F</td>
</tr>
<tr>
<td>13.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">LCD_1/color_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>LCD_1/color_4_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>LCD_1/color_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 41.183%; route: 4.921, 56.169%; tC2Q: 0.232, 2.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_u/regs[6]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/color_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>spi_slave_u/regs[6]_7_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C42[0][A]</td>
<td style=" font-weight:bold;">spi_slave_u/regs[6]_7_s0/Q</td>
</tr>
<tr>
<td>6.238</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>LCD_1/n5648_s48/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s48/F</td>
</tr>
<tr>
<td>6.872</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>LCD_1/n5648_s38/I1</td>
</tr>
<tr>
<td>7.389</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s38/F</td>
</tr>
<tr>
<td>8.228</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>LCD_1/n5648_s22/I2</td>
</tr>
<tr>
<td>8.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s22/F</td>
</tr>
<tr>
<td>9.078</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>LCD_1/n5648_s14/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s14/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>LCD_1/n5648_s10/I0</td>
</tr>
<tr>
<td>10.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s10/F</td>
</tr>
<tr>
<td>11.455</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[3][A]</td>
<td>LCD_1/n5646_s10/I3</td>
</tr>
<tr>
<td>12.010</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R29C17[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5646_s10/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>LCD_1/n5660_s9/I0</td>
</tr>
<tr>
<td>13.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5660_s9/F</td>
</tr>
<tr>
<td>13.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td style=" font-weight:bold;">LCD_1/color_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>LCD_1/color_8_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C14[2][A]</td>
<td>LCD_1/color_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.430, 39.171%; route: 5.094, 58.179%; tC2Q: 0.232, 2.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_u/regs[6]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/color_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>spi_slave_u/regs[6]_7_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C42[0][A]</td>
<td style=" font-weight:bold;">spi_slave_u/regs[6]_7_s0/Q</td>
</tr>
<tr>
<td>6.238</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>LCD_1/n5648_s48/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s48/F</td>
</tr>
<tr>
<td>6.872</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>LCD_1/n5648_s38/I1</td>
</tr>
<tr>
<td>7.389</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s38/F</td>
</tr>
<tr>
<td>8.228</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>LCD_1/n5648_s22/I2</td>
</tr>
<tr>
<td>8.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s22/F</td>
</tr>
<tr>
<td>9.078</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>LCD_1/n5648_s14/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s14/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>LCD_1/n5648_s10/I0</td>
</tr>
<tr>
<td>10.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s10/F</td>
</tr>
<tr>
<td>11.455</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[3][A]</td>
<td>LCD_1/n5646_s10/I3</td>
</tr>
<tr>
<td>12.010</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R29C17[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5646_s10/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[0][B]</td>
<td>LCD_1/n5652_s10/I0</td>
</tr>
<tr>
<td>13.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C16[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5652_s10/F</td>
</tr>
<tr>
<td>13.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[0][B]</td>
<td style=" font-weight:bold;">LCD_1/color_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[0][B]</td>
<td>LCD_1/color_12_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C16[0][B]</td>
<td>LCD_1/color_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.430, 39.171%; route: 5.094, 58.179%; tC2Q: 0.232, 2.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_u/regs[6]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/color_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>spi_slave_u/regs[6]_7_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C42[0][A]</td>
<td style=" font-weight:bold;">spi_slave_u/regs[6]_7_s0/Q</td>
</tr>
<tr>
<td>6.238</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>LCD_1/n5648_s48/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s48/F</td>
</tr>
<tr>
<td>6.872</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>LCD_1/n5648_s38/I1</td>
</tr>
<tr>
<td>7.389</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s38/F</td>
</tr>
<tr>
<td>8.228</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>LCD_1/n5648_s22/I2</td>
</tr>
<tr>
<td>8.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s22/F</td>
</tr>
<tr>
<td>9.078</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>LCD_1/n5648_s14/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s14/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>LCD_1/n5648_s10/I0</td>
</tr>
<tr>
<td>10.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s10/F</td>
</tr>
<tr>
<td>11.455</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[3][A]</td>
<td>LCD_1/n5646_s10/I3</td>
</tr>
<tr>
<td>12.010</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R29C17[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5646_s10/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>LCD_1/n5650_s9/I0</td>
</tr>
<tr>
<td>13.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5650_s9/F</td>
</tr>
<tr>
<td>13.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" font-weight:bold;">LCD_1/color_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>LCD_1/color_13_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>LCD_1/color_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.430, 39.171%; route: 5.094, 58.179%; tC2Q: 0.232, 2.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_u/regs[6]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/color_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>spi_slave_u/regs[6]_7_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R31C42[0][A]</td>
<td style=" font-weight:bold;">spi_slave_u/regs[6]_7_s0/Q</td>
</tr>
<tr>
<td>6.238</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>LCD_1/n5648_s48/I1</td>
</tr>
<tr>
<td>6.700</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s48/F</td>
</tr>
<tr>
<td>6.872</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>LCD_1/n5648_s38/I1</td>
</tr>
<tr>
<td>7.389</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s38/F</td>
</tr>
<tr>
<td>8.228</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>LCD_1/n5648_s22/I2</td>
</tr>
<tr>
<td>8.681</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s22/F</td>
</tr>
<tr>
<td>9.078</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>LCD_1/n5648_s14/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s14/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>LCD_1/n5648_s10/I0</td>
</tr>
<tr>
<td>10.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5648_s10/F</td>
</tr>
<tr>
<td>11.460</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>LCD_1/n5670_s10/I2</td>
</tr>
<tr>
<td>12.015</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5670_s10/F</td>
</tr>
<tr>
<td>12.699</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>LCD_1/n5670_s9/I2</td>
</tr>
<tr>
<td>13.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5670_s9/F</td>
</tr>
<tr>
<td>13.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">LCD_1/color_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>LCD_1/color_3_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>LCD_1/color_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.430, 39.204%; route: 5.087, 58.144%; tC2Q: 0.232, 2.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/x_cnt_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/x_cnt_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[1][B]</td>
<td>LCD_1/x_cnt_9_s2/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R24C18[1][B]</td>
<td style=" font-weight:bold;">LCD_1/x_cnt_9_s2/Q</td>
</tr>
<tr>
<td>5.130</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td>LCD_1/state_backback_1_s20/I0</td>
</tr>
<tr>
<td>5.583</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/state_backback_1_s20/F</td>
</tr>
<tr>
<td>6.007</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>LCD_1/state_backback_1_s14/I3</td>
</tr>
<tr>
<td>6.460</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/state_backback_1_s14/F</td>
</tr>
<tr>
<td>6.878</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>LCD_1/state_backback_1_s10/I1</td>
</tr>
<tr>
<td>7.433</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C17[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/state_backback_1_s10/F</td>
</tr>
<tr>
<td>8.202</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[2][A]</td>
<td>LCD_1/state_backback_1_s7/I1</td>
</tr>
<tr>
<td>8.757</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R30C21[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/state_backback_1_s7/F</td>
</tr>
<tr>
<td>10.331</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][B]</td>
<td>LCD_1/n4877_s16/I3</td>
</tr>
<tr>
<td>10.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][B]</td>
<td style=" background: #97FFFF;">LCD_1/n4877_s16/F</td>
</tr>
<tr>
<td>10.706</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>LCD_1/n4877_s13/I3</td>
</tr>
<tr>
<td>11.223</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n4877_s13/F</td>
</tr>
<tr>
<td>12.341</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>LCD_1/n4887_s12/I1</td>
</tr>
<tr>
<td>12.911</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n4887_s12/F</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" font-weight:bold;">LCD_1/x_cnt_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>LCD_1/x_cnt_7_s2/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C22[0][A]</td>
<td>LCD_1/x_cnt_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.474, 40.443%; route: 4.884, 56.857%; tC2Q: 0.232, 2.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/cnt_main_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/char_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>LCD_1/cnt_main_7_s1/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">LCD_1/cnt_main_7_s1/Q</td>
</tr>
<tr>
<td>4.983</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>LCD_1/n1369_s3/I0</td>
</tr>
<tr>
<td>5.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1369_s3/F</td>
</tr>
<tr>
<td>6.558</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>LCD_1/n1463_s3/I1</td>
</tr>
<tr>
<td>7.075</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1463_s3/F</td>
</tr>
<tr>
<td>7.714</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>LCD_1/n1752_s17/I3</td>
</tr>
<tr>
<td>8.085</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1752_s17/F</td>
</tr>
<tr>
<td>9.606</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>LCD_1/n1890_s40/I3</td>
</tr>
<tr>
<td>10.161</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1890_s40/F</td>
</tr>
<tr>
<td>11.387</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>LCD_1/n1890_s39/I3</td>
</tr>
<tr>
<td>11.904</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1890_s39/F</td>
</tr>
<tr>
<td>12.394</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>LCD_1/n1890_s38/I2</td>
</tr>
<tr>
<td>12.856</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1890_s38/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">LCD_1/char_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>LCD_1/char_34_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>LCD_1/char_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.977, 34.882%; route: 5.325, 62.399%; tC2Q: 0.232, 2.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/x_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/data_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>LCD_1/x_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R21C19[2][A]</td>
<td style=" font-weight:bold;">LCD_1/x_cnt_1_s2/Q</td>
</tr>
<tr>
<td>5.788</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>LCD_1/state_backback_1_s16/I1</td>
</tr>
<tr>
<td>6.337</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C16[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/state_backback_1_s16/F</td>
</tr>
<tr>
<td>6.519</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td>LCD_1/n5155_s22/I2</td>
</tr>
<tr>
<td>7.074</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5155_s22/F</td>
</tr>
<tr>
<td>7.806</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td>LCD_1/n5155_s21/I2</td>
</tr>
<tr>
<td>8.259</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5155_s21/F</td>
</tr>
<tr>
<td>8.954</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>LCD_1/n5166_s13/I1</td>
</tr>
<tr>
<td>9.509</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5166_s13/F</td>
</tr>
<tr>
<td>9.922</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>LCD_1/n5166_s12/I0</td>
</tr>
<tr>
<td>10.293</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5166_s12/F</td>
</tr>
<tr>
<td>10.710</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>LCD_1/n4999_s15/I3</td>
</tr>
<tr>
<td>11.081</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C22[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n4999_s15/F</td>
</tr>
<tr>
<td>12.232</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>LCD_1/n5481_s8/I2</td>
</tr>
<tr>
<td>12.781</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5481_s8/F</td>
</tr>
<tr>
<td>12.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td style=" font-weight:bold;">LCD_1/data_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>LCD_1/data_reg_10_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>LCD_1/data_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.403, 40.227%; route: 4.824, 57.030%; tC2Q: 0.232, 2.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/cnt_main_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/char_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>LCD_1/cnt_main_7_s1/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">LCD_1/cnt_main_7_s1/Q</td>
</tr>
<tr>
<td>4.983</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>LCD_1/n1369_s3/I0</td>
</tr>
<tr>
<td>5.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1369_s3/F</td>
</tr>
<tr>
<td>6.558</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>LCD_1/n1463_s3/I1</td>
</tr>
<tr>
<td>7.075</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1463_s3/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>LCD_1/n1942_s56/I3</td>
</tr>
<tr>
<td>8.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1942_s56/F</td>
</tr>
<tr>
<td>9.503</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>LCD_1/n2000_s54/I1</td>
</tr>
<tr>
<td>9.956</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">LCD_1/n2000_s54/F</td>
</tr>
<tr>
<td>10.882</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>LCD_1/n2000_s53/I3</td>
</tr>
<tr>
<td>11.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">LCD_1/n2000_s53/F</td>
</tr>
<tr>
<td>12.326</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>LCD_1/n2000_s52/I3</td>
</tr>
<tr>
<td>12.697</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n2000_s52/F</td>
</tr>
<tr>
<td>12.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" font-weight:bold;">LCD_1/char_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>LCD_1/char_3_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>LCD_1/char_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.968, 35.435%; route: 5.176, 61.795%; tC2Q: 0.232, 2.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/x_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/data_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>LCD_1/x_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R21C19[2][A]</td>
<td style=" font-weight:bold;">LCD_1/x_cnt_1_s2/Q</td>
</tr>
<tr>
<td>5.788</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>LCD_1/state_backback_1_s16/I1</td>
</tr>
<tr>
<td>6.337</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C16[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/state_backback_1_s16/F</td>
</tr>
<tr>
<td>6.519</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td>LCD_1/n5155_s22/I2</td>
</tr>
<tr>
<td>7.074</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5155_s22/F</td>
</tr>
<tr>
<td>7.806</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td>LCD_1/n5155_s21/I2</td>
</tr>
<tr>
<td>8.259</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5155_s21/F</td>
</tr>
<tr>
<td>8.954</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>LCD_1/n5166_s13/I1</td>
</tr>
<tr>
<td>9.509</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5166_s13/F</td>
</tr>
<tr>
<td>9.922</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>LCD_1/n5166_s12/I0</td>
</tr>
<tr>
<td>10.293</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5166_s12/F</td>
</tr>
<tr>
<td>10.710</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>LCD_1/n4999_s15/I3</td>
</tr>
<tr>
<td>11.081</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C22[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n4999_s15/F</td>
</tr>
<tr>
<td>12.072</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[2][B]</td>
<td>LCD_1/n5477_s8/I2</td>
</tr>
<tr>
<td>12.642</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C15[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5477_s8/F</td>
</tr>
<tr>
<td>12.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[2][B]</td>
<td style=" font-weight:bold;">LCD_1/data_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[2][B]</td>
<td>LCD_1/data_reg_12_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C15[2][B]</td>
<td>LCD_1/data_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.424, 41.150%; route: 4.665, 56.061%; tC2Q: 0.232, 2.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/x_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>LCD_1/x_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R21C19[2][A]</td>
<td style=" font-weight:bold;">LCD_1/x_cnt_1_s2/Q</td>
</tr>
<tr>
<td>5.788</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>LCD_1/state_backback_1_s16/I1</td>
</tr>
<tr>
<td>6.337</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C16[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/state_backback_1_s16/F</td>
</tr>
<tr>
<td>6.519</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td>LCD_1/n5155_s22/I2</td>
</tr>
<tr>
<td>7.074</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5155_s22/F</td>
</tr>
<tr>
<td>7.806</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td>LCD_1/n5155_s21/I2</td>
</tr>
<tr>
<td>8.259</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5155_s21/F</td>
</tr>
<tr>
<td>8.954</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>LCD_1/n5166_s13/I1</td>
</tr>
<tr>
<td>9.509</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5166_s13/F</td>
</tr>
<tr>
<td>9.922</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>LCD_1/n5166_s12/I0</td>
</tr>
<tr>
<td>10.293</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5166_s12/F</td>
</tr>
<tr>
<td>10.710</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>LCD_1/n4999_s15/I3</td>
</tr>
<tr>
<td>11.081</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C22[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n4999_s15/F</td>
</tr>
<tr>
<td>12.121</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>LCD_1/n5491_s8/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5491_s8/F</td>
</tr>
<tr>
<td>12.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">LCD_1/data_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>LCD_1/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>LCD_1/data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.316, 40.136%; route: 4.714, 57.056%; tC2Q: 0.232, 2.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>Average_Filter_2/data_reg[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/ad_data_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>Average_Filter_2/data_reg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">Average_Filter_2/data_reg[0]_0_s0/Q</td>
</tr>
<tr>
<td>5.482</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[0][B]</td>
<td>Average_Filter_2/sum_0_s/I0</td>
</tr>
<tr>
<td>6.052</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_0_s/COUT</td>
</tr>
<tr>
<td>6.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C26[1][A]</td>
<td>Average_Filter_2/sum_1_s/CIN</td>
</tr>
<tr>
<td>6.088</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_1_s/COUT</td>
</tr>
<tr>
<td>6.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[1][B]</td>
<td>Average_Filter_2/sum_2_s/CIN</td>
</tr>
<tr>
<td>6.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_2_s/COUT</td>
</tr>
<tr>
<td>6.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_0_s/CIN</td>
</tr>
<tr>
<td>6.158</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_0_s/COUT</td>
</tr>
<tr>
<td>6.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][B]</td>
<td>Average_Filter_2/AD9288_DOUT_B_1_s/CIN</td>
</tr>
<tr>
<td>6.193</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_1_s/COUT</td>
</tr>
<tr>
<td>6.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[0][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[0][B]</td>
<td>Average_Filter_2/AD9288_DOUT_B_3_s/CIN</td>
</tr>
<tr>
<td>6.264</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_3_s/COUT</td>
</tr>
<tr>
<td>6.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_4_s/CIN</td>
</tr>
<tr>
<td>6.734</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_4_s/SUM</td>
</tr>
<tr>
<td>7.297</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>Average_Filter_2/AD9288_DOUT_B_4_s3/I0</td>
</tr>
<tr>
<td>7.867</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_4_s3/COUT</td>
</tr>
<tr>
<td>7.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_5_s3/CIN</td>
</tr>
<tr>
<td>8.337</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_5_s3/SUM</td>
</tr>
<tr>
<td>8.734</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C29[1][B]</td>
<td>Average_Filter_2/AD9288_DOUT_B_5_s5/I0</td>
</tr>
<tr>
<td>9.304</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_5_s5/COUT</td>
</tr>
<tr>
<td>9.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C29[2][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_6_s5/CIN</td>
</tr>
<tr>
<td>9.774</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[2][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_6_s5/SUM</td>
</tr>
<tr>
<td>11.146</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C18[3][B]</td>
<td>data_handler_1/n495_s0/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C18[3][B]</td>
<td style=" background: #97FFFF;">data_handler_1/n495_s0/F</td>
</tr>
<tr>
<td>12.583</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td style=" font-weight:bold;">data_handler_1/ad_data_r_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td>data_handler_1/ad_data_r_6_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C17[2][B]</td>
<td>data_handler_1/ad_data_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.702, 44.814%; route: 4.327, 52.378%; tC2Q: 0.232, 2.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/cnt_main_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/char_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>LCD_1/cnt_main_7_s1/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">LCD_1/cnt_main_7_s1/Q</td>
</tr>
<tr>
<td>4.983</td>
<td>0.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>LCD_1/n1369_s3/I0</td>
</tr>
<tr>
<td>5.538</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1369_s3/F</td>
</tr>
<tr>
<td>6.558</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>LCD_1/n1463_s3/I1</td>
</tr>
<tr>
<td>7.075</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1463_s3/F</td>
</tr>
<tr>
<td>7.714</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>LCD_1/n1752_s17/I3</td>
</tr>
<tr>
<td>8.085</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1752_s17/F</td>
</tr>
<tr>
<td>9.612</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td>LCD_1/n1950_s56/I3</td>
</tr>
<tr>
<td>10.167</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1950_s56/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>LCD_1/n1950_s53/I3</td>
</tr>
<tr>
<td>11.511</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1950_s53/F</td>
</tr>
<tr>
<td>12.029</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>LCD_1/n1950_s50/I3</td>
</tr>
<tr>
<td>12.578</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1950_s50/F</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">LCD_1/char_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>LCD_1/char_17_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>LCD_1/char_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.102, 37.571%; route: 4.922, 59.619%; tC2Q: 0.232, 2.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_u/regs[3]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/char_44_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>spi_slave_u/regs[3]_13_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[2][B]</td>
<td style=" font-weight:bold;">spi_slave_u/regs[3]_13_s0/Q</td>
</tr>
<tr>
<td>5.045</td>
<td>0.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>LCD_1/n1743_s33/I1</td>
</tr>
<tr>
<td>5.562</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1743_s33/F</td>
</tr>
<tr>
<td>5.976</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>LCD_1/n1743_s28/I3</td>
</tr>
<tr>
<td>6.493</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C35[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1743_s28/F</td>
</tr>
<tr>
<td>7.168</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>LCD_1/n1743_s23/I1</td>
</tr>
<tr>
<td>7.723</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1743_s23/F</td>
</tr>
<tr>
<td>8.668</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>LCD_1/n1865_s43/I2</td>
</tr>
<tr>
<td>9.185</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1865_s43/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>LCD_1/n1797_s28/I3</td>
</tr>
<tr>
<td>10.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">LCD_1/n1797_s28/F</td>
</tr>
<tr>
<td>11.065</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>LCD_1/n1855_s39/I0</td>
</tr>
<tr>
<td>11.620</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1855_s39/F</td>
</tr>
<tr>
<td>12.017</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>LCD_1/n1855_s38/I2</td>
</tr>
<tr>
<td>12.566</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n1855_s38/F</td>
</tr>
<tr>
<td>12.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" font-weight:bold;">LCD_1/char_44_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>LCD_1/char_44_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>LCD_1/char_44_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.581, 43.437%; route: 4.431, 53.749%; tC2Q: 0.232, 2.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/x_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/data_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>LCD_1/x_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R21C19[2][A]</td>
<td style=" font-weight:bold;">LCD_1/x_cnt_1_s2/Q</td>
</tr>
<tr>
<td>5.788</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>LCD_1/state_backback_1_s16/I1</td>
</tr>
<tr>
<td>6.337</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C16[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/state_backback_1_s16/F</td>
</tr>
<tr>
<td>6.519</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td>LCD_1/n5155_s22/I2</td>
</tr>
<tr>
<td>7.074</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5155_s22/F</td>
</tr>
<tr>
<td>7.806</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td>LCD_1/n5155_s21/I2</td>
</tr>
<tr>
<td>8.259</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5155_s21/F</td>
</tr>
<tr>
<td>8.954</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>LCD_1/n5166_s13/I1</td>
</tr>
<tr>
<td>9.509</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5166_s13/F</td>
</tr>
<tr>
<td>9.922</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>LCD_1/n5166_s12/I0</td>
</tr>
<tr>
<td>10.293</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5166_s12/F</td>
</tr>
<tr>
<td>10.710</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>LCD_1/n4999_s15/I3</td>
</tr>
<tr>
<td>11.081</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C22[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n4999_s15/F</td>
</tr>
<tr>
<td>12.058</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td>LCD_1/n5485_s8/I2</td>
</tr>
<tr>
<td>12.520</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5485_s8/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td style=" font-weight:bold;">LCD_1/data_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td>LCD_1/data_reg_8_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C14[0][A]</td>
<td>LCD_1/data_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.316, 40.445%; route: 4.651, 56.725%; tC2Q: 0.232, 2.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>Average_Filter_2/data_reg[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/ad_data_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>Average_Filter_2/data_reg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">Average_Filter_2/data_reg[0]_0_s0/Q</td>
</tr>
<tr>
<td>5.482</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[0][B]</td>
<td>Average_Filter_2/sum_0_s/I0</td>
</tr>
<tr>
<td>6.052</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_0_s/COUT</td>
</tr>
<tr>
<td>6.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C26[1][A]</td>
<td>Average_Filter_2/sum_1_s/CIN</td>
</tr>
<tr>
<td>6.088</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_1_s/COUT</td>
</tr>
<tr>
<td>6.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[1][B]</td>
<td>Average_Filter_2/sum_2_s/CIN</td>
</tr>
<tr>
<td>6.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/sum_2_s/COUT</td>
</tr>
<tr>
<td>6.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_0_s/CIN</td>
</tr>
<tr>
<td>6.158</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_0_s/COUT</td>
</tr>
<tr>
<td>6.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][B]</td>
<td>Average_Filter_2/AD9288_DOUT_B_1_s/CIN</td>
</tr>
<tr>
<td>6.628</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_1_s/SUM</td>
</tr>
<tr>
<td>7.118</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C28[2][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_1_s3/I0</td>
</tr>
<tr>
<td>7.688</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_1_s3/COUT</td>
</tr>
<tr>
<td>7.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C28[2][B]</td>
<td>Average_Filter_2/AD9288_DOUT_B_2_s3/CIN</td>
</tr>
<tr>
<td>7.723</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_2_s3/COUT</td>
</tr>
<tr>
<td>7.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_3_s3/CIN</td>
</tr>
<tr>
<td>7.758</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_3_s3/COUT</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>Average_Filter_2/AD9288_DOUT_B_4_s3/CIN</td>
</tr>
<tr>
<td>8.228</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_4_s3/SUM</td>
</tr>
<tr>
<td>8.641</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C29[1][A]</td>
<td>Average_Filter_2/AD9288_DOUT_B_4_s5/I0</td>
</tr>
<tr>
<td>9.211</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_4_s5/COUT</td>
</tr>
<tr>
<td>9.211</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C29[1][B]</td>
<td>Average_Filter_2/AD9288_DOUT_B_5_s5/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">Average_Filter_2/AD9288_DOUT_B_5_s5/SUM</td>
</tr>
<tr>
<td>11.078</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C18[3][A]</td>
<td>data_handler_1/n496_s0/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C18[3][A]</td>
<td style=" background: #97FFFF;">data_handler_1/n496_s0/F</td>
</tr>
<tr>
<td>12.513</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[1][A]</td>
<td style=" font-weight:bold;">data_handler_1/ad_data_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[1][A]</td>
<td>data_handler_1/ad_data_r_5_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C17[1][A]</td>
<td>data_handler_1/ad_data_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.667, 44.766%; route: 4.293, 52.402%; tC2Q: 0.232, 2.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/x_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>LCD_1/data_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>LCD_1/x_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R21C19[2][A]</td>
<td style=" font-weight:bold;">LCD_1/x_cnt_1_s2/Q</td>
</tr>
<tr>
<td>5.788</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>LCD_1/state_backback_1_s16/I1</td>
</tr>
<tr>
<td>6.337</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C16[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/state_backback_1_s16/F</td>
</tr>
<tr>
<td>6.519</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td>LCD_1/n5155_s22/I2</td>
</tr>
<tr>
<td>7.074</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5155_s22/F</td>
</tr>
<tr>
<td>7.806</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td>LCD_1/n5155_s21/I2</td>
</tr>
<tr>
<td>8.259</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C17[2][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5155_s21/F</td>
</tr>
<tr>
<td>8.954</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>LCD_1/n5166_s13/I1</td>
</tr>
<tr>
<td>9.509</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5166_s13/F</td>
</tr>
<tr>
<td>9.922</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>LCD_1/n5166_s12/I0</td>
</tr>
<tr>
<td>10.293</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n5166_s12/F</td>
</tr>
<tr>
<td>10.710</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>LCD_1/n4999_s15/I3</td>
</tr>
<tr>
<td>11.081</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C22[0][B]</td>
<td style=" background: #97FFFF;">LCD_1/n4999_s15/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>LCD_1/n5497_s8/I0</td>
</tr>
<tr>
<td>12.504</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">LCD_1/n5497_s8/F</td>
</tr>
<tr>
<td>12.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">LCD_1/data_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.321</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>LCD_1/data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>14.286</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>LCD_1/data_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.316, 40.525%; route: 4.635, 56.640%; tC2Q: 0.232, 2.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/write_data_b_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>data_handler_1/write_data_b_5_s0/CLK</td>
</tr>
<tr>
<td>3.762</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">data_handler_1/write_data_b_5_s0/Q</td>
</tr>
<tr>
<td>3.884</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_B/sdpb_inst_5/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_5/CLKA</td>
</tr>
<tr>
<td>3.810</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/write_data_a_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[2][B]</td>
<td>data_handler_1/write_data_a_7_s0/CLK</td>
</tr>
<tr>
<td>3.762</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C20[2][B]</td>
<td style=" font-weight:bold;">data_handler_1/write_data_a_7_s0/Q</td>
</tr>
<tr>
<td>3.884</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_A/sdpb_inst_7/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_7/CLKA</td>
</tr>
<tr>
<td>3.810</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/write_data_a_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td>data_handler_1/write_data_a_6_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td style=" font-weight:bold;">data_handler_1/write_data_a_6_s0/Q</td>
</tr>
<tr>
<td>4.013</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_A/sdpb_inst_6/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/CLKA</td>
</tr>
<tr>
<td>3.810</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/write_data_b_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[0][B]</td>
<td>data_handler_1/write_data_b_4_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C20[0][B]</td>
<td style=" font-weight:bold;">data_handler_1/write_data_b_4_s0/Q</td>
</tr>
<tr>
<td>4.036</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_B/sdpb_inst_4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_4/CLKA</td>
</tr>
<tr>
<td>3.810</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/write_data_b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>data_handler_1/write_data_b_3_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td style=" font-weight:bold;">data_handler_1/write_data_b_3_s0/Q</td>
</tr>
<tr>
<td>4.036</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_B/sdpb_inst_3/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_3/CLKA</td>
</tr>
<tr>
<td>3.810</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/ram_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td>LCD_1/ram_addr_7_s0/CLK</td>
</tr>
<tr>
<td>3.762</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R29C17[1][B]</td>
<td style=" font-weight:bold;">LCD_1/ram_addr_7_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/CLKB</td>
</tr>
<tr>
<td>3.679</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 42.116%; tC2Q: 0.201, 57.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/ram_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[1][A]</td>
<td>LCD_1/ram_addr_10_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R29C17[1][A]</td>
<td style=" font-weight:bold;">LCD_1/ram_addr_10_s0/Q</td>
</tr>
<tr>
<td>3.914</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/CLKB</td>
</tr>
<tr>
<td>3.679</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 42.686%; tC2Q: 0.202, 57.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/freq_measure_a/freq_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R39C34[0][B]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/calc_flag_reg_s0/Q</td>
</tr>
<tr>
<td>3.898</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/freq_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>data_handler_1/freq_measure_a/freq_11_s0/CLK</td>
</tr>
<tr>
<td>3.572</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>data_handler_1/freq_measure_a/freq_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.921%; tC2Q: 0.202, 60.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/freq_measure_a/freq_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R39C34[0][B]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/calc_flag_reg_s0/Q</td>
</tr>
<tr>
<td>3.898</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/freq_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][B]</td>
<td>data_handler_1/freq_measure_a/freq_16_s0/CLK</td>
</tr>
<tr>
<td>3.572</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C33[0][B]</td>
<td>data_handler_1/freq_measure_a/freq_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.921%; tC2Q: 0.202, 60.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/freq_measure_a/freq_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R39C34[0][B]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/calc_flag_reg_s0/Q</td>
</tr>
<tr>
<td>3.898</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/freq_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[2][A]</td>
<td>data_handler_1/freq_measure_a/freq_18_s0/CLK</td>
</tr>
<tr>
<td>3.572</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C35[2][A]</td>
<td>data_handler_1/freq_measure_a/freq_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.921%; tC2Q: 0.202, 60.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/freq_measure_a/freq_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R39C34[0][B]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/calc_flag_reg_s0/Q</td>
</tr>
<tr>
<td>3.898</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][A]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/freq_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C33[0][A]</td>
<td>data_handler_1/freq_measure_a/freq_20_s0/CLK</td>
</tr>
<tr>
<td>3.572</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C33[0][A]</td>
<td>data_handler_1/freq_measure_a/freq_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.921%; tC2Q: 0.202, 60.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/freq_measure_a/freq_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R39C34[0][B]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/calc_flag_reg_s0/Q</td>
</tr>
<tr>
<td>3.898</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/freq_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>data_handler_1/freq_measure_a/freq_21_s0/CLK</td>
</tr>
<tr>
<td>3.572</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>data_handler_1/freq_measure_a/freq_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.921%; tC2Q: 0.202, 60.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/freq_measure_a/freq_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td>data_handler_1/freq_measure_a/calc_flag_reg_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R39C34[0][B]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/calc_flag_reg_s0/Q</td>
</tr>
<tr>
<td>3.902</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/freq_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td>data_handler_1/freq_measure_a/freq_29_s0/CLK</td>
</tr>
<tr>
<td>3.572</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C34[2][B]</td>
<td>data_handler_1/freq_measure_a/freq_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.622%; tC2Q: 0.202, 59.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/freq_measure_a/calc_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/freq_measure_a/freq_reg_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td>data_handler_1/freq_measure_a/calc_flag_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R39C34[0][A]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/calc_flag_s0/Q</td>
</tr>
<tr>
<td>3.902</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td style=" font-weight:bold;">data_handler_1/freq_measure_a/freq_reg_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[1][A]</td>
<td>data_handler_1/freq_measure_a/freq_reg_31_s0/CLK</td>
</tr>
<tr>
<td>3.572</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C34[1][A]</td>
<td>data_handler_1/freq_measure_a/freq_reg_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.622%; tC2Q: 0.202, 59.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td style=" font-weight:bold;">DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.013</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.679</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.013</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.679</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" font-weight:bold;">DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/lut_addr_5_s0/Q</td>
</tr>
<tr>
<td>4.024</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.679</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>DAC_1/DDS_II_1/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/ram_addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>LCD_1/ram_addr_13_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R30C19[0][A]</td>
<td style=" font-weight:bold;">LCD_1/ram_addr_13_s0/Q</td>
</tr>
<tr>
<td>4.030</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/CLKB</td>
</tr>
<tr>
<td>3.679</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.884%; tC2Q: 0.202, 43.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/ram_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][A]</td>
<td>LCD_1/ram_addr_11_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R27C18[2][A]</td>
<td style=" font-weight:bold;">LCD_1/ram_addr_11_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_A/sdpb_inst_7/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_7/CLKB</td>
</tr>
<tr>
<td>3.679</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.991%; tC2Q: 0.202, 43.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/ram_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td>LCD_1/ram_addr_9_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R30C18[1][A]</td>
<td style=" font-weight:bold;">LCD_1/ram_addr_9_s0/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/CLKB</td>
</tr>
<tr>
<td>3.679</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.996%; tC2Q: 0.202, 43.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/ram_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][A]</td>
<td>LCD_1/ram_addr_11_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R27C18[2][A]</td>
<td style=" font-weight:bold;">LCD_1/ram_addr_11_s0/Q</td>
</tr>
<tr>
<td>4.032</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/CLKB</td>
</tr>
<tr>
<td>3.679</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/ram_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td>LCD_1/ram_addr_6_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R30C18[2][A]</td>
<td style=" font-weight:bold;">LCD_1/ram_addr_6_s0/Q</td>
</tr>
<tr>
<td>4.033</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/CLKB</td>
</tr>
<tr>
<td>3.679</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.153%; tC2Q: 0.202, 42.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/ram_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C16[1][B]</td>
<td>LCD_1/ram_addr_5_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R29C16[1][B]</td>
<td style=" font-weight:bold;">LCD_1/ram_addr_5_s0/Q</td>
</tr>
<tr>
<td>4.036</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_A/sdpb_inst_6/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6/CLKB</td>
</tr>
<tr>
<td>3.679</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.429%; tC2Q: 0.202, 42.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>LCD_1/ram_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C16[1][B]</td>
<td>LCD_1/ram_addr_5_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R29C16[1][B]</td>
<td style=" font-weight:bold;">LCD_1/ram_addr_5_s0/Q</td>
</tr>
<tr>
<td>4.036</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_A/sdpb_inst_4/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_4/CLKB</td>
</tr>
<tr>
<td>3.679</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>data_handler_1/Gowin_SDPB_A/sdpb_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.429%; tC2Q: 0.202, 42.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_handler_1/write_data_b_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[2][B]</td>
<td>data_handler_1/write_data_b_7_s0/CLK</td>
</tr>
<tr>
<td>3.763</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C25[2][B]</td>
<td style=" font-weight:bold;">data_handler_1/write_data_b_7_s0/Q</td>
</tr>
<tr>
<td>4.173</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">data_handler_1/Gowin_SDPB_B/sdpb_inst_7/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>2212</td>
<td>PLL_R[1]</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_7/CLKA</td>
</tr>
<tr>
<td>3.810</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>data_handler_1/Gowin_SDPB_B/sdpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_slave_u/key_reg_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.050</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.324</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_u/key_reg_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_u/key_reg_13_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_slave_u/key_reg_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.050</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.324</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_u/key_reg_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_u/key_reg_11_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_slave_u/key_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.050</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.324</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_u/key_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_u/key_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_slave_u/cs_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.050</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.324</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_u/cs_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_u/cs_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_slave_u/data_to_write_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.050</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.324</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_u/data_to_write_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_u/data_to_write_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_slave_u/regs[30]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.050</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.324</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_u/regs[30]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_u/regs[30]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_slave_u/regs[26]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.050</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.324</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_u/regs[26]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_u/regs[26]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_slave_u/regs[18]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.050</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.324</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_u/regs[18]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_u/regs[18]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>spi_slave_u/regs[2]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.050</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.324</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_u/regs[2]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_u/regs[2]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Average_Filter_2/data_reg[4]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.050</td>
<td>2.050</td>
<td>tCL</td>
<td>FF</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.324</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>Average_Filter_2/data_reg[4]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.050</td>
<td>2.050</td>
<td>tCL</td>
<td>RR</td>
<td>pll_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.561</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>Average_Filter_2/data_reg[4]_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2212</td>
<td>dac_clk_d</td>
<td>-0.341</td>
<td>2.442</td>
</tr>
<tr>
<td>289</td>
<td>spi_slave_u/address[0]</td>
<td>5.789</td>
<td>1.533</td>
</tr>
<tr>
<td>161</td>
<td>spi_slave_u/address[1]</td>
<td>5.821</td>
<td>1.518</td>
</tr>
<tr>
<td>79</td>
<td>LCD_1/x_cnt[0]</td>
<td>1.804</td>
<td>2.975</td>
</tr>
<tr>
<td>73</td>
<td>LCD_1/color_t_14_5</td>
<td>1.853</td>
<td>1.523</td>
</tr>
<tr>
<td>67</td>
<td>spi_slave_u/address[2]</td>
<td>4.961</td>
<td>2.075</td>
</tr>
<tr>
<td>57</td>
<td>reg_decode_1/bcd_8421_2/n180_5</td>
<td>4.804</td>
<td>0.754</td>
</tr>
<tr>
<td>57</td>
<td>reg_decode_1/bcd_8421_5/n180_5</td>
<td>5.123</td>
<td>0.957</td>
</tr>
<tr>
<td>57</td>
<td>LCD_1/cnt_main[2]</td>
<td>2.259</td>
<td>1.422</td>
</tr>
<tr>
<td>56</td>
<td>LCD_1/cnt_main[3]</td>
<td>1.918</td>
<td>1.213</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C42</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R20C55</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_in -period 20 -waveform {0 10} [get_nets {clk_in}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
