/*
 * Jailhouse, a Linux-based partitioning hypervisor
 *
 * Copyright (c) ARM Limited, 2014
 *
 * Authors:
 *  Jean-Philippe Brucker <jean-philippe.brucker@arm.com>
 *
 * This work is licensed under the terms of the GNU GPL, version 2.  See
 * the COPYING file in the top-level directory.
 */

#include <jailhouse/control.h>
#include <jailhouse/paging.h>
#include <jailhouse/printk.h>
#include <asm/sysregs.h>
#include <asm/control.h>

int arch_map_memory_region(struct cell *cell,
			   const struct jailhouse_memory *mem)
{
	u64 phys_start = mem->phys_start;
	u32 flags = PTE_FLAG_VALID | PTE_ACCESS_FLAG;

	if (mem->flags & JAILHOUSE_MEM_READ)
		flags |= S2_PTE_ACCESS_RO;
	if (mem->flags & JAILHOUSE_MEM_WRITE)
		flags |= S2_PTE_ACCESS_WO;
	if (mem->flags & JAILHOUSE_MEM_IO)
		flags |= S2_PTE_FLAG_DEVICE;
	else
		flags |= S2_PTE_FLAG_NORMAL;
	if (mem->flags & JAILHOUSE_MEM_COMM_REGION)
		phys_start = paging_hvirt2phys(&cell->comm_page);
	/*
	if (!(mem->flags & JAILHOUSE_MEM_EXECUTE))
		flags |= S2_PAGE_ACCESS_XN;
	*/

	return paging_create(&cell->arch.mm, phys_start, mem->size,
		mem->virt_start, flags, PAGING_NON_COHERENT);
}

int arch_unmap_memory_region(struct cell *cell,
			     const struct jailhouse_memory *mem)
{
	return paging_destroy(&cell->arch.mm, mem->virt_start, mem->size,
			PAGING_NON_COHERENT);
}

unsigned long arch_paging_gphys2phys(struct per_cpu *cpu_data,
				     unsigned long gphys, unsigned long flags)
{
	/* Translate IPA->PA */
	return paging_virt2phys(&cpu_data->cell->arch.mm, gphys, flags);
}

int arch_mmu_cell_init(struct cell *cell)
{
	cell->arch.mm.root_paging = hv_paging;
	cell->arch.mm.root_table = page_alloc(&mem_pool, 1, 0);
	if (!cell->arch.mm.root_table)
		return -ENOMEM;

	return 0;
}

void arch_mmu_cell_destroy(struct cell *cell)
{
	page_free(&mem_pool, cell->arch.mm.root_table, 1);
}

int arch_mmu_cpu_cell_init(struct per_cpu *cpu_data)
{
	struct cell *cell = cpu_data->cell;
	unsigned long cell_table = paging_hvirt2phys(cell->arch.mm.root_table);
	u64 vttbr = 0;
	u32 vtcr = T0SZ
		| SL0 << TCR_SL0_SHIFT
		| (TCR_RGN_WB_WA << TCR_IRGN0_SHIFT)
		| (TCR_RGN_WB_WA << TCR_ORGN0_SHIFT)
		| (TCR_INNER_SHAREABLE << TCR_SH0_SHIFT)
		| VTCR_RES1;

	if (cell->id > 0xff) {
		panic_printk("No cell ID available\n");
		return -E2BIG;
	}
	vttbr |= (u64)cell->id << VTTBR_VMID_SHIFT;
	vttbr |= (u64)(cell_table & TTBR_MASK);

	arm_write_sysreg(VTTBR_EL2, vttbr);
	arm_write_sysreg(VTCR_EL2, vtcr);

	/* Ensure that the new VMID is present before flushing the caches */
	isb();
	/*
	 * At initialisation, arch_config_commit does not act on other CPUs,
	 * since they register themselves to the root cpu_set afterwards. It
	 * means that this unconditionnal flush is redundant on master CPU.
	 */
	arch_cpu_tlb_flush(cpu_data);

	return 0;
}

void arch_cpu_tlb_flush(struct per_cpu *cpu_data)
{
	/*
	 * Invalidate all stage-1 and 2 TLB entries for the current VMID
	 * ERET will ensure completion of these ops
	 */
	arm_write_sysreg(TLBIALL, 1);
	dsb(nsh);
	cpu_data->flush_vcpu_caches = false;
}

void arch_cell_caches_flush(struct cell *cell)
{
	/* Only the first CPU needs to clean the data caches */
	spin_lock(&cell->arch.caches_lock);
	if (cell->arch.needs_flush) {
		/*
		 * Since there is no way to know which virtual addresses have been used
		 * by the root cell to write the new cell's data, a complete clean has
		 * to be performed.
		 */
		arch_cpu_dcaches_flush(CACHES_CLEAN_INVALIDATE);
		cell->arch.needs_flush = false;
	}
	spin_unlock(&cell->arch.caches_lock);

	/*
	 * New instructions may have been written, so the I-cache needs to be
	 * invalidated even though the VMID is different.
	 * A complete invalidation is the only way to ensure all virtual aliases
	 * of these memory locations are invalidated, whatever the cache type.
	 */
	arch_cpu_icache_flush();

	/* ERET will ensure context synchronization */
}
