{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562464287318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562464287318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 06 22:51:27 2019 " "Processing started: Sat Jul 06 22:51:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562464287318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562464287318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562464287319 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562464287655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_pulse_debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_pulse_debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_pulse_debounce-single_pulse_debounce " "Found design unit 1: single_pulse_debounce-single_pulse_debounce" {  } { { "single_pulse_debounce.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/single_pulse_debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288090 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_pulse_debounce " "Found entity 1: single_pulse_debounce" {  } { { "single_pulse_debounce.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/single_pulse_debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spaceinvadersconstants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file spaceinvadersconstants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spaceInvadersConstants " "Found design unit 1: spaceInvadersConstants" {  } { { "spaceInvadersConstants.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/spaceInvadersConstants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll/synthesis/pll.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/pll.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288097 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/pll.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288101 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288101 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0_altpll_h542 " "Found entity 3: pll_altpll_0_altpll_h542" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288101 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_0 " "Found entity 4: pll_altpll_0" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288109 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288117 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pcg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY " "Found design unit 1: MY" {  } { { "pcg.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pcg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY-body " "Found design unit 2: MY-body" {  } { { "pcg.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pcg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562464288195 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET VGA.vhd(62) " "VHDL Process Statement warning at VGA.vhd(62): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562464288197 "|VGA"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "enemies " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"enemies\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1562464288205 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "players " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"players\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1562464288205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_pulse_debounce single_pulse_debounce:dbc " "Elaborating entity \"single_pulse_debounce\" for hierarchy \"single_pulse_debounce:dbc\"" {  } { { "VGA.vhd" "dbc" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:C " "Elaborating entity \"pll\" for hierarchy \"pll:C\"" {  } { { "VGA.vhd" "C" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0 pll:C\|pll_altpll_0:altpll_0 " "Elaborating entity \"pll_altpll_0\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\"" {  } { { "pll/synthesis/pll.vhd" "altpll_0" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/pll.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_stdsync_sv6 pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_0_stdsync_sv6\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "stdsync2" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_dffpipe_l2c pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_0_dffpipe_l2c\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "dffpipe3" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_altpll_h542 pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1 " "Elaborating entity \"pll_altpll_0_altpll_h542\" for hierarchy \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "sd1" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288234 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST Vhdl2.vhd(66) " "VHDL Process Statement warning at Vhdl2.vhd(66): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562464288235 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "enemies " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"enemies\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1562464288247 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "players " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"players\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1562464288247 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "enemies " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"enemies\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1562464288247 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "players " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"players\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1562464288247 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SYNC:C1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SYNC:C1\|Div0\"" {  } { { "Vhdl2.vhd" "Div0" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464288685 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SYNC:C1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SYNC:C1\|Div1\"" {  } { { "Vhdl2.vhd" "Div1" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464288685 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SYNC:C1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SYNC:C1\|Mod1\"" {  } { { "Vhdl2.vhd" "Mod1" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464288685 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SYNC:C1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SYNC:C1\|Mod0\"" {  } { { "Vhdl2.vhd" "Mod0" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464288685 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SYNC:C1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SYNC:C1\|Mod2\"" {  } { { "Vhdl2.vhd" "Mod2" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464288685 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SYNC:C1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SYNC:C1\|Mod3\"" {  } { { "Vhdl2.vhd" "Mod3" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464288685 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1562464288685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC:C1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SYNC:C1\|lpm_divide:Div0\"" {  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464288721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC:C1\|lpm_divide:Div0 " "Instantiated megafunction \"SYNC:C1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288722 ""}  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562464288722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ivo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ivo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ivo " "Found entity 1: lpm_divide_ivo" {  } { { "db/lpm_divide_ivo.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/lpm_divide_ivo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/abs_divider_mbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_st9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_st9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_st9 " "Found entity 1: lpm_abs_st9" {  } { { "db/lpm_abs_st9.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/lpm_abs_st9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8v9 " "Found entity 1: lpm_abs_8v9" {  } { { "db/lpm_abs_8v9.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/lpm_abs_8v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464288971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464288971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC:C1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SYNC:C1\|lpm_divide:Div1\"" {  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464288982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC:C1\|lpm_divide:Div1 " "Instantiated megafunction \"SYNC:C1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464288982 ""}  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562464288982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hvo " "Found entity 1: lpm_divide_hvo" {  } { { "db/lpm_divide_hvo.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/lpm_divide_hvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464289043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464289043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464289056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464289056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v5f " "Found entity 1: alt_u_div_v5f" {  } { { "db/alt_u_div_v5f.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/alt_u_div_v5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464289078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464289078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_7v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_7v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_7v9 " "Found entity 1: lpm_abs_7v9" {  } { { "db/lpm_abs_7v9.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/lpm_abs_7v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464289098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464289098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC:C1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SYNC:C1\|lpm_divide:Mod1\"" {  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464289107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC:C1\|lpm_divide:Mod1 " "Instantiated megafunction \"SYNC:C1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289107 ""}  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562464289107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_voo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_voo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_voo " "Found entity 1: lpm_divide_voo" {  } { { "db/lpm_divide_voo.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/lpm_divide_voo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464289175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464289175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_0dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_0dg " "Found entity 1: abs_divider_0dg" {  } { { "db/abs_divider_0dg.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/abs_divider_0dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464289190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464289190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464289216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464289216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC:C1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SYNC:C1\|lpm_divide:Mod0\"" {  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464289237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC:C1\|lpm_divide:Mod0 " "Instantiated megafunction \"SYNC:C1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289237 ""}  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562464289237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1po " "Found entity 1: lpm_divide_1po" {  } { { "db/lpm_divide_1po.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/lpm_divide_1po.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464289304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464289304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_2dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_2dg " "Found entity 1: abs_divider_2dg" {  } { { "db/abs_divider_2dg.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/abs_divider_2dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464289318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464289318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p8f " "Found entity 1: alt_u_div_p8f" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/alt_u_div_p8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562464289345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562464289345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC:C1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"SYNC:C1\|lpm_divide:Mod2\"" {  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464289360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC:C1\|lpm_divide:Mod2 " "Instantiated megafunction \"SYNC:C1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289361 ""}  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562464289361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC:C1\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"SYNC:C1\|lpm_divide:Mod3\"" {  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464289374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC:C1\|lpm_divide:Mod3 " "Instantiated megafunction \"SYNC:C1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562464289374 ""}  } { { "Vhdl2.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/Vhdl2.vhd" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562464289374 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "68 " "Ignored 68 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "68 " "Ignored 68 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1562464289762 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1562464289762 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1562464289772 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1562464289772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1562464292454 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SYNC:C1\|lpm_divide:Div0\|lpm_divide_ivo:auto_generated\|abs_divider_mbg:divider\|alt_u_div_16f:divider\|add_sub_7_result_int\[3\]~10 " "Logic cell \"SYNC:C1\|lpm_divide:Div0\|lpm_divide_ivo:auto_generated\|abs_divider_mbg:divider\|alt_u_div_16f:divider\|add_sub_7_result_int\[3\]~10\"" {  } { { "db/alt_u_div_16f.tdf" "add_sub_7_result_int\[3\]~10" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/alt_u_div_16f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464293240 ""} { "Info" "ISCL_SCL_CELL_NAME" "SYNC:C1\|lpm_divide:Div0\|lpm_divide_ivo:auto_generated\|abs_divider_mbg:divider\|alt_u_div_16f:divider\|add_sub_7_result_int\[2\]~12 " "Logic cell \"SYNC:C1\|lpm_divide:Div0\|lpm_divide_ivo:auto_generated\|abs_divider_mbg:divider\|alt_u_div_16f:divider\|add_sub_7_result_int\[2\]~12\"" {  } { { "db/alt_u_div_16f.tdf" "add_sub_7_result_int\[2\]~12" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/alt_u_div_16f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464293240 ""} { "Info" "ISCL_SCL_CELL_NAME" "SYNC:C1\|lpm_divide:Div0\|lpm_divide_ivo:auto_generated\|abs_divider_mbg:divider\|alt_u_div_16f:divider\|add_sub_7_result_int\[1\]~14 " "Logic cell \"SYNC:C1\|lpm_divide:Div0\|lpm_divide_ivo:auto_generated\|abs_divider_mbg:divider\|alt_u_div_16f:divider\|add_sub_7_result_int\[1\]~14\"" {  } { { "db/alt_u_div_16f.tdf" "add_sub_7_result_int\[1\]~14" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/alt_u_div_16f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464293240 ""} { "Info" "ISCL_SCL_CELL_NAME" "SYNC:C1\|lpm_divide:Mod0\|lpm_divide_1po:auto_generated\|abs_divider_2dg:divider\|alt_u_div_p8f:divider\|add_sub_7_result_int\[3\]~10 " "Logic cell \"SYNC:C1\|lpm_divide:Mod0\|lpm_divide_1po:auto_generated\|abs_divider_2dg:divider\|alt_u_div_p8f:divider\|add_sub_7_result_int\[3\]~10\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_7_result_int\[3\]~10" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/alt_u_div_p8f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464293240 ""} { "Info" "ISCL_SCL_CELL_NAME" "SYNC:C1\|lpm_divide:Mod0\|lpm_divide_1po:auto_generated\|abs_divider_2dg:divider\|alt_u_div_p8f:divider\|add_sub_7_result_int\[2\]~12 " "Logic cell \"SYNC:C1\|lpm_divide:Mod0\|lpm_divide_1po:auto_generated\|abs_divider_2dg:divider\|alt_u_div_p8f:divider\|add_sub_7_result_int\[2\]~12\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_7_result_int\[2\]~12" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/alt_u_div_p8f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464293240 ""} { "Info" "ISCL_SCL_CELL_NAME" "SYNC:C1\|lpm_divide:Mod0\|lpm_divide_1po:auto_generated\|abs_divider_2dg:divider\|alt_u_div_p8f:divider\|add_sub_7_result_int\[1\]~14 " "Logic cell \"SYNC:C1\|lpm_divide:Mod0\|lpm_divide_1po:auto_generated\|abs_divider_2dg:divider\|alt_u_div_p8f:divider\|add_sub_7_result_int\[1\]~14\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_7_result_int\[1\]~14" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/db/alt_u_div_p8f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464293240 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1562464293240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562464293497 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464293497 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464293737 "|VGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464293737 "|VGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464293737 "|VGA|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464293737 "|VGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562464293737 "|VGA|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1562464293737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1627 " "Implemented 1627 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562464293737 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562464293737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1604 " "Implemented 1604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562464293737 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1562464293737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562464293737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562464293782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 06 22:51:33 2019 " "Processing ended: Sat Jul 06 22:51:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562464293782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562464293782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562464293782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562464293782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562464295282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562464295283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 06 22:51:34 2019 " "Processing started: Sat Jul 06 22:51:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562464295283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562464295283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562464295283 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1562464295362 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1562464295363 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1562464295363 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1562464295447 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562464295462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562464295501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562464295501 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\|pll7 Cyclone III PLL " "Implemented PLL \"pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\|wire_pll7_clk\[0\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\|wire_pll7_clk\[0\] port" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1562464295555 ""}  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1562464295555 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562464295689 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562464295698 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562464295912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562464295912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562464295912 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562464295912 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 3182 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562464295917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 3184 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562464295917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 3186 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562464295917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 3188 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562464295917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 3190 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562464295917 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562464295917 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562464295919 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 22 " "No exact pin location assignment(s) for 4 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 11 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562464296713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562464296713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[3\] " "Pin KEY\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562464296713 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[0\] " "Pin VGA_B\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 13 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562464296713 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1562464296713 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562464296994 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562464296994 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562464296999 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1562464296999 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1562464297005 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1562464297005 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562464297006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1562464297098 ""}  } { { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 9 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 3174 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562464297098 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:C\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_h542:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1562464297098 ""}  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/pll/synthesis/submodules/pll_altpll_0.v" 192 -1 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:C|pll_altpll_0:altpll_0|pll_altpll_0_altpll_h542:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562464297098 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562464297414 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562464297415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562464297415 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562464297416 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562464297418 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1562464297419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1562464297419 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562464297420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562464297456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1562464297457 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562464297457 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 3 1 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1562464297462 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1562464297462 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1562464297462 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562464297463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562464297463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562464297463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562464297463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562464297463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 15 28 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562464297463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562464297463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562464297463 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1562464297463 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1562464297463 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562464297604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562464298567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562464299144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562464299155 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562464301430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562464301430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562464301765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1562464302663 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562464302663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562464304215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1562464304215 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562464304215 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1562464304242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562464304291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562464304711 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562464304762 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562464305011 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562464305441 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1562464306225 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone III " "8 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL B21 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 11 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562464306231 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 11 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562464306231 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL AB20 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562464306231 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL F1 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562464306231 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R2 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562464306231 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL H2 " "Pin RESET uses I/O standard 3.3-V LVTTL at H2" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 9 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562464306231 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 9 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562464306231 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL G3 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "f:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "VGA.vhd" "" { Text "F:/UTFPR/8Periodo/LogRep/VGA/VGA/VGA.vhd" 12 0 0 } } { "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/UTFPR/8Periodo/LogRep/VGA/VGA/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1562464306231 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1562464306231 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/UTFPR/8Periodo/LogRep/VGA/VGA/output_files/VGA.fit.smsg " "Generated suppressed messages file F:/UTFPR/8Periodo/LogRep/VGA/VGA/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562464306366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4979 " "Peak virtual memory: 4979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562464306859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 06 22:51:46 2019 " "Processing ended: Sat Jul 06 22:51:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562464306859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562464306859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562464306859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562464306859 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1562464308115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562464308115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 06 22:51:47 2019 " "Processing started: Sat Jul 06 22:51:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562464308115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1562464308115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1562464308116 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1562464308858 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1562464308889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562464309202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 06 22:51:49 2019 " "Processing ended: Sat Jul 06 22:51:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562464309202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562464309202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562464309202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1562464309202 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1562464309795 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1562464310612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562464310613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 06 22:51:50 2019 " "Processing started: Sat Jul 06 22:51:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562464310613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562464310613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562464310613 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1562464310696 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562464310856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1562464310897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1562464310898 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1562464311130 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1562464311131 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311136 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{C\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 54 -duty_cycle 50.00 -name \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{C\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311136 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311136 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1562464311137 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1562464311137 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1562464311250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311251 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1562464311254 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1562464311266 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1562464311293 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1562464311293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.307 " "Worst-case setup slack is -20.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.307             -60.129 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "  -20.307             -60.129 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.532               0.000 CLOCK_50  " "   11.532               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562464311307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 CLOCK_50  " "    0.359               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.920               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562464311316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562464311323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562464311330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.384 " "Worst-case minimum pulse width slack is 4.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.384               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.384               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.591               0.000 CLOCK_50  " "    9.591               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464311336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562464311336 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1562464311672 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1562464311694 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1562464312166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312246 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1562464312262 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1562464312262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.207 " "Worst-case setup slack is -17.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.207             -50.921 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "  -17.207             -50.921 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.446               0.000 CLOCK_50  " "   12.446               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562464312269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 CLOCK_50  " "    0.313               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.834               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562464312280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562464312287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562464312293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.377 " "Worst-case minimum pulse width slack is 4.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.377               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.377               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 CLOCK_50  " "    9.587               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562464312301 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1562464312633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312745 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1562464312748 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1562464312748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.554 " "Worst-case setup slack is -7.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.554             -22.232 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -7.554             -22.232 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.043               0.000 CLOCK_50  " "   15.043               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562464312758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLOCK_50  " "    0.188               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.498               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562464312771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562464312780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562464312788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.414 " "Worst-case minimum pulse width slack is 4.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.414               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.414               0.000 C\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.254               0.000 CLOCK_50  " "    9.254               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562464312797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562464312797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1562464313329 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1562464313329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562464313459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 06 22:51:53 2019 " "Processing ended: Sat Jul 06 22:51:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562464313459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562464313459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562464313459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562464313459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562464314751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562464314751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 06 22:51:54 2019 " "Processing started: Sat Jul 06 22:51:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562464314751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562464314751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562464314751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_6_1200mv_85c_slow.vho F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/ simulation " "Generated file VGA_6_1200mv_85c_slow.vho in folder \"F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562464315339 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_6_1200mv_0c_slow.vho F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/ simulation " "Generated file VGA_6_1200mv_0c_slow.vho in folder \"F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562464315541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_min_1200mv_0c_fast.vho F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/ simulation " "Generated file VGA_min_1200mv_0c_fast.vho in folder \"F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562464315751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA.vho F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/ simulation " "Generated file VGA.vho in folder \"F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562464315966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_6_1200mv_85c_vhd_slow.sdo F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/ simulation " "Generated file VGA_6_1200mv_85c_vhd_slow.sdo in folder \"F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562464316343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_6_1200mv_0c_vhd_slow.sdo F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/ simulation " "Generated file VGA_6_1200mv_0c_vhd_slow.sdo in folder \"F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562464316721 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_min_1200mv_0c_vhd_fast.sdo F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/ simulation " "Generated file VGA_min_1200mv_0c_vhd_fast.sdo in folder \"F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562464317054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_vhd.sdo F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/ simulation " "Generated file VGA_vhd.sdo in folder \"F:/UTFPR/8Periodo/LogRep/VGA/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562464317414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562464317498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 06 22:51:57 2019 " "Processing ended: Sat Jul 06 22:51:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562464317498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562464317498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562464317498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562464317498 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562464318114 ""}
