# Reading pref.tcl
# do i2c_master_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {i2c_master.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:25 on Jun 02,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." i2c_master.vo 
# -- Compiling module Block1
# -- Compiling module hard_block
# 
# Top level modules:
# 	Block1
# End time: 16:43:25 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/simulation/modelsim/Waveform.vwf.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:25 on Jun 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/simulation/modelsim/Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Block1_vhd_vec_tst
# -- Compiling architecture Block1_arch of Block1_vhd_vec_tst
# End time: 16:43:25 on Jun 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  Block1_vhd_vec_tst
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" Block1_vhd_vec_tst 
# Start time: 16:43:25 on Jun 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.block1_vhd_vec_tst(block1_arch)
# Loading work.Block1
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 us
# End time: 16:47:34 on Jun 02,2024, Elapsed time: 0:04:09
# Errors: 0, Warnings: 0
