

================================================================
== Vitis HLS Report for 'SgdLR'
================================================================
* Date:           Sun Jun 23 07:18:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4969201|  4969201|  31.366 ms|  31.366 ms|  4969202|  4969202|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_SgdLR_Pipeline_DOT_fu_93      |SgdLR_Pipeline_DOT     |    10253|    10253|  51.265 us|  51.265 us|  10253|  10253|       no|
        |grp_SgdLR_Pipeline_GRAD_fu_103    |SgdLR_Pipeline_GRAD    |     1036|     1036|   5.180 us|   5.180 us|   1036|   1036|       no|
        |grp_SgdLR_Pipeline_UPDATE_fu_112  |SgdLR_Pipeline_UPDATE  |     1045|     1045|   5.225 us|   5.225 us|   1045|   1045|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- EPOCH_TRAINING_INST  |  4969200|  4969200|     12423|          -|          -|   400|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     96|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    2030|   2382|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    736|    -|
|Register         |        -|    -|     291|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   12|    2321|   3214|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    5|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |                 Instance                |                Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |grp_SgdLR_Pipeline_DOT_fu_93             |SgdLR_Pipeline_DOT                   |        0|   0|  205|   190|    0|
    |grp_SgdLR_Pipeline_GRAD_fu_103           |SgdLR_Pipeline_GRAD                  |        0|   0|  190|   118|    0|
    |grp_SgdLR_Pipeline_UPDATE_fu_112         |SgdLR_Pipeline_UPDATE                |        0|   0|  254|    94|    0|
    |faddfsub_32ns_32ns_32_10_full_dsp_1_U16  |faddfsub_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|   421|    0|
    |fdiv_32ns_32ns_32_30_no_dsp_1_U17        |fdiv_32ns_32ns_32_30_no_dsp_1        |        0|   0|    0|     0|    0|
    |fexp_32ns_32ns_32_31_full_dsp_1_U19      |fexp_32ns_32ns_32_31_full_dsp_1      |        0|   7|  817|  1235|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U20        |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|   324|    0|
    |sitofp_32ns_32_7_no_dsp_1_U18            |sitofp_32ns_32_7_no_dsp_1            |        0|   0|    0|     0|    0|
    +-----------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |Total                                    |                                     |        0|  12| 2030|  2382|    0|
    +-----------------------------------------+-------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |gradient_U  |gradient_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_162_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln63_fu_198_p2     |         +|   0|  0|  14|           7|           1|
    |icmp_ln60_fu_156_p2    |      icmp|   0|  0|  14|           9|           8|
    |icmp_ln63_fu_171_p2    |      icmp|   0|  0|  14|           7|           7|
    |select_ln60_fu_177_p3  |    select|   0|  0|   7|           1|           1|
    |xor_ln26_fu_215_p2     |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  96|          65|          51|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  458|         91|    1|         91|
    |data_address0         |   14|          3|   17|         51|
    |data_ce0              |   14|          3|    1|          3|
    |gradient_address0     |   14|          3|   10|         30|
    |gradient_ce0          |   14|          3|    1|          3|
    |gradient_we0          |    9|          2|    1|          2|
    |grp_fu_119_ce         |   14|          3|    1|          3|
    |grp_fu_119_opcode     |   25|          5|    2|         10|
    |grp_fu_119_p0         |   25|          5|   32|        160|
    |grp_fu_119_p1         |   25|          5|   32|        160|
    |grp_fu_309_ce         |   20|          4|    1|          4|
    |grp_fu_309_p0         |   20|          4|   32|        128|
    |grp_fu_309_p1         |   20|          4|   32|        128|
    |indvar_flatten_fu_68  |    9|          2|    9|         18|
    |theta_address0        |   14|          3|   10|         30|
    |theta_ce0             |   14|          3|    1|          3|
    |theta_ce1             |    9|          2|    1|          2|
    |theta_we0             |    9|          2|    1|          2|
    |training_id_fu_64     |    9|          2|    7|         14|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  736|        149|  192|        842|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  90|   0|   90|          0|
    |conv_reg_304                                   |  32|   0|   32|          0|
    |grp_SgdLR_Pipeline_DOT_fu_93_ap_start_reg      |   1|   0|    1|          0|
    |grp_SgdLR_Pipeline_GRAD_fu_103_ap_start_reg    |   1|   0|    1|          0|
    |grp_SgdLR_Pipeline_UPDATE_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_68                           |   9|   0|    9|          0|
    |label_r_load_reg_289                           |   8|   0|    8|          0|
    |prob_reg_299                                   |  32|   0|   32|          0|
    |reg_137                                        |  32|   0|   32|          0|
    |select_ln60_reg_256                            |   7|   0|    7|          0|
    |shl_ln_reg_263                                 |   7|   0|   17|         10|
    |tmp_reg_279                                    |  32|   0|   32|          0|
    |training_id_fu_64                              |   7|   0|    7|          0|
    |xor_ln26_reg_269                               |  32|   0|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 291|   0|  301|         10|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|         SgdLR|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|         SgdLR|  return value|
|data_address0     |  out|   17|   ap_memory|          data|         array|
|data_ce0          |  out|    1|   ap_memory|          data|         array|
|data_q0           |   in|   32|   ap_memory|          data|         array|
|label_r_address0  |  out|    7|   ap_memory|       label_r|         array|
|label_r_ce0       |  out|    1|   ap_memory|       label_r|         array|
|label_r_q0        |   in|    8|   ap_memory|       label_r|         array|
|theta_address0    |  out|   10|   ap_memory|         theta|         array|
|theta_ce0         |  out|    1|   ap_memory|         theta|         array|
|theta_we0         |  out|    1|   ap_memory|         theta|         array|
|theta_d0          |  out|   32|   ap_memory|         theta|         array|
|theta_q0          |   in|   32|   ap_memory|         theta|         array|
|theta_address1    |  out|   10|   ap_memory|         theta|         array|
|theta_ce1         |  out|    1|   ap_memory|         theta|         array|
|theta_q1          |   in|   32|   ap_memory|         theta|         array|
+------------------+-----+-----+------------+--------------+--------------+

