/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [21:0] _01_;
  reg [5:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [46:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = !(celloutsig_1_9z ? out_data[128] : in_data[167]);
  assign celloutsig_0_9z = !(celloutsig_0_0z[3] ? celloutsig_0_5z : celloutsig_0_3z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z | celloutsig_0_4z) & (celloutsig_0_3z | celloutsig_0_3z));
  assign celloutsig_0_10z = ~((celloutsig_0_7z | celloutsig_0_7z) & (celloutsig_0_7z | celloutsig_0_7z));
  assign celloutsig_1_3z = in_data[174] | ~(celloutsig_1_1z[3]);
  assign celloutsig_0_5z = celloutsig_0_0z[5] | ~(in_data[10]);
  assign celloutsig_0_6z = celloutsig_0_2z | ~(celloutsig_0_0z[2]);
  assign celloutsig_0_23z = celloutsig_0_9z | ~(celloutsig_0_3z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[3] ^ celloutsig_1_0z);
  assign celloutsig_0_12z = ~(celloutsig_0_5z ^ celloutsig_0_7z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[6] ^ celloutsig_0_0z[2]);
  reg [3:0] _14_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _14_ <= 4'h0;
    else _14_ <= celloutsig_1_13z[7:4];
  assign out_data[131:128] = _14_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_14z[3:0];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 22'h000000;
    else _01_ <= { in_data[28:8], celloutsig_0_9z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 6'h00;
    else _02_ <= { _00_, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_13z = celloutsig_1_8z & celloutsig_1_8z;
  assign celloutsig_0_4z = in_data[34:12] == { in_data[24:5], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_3z = celloutsig_0_1z[11:9] == celloutsig_0_0z[2:0];
  assign celloutsig_0_24z = { in_data[36:31], celloutsig_0_12z } == { celloutsig_0_0z[5:1], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_11z = ! celloutsig_0_1z[4:2];
  assign celloutsig_0_19z = celloutsig_0_1z[1] & ~(_01_[12]);
  assign celloutsig_0_30z = celloutsig_0_29z & ~(celloutsig_0_25z[9]);
  assign celloutsig_1_8z = celloutsig_1_6z[17:6] * celloutsig_1_6z[14:3];
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_11z } * { in_data[35:33], celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_5z[46:4] = celloutsig_1_4z ? { in_data[170:150], celloutsig_1_0z, 1'h1, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, 2'h3, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, 1'h1, celloutsig_1_3z, celloutsig_1_3z, 1'h1, celloutsig_1_3z } : in_data[140:98];
  assign celloutsig_0_0z = - in_data[20:14];
  assign celloutsig_1_1z = - in_data[108:105];
  assign celloutsig_0_1z = - in_data[42:28];
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z } !== celloutsig_0_0z[2:0];
  assign celloutsig_0_26z = { celloutsig_0_1z[9:6], celloutsig_0_5z } !== { celloutsig_0_0z[2:0], celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_27z = { in_data[47:40], celloutsig_0_3z, celloutsig_0_3z } !== { celloutsig_0_0z[6:2], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_29z = { _00_[1:0], celloutsig_0_28z } !== { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_22z };
  assign celloutsig_0_28z = | { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_26z };
  assign celloutsig_0_22z = celloutsig_0_17z & celloutsig_0_10z;
  assign celloutsig_1_0z = ~^ in_data[129:124];
  assign celloutsig_1_4z = ^ { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_13z = ^ { celloutsig_0_1z[2:1], celloutsig_0_4z };
  assign celloutsig_1_6z = celloutsig_1_5z[26:7] << { in_data[158:141], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_25z = { in_data[22:10], celloutsig_0_9z } << { celloutsig_0_14z[4:3], celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_3z, _02_, celloutsig_0_11z, celloutsig_0_23z };
  assign celloutsig_1_9z = ~((celloutsig_1_8z[6] & celloutsig_1_6z[15]) | celloutsig_1_2z);
  assign celloutsig_0_17z = ~((celloutsig_0_2z & celloutsig_0_13z) | celloutsig_0_2z);
  assign celloutsig_1_5z[3:0] = celloutsig_1_1z;
  assign { out_data[96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
