Timing Analyzer report for openMSP430_fpga
Wed Jun 12 02:18:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'
 13. Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'
 14. Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'
 15. Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 24. Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 25. Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 26. Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'
 34. Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'
 35. Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'
 36. Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; openMSP430_fpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; ../scripts/design.sdc ; OK     ; Wed Jun 12 02:18:22 2019 ;
+-----------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period   ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; FPGA_CLK1_50 ; Base ; 1000.000 ; 1.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK1_50 } ;
+--------------+------+----------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                ;
+-----------+-----------------+--------------+------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note ;
+-----------+-----------------+--------------+------+
; 29.43 MHz ; 29.43 MHz       ; FPGA_CLK1_50 ;      ;
+-----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------+
; Slow 1200mV 85C Model Setup Summary    ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 966.020 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.357 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 996.033 ; 0.000         ;
+--------------+---------+---------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------------+-------+----------------+
; Clock        ; Slack ; End Point TNS  ;
+--------------+-------+----------------+
; FPGA_CLK1_50 ; 0.905 ; 0.000          ;
+--------------+-------+----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+-------+----------------------------+
; Clock        ; Slack ; End Point TNS              ;
+--------------+-------+----------------------------+
; FPGA_CLK1_50 ; 9.974 ; 0.000                      ;
+--------------+-------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                           ;
+---------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                                                                                                          ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 966.020 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 34.262     ;
; 966.038 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.253      ; 34.243     ;
; 966.139 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 34.134     ;
; 966.204 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.229      ; 34.053     ;
; 966.216 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.237      ; 34.049     ;
; 966.222 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 34.051     ;
; 966.291 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 33.982     ;
; 966.353 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 33.929     ;
; 966.366 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 33.916     ;
; 966.384 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.253      ; 33.897     ;
; 966.524 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.228      ; 33.732     ;
; 966.549 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.238      ; 33.717     ;
; 966.571 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.227      ; 33.684     ;
; 966.663 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.252      ; 33.617     ;
; 966.790 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.226      ; 33.464     ;
; 966.821 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.251      ; 33.458     ;
; 966.833 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 33.089     ;
; 966.833 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 33.089     ;
; 966.833 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 33.089     ;
; 966.833 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 33.089     ;
; 966.833 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 33.089     ;
; 967.004 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 33.278     ;
; 967.022 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.253      ; 33.259     ;
; 967.123 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 33.150     ;
; 967.138 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 32.785     ;
; 967.138 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[10]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 32.785     ;
; 967.138 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[1]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 32.785     ;
; 967.138 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[2]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 32.785     ;
; 967.138 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[8]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 32.785     ;
; 967.138 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[7]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 32.785     ;
; 967.138 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[6]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 32.785     ;
; 967.138 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[5]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 32.785     ;
; 967.138 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[3]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 32.785     ;
; 967.138 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[4]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 32.785     ;
; 967.138 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 33.144     ;
; 967.156 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.253      ; 33.125     ;
; 967.160 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.247      ; 33.115     ;
; 967.167 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 32.753     ;
; 967.178 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 33.096     ;
; 967.185 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 32.737     ;
; 967.185 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 32.737     ;
; 967.185 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 32.737     ;
; 967.185 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 32.737     ;
; 967.185 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 32.737     ;
; 967.188 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.229      ; 33.069     ;
; 967.200 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.237      ; 33.065     ;
; 967.206 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 33.067     ;
; 967.257 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 33.016     ;
; 967.275 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 32.998     ;
; 967.295 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.987     ;
; 967.322 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.229      ; 32.935     ;
; 967.334 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.237      ; 32.931     ;
; 967.337 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.945     ;
; 967.340 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 32.933     ;
; 967.344 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.222      ; 32.906     ;
; 967.350 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.932     ;
; 967.368 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.253      ; 32.913     ;
; 967.372 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 32.902     ;
; 967.378 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.904     ;
; 967.389 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.247      ; 32.886     ;
; 967.407 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 32.867     ;
; 967.409 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 32.864     ;
; 967.426 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.247      ; 32.849     ;
; 967.428 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.255      ; 32.855     ;
; 967.430 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.852     ;
; 967.431 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.238      ; 32.835     ;
; 967.432 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.253      ; 32.849     ;
; 967.442 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[10]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 32.476     ;
; 967.442 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[2]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 32.476     ;
; 967.442 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[1]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 32.476     ;
; 967.442 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[4]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 32.476     ;
; 967.442 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[3]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 32.476     ;
; 967.442 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[5]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 32.476     ;
; 967.442 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[6]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 32.476     ;
; 967.442 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[7]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 32.476     ;
; 967.442 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[8]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 32.476     ;
; 967.444 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 32.830     ;
; 967.446 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.836     ;
; 967.448 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.253      ; 32.833     ;
; 967.450 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.252      ; 32.830     ;
; 967.471 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.811     ;
; 967.477 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.231      ; 32.782     ;
; 967.484 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.798     ;
; 967.490 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.231      ; 32.769     ;
; 967.502 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.253      ; 32.779     ;
; 967.508 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.230      ; 32.750     ;
; 967.508 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.228      ; 32.748     ;
; 967.513 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.769     ;
; 967.524 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.758     ;
; 967.531 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.253      ; 32.750     ;
; 967.533 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.238      ; 32.733     ;
; 967.547 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 32.727     ;
; 967.549 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.245      ; 32.724     ;
; 967.551 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.244      ; 32.721     ;
; 967.555 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.227      ; 32.700     ;
; 967.561 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.721     ;
; 967.573 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.222      ; 32.677     ;
; 967.601 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.246      ; 32.673     ;
; 967.604 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.678     ;
; 967.607 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.254      ; 32.675     ;
+---------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.357 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                           ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|txfer_triggered                                                                                     ; omsp_uart:uart_0|txfer_triggered                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; lfxt_clk_cnt[0]                                                                                                      ; lfxt_clk_cnt[0]                                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.062      ; 0.580      ;
; 0.369 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.589      ;
; 0.371 ; reset_dly_chain[3]                                                                                                   ; reset_dly_chain[2]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; reset_dly_chain[4]                                                                                                   ; reset_dly_chain[3]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; omsp_uart:uart_0|txfer_buf[4]                                                                                        ; omsp_uart:uart_0|txfer_buf[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]              ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; reset_dly_chain[5]                                                                                                   ; reset_dly_chain[4]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; reset_dly_chain[6]                                                                                                   ; reset_dly_chain[5]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; omsp_uart:uart_0|txfer_buf[3]                                                                                        ; omsp_uart:uart_0|txfer_buf[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; omsp_uart:uart_0|txfer_buf[7]                                                                                        ; omsp_uart:uart_0|txfer_buf[6]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[2]                                                                ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[1]                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 0.593      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                ;
+---------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 996.033 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.235     ; 3.727      ;
; 996.033 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.231     ; 3.731      ;
; 996.033 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.231     ; 3.731      ;
; 996.033 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.231     ; 3.731      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.084     ; 3.743      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.084     ; 3.743      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[14]                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.742      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[15]                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.742      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[13]                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.742      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[12]                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.742      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[9]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.742      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[4]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.742      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[3]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.742      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.742      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[2]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.742      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[1]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.742      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.756      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.756      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[2] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.756      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[3] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.756      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[4] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.756      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[5] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.756      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[6] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.756      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[7] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.756      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[8] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.071     ; 3.756      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.757      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[1]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.757      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[2]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.757      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[3]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.757      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.757      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[5]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.757      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.757      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.757      ;
; 996.168 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[8]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.757      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[11]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[9]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[6]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[8]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[14]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[13]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[12]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[10]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr0[15]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[15]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[9]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[8]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[12]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[11]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.076     ; 3.750      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[3]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.741      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[8]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.079     ; 3.747      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[10]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.751      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.751      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sign_sel                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.751      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|cycle[0]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.745      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[10]                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 3.749      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[3]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.741      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.745      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|op2[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.745      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[6]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.079     ; 3.747      ;
; 996.169 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_en[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.072     ; 3.754      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[0]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[1]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[2]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[10]                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[10]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[14]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[7]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[7]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[6]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[6]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.085     ; 3.740      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[14]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.750      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl1[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.750      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cap1_taken                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.075     ; 3.750      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tactl[0]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.077     ; 3.748      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[7]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
; 996.170 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.081     ; 3.744      ;
+---------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.905 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.125      ;
; 0.905 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.125      ;
; 0.905 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.125      ;
; 0.905 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.125      ;
; 0.905 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.125      ;
; 0.905 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.125      ;
; 0.917 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.137      ;
; 0.917 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.137      ;
; 0.917 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.137      ;
; 0.917 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.137      ;
; 0.917 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.137      ;
; 0.917 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.137      ;
; 0.917 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.137      ;
; 0.917 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.137      ;
; 0.917 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 1.137      ;
; 1.272 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 1.496      ;
; 1.272 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.067      ; 1.496      ;
; 2.087 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 2.315      ;
; 2.087 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 2.315      ;
; 2.222 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 2.450      ;
; 2.222 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 2.450      ;
; 3.042 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.250      ; 3.449      ;
; 3.042 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.250      ; 3.449      ;
; 3.042 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.250      ; 3.449      ;
; 3.043 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.245      ; 3.445      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.341      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.341      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.341      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.341      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.341      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 3.344      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.341      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.341      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 3.344      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.341      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.341      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 3.344      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 3.344      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 3.344      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.341      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.346      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 3.344      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 3.344      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.346      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.346      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 3.344      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.068      ; 3.344      ;
; 3.119 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.346      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.350      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.350      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.350      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.350      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.350      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.350      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.350      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 3.347      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 3.347      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 3.347      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.348      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.348      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.348      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.348      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 3.347      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.348      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 3.347      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.072      ; 3.350      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.348      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.349      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.069      ; 3.347      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.348      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.348      ;
; 3.121 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.070      ; 3.348      ;
; 3.122 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.350      ;
; 3.122 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.350      ;
; 3.122 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.350      ;
; 3.122 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.350      ;
; 3.122 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.071      ; 3.350      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1995.259 ns




+---------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                 ;
+-----------+-----------------+--------------+------+
; Fmax      ; Restricted Fmax ; Clock Name   ; Note ;
+-----------+-----------------+--------------+------+
; 32.74 MHz ; 32.74 MHz       ; FPGA_CLK1_50 ;      ;
+-----------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------+
; Slow 1200mV 0C Model Setup Summary     ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 969.457 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.311 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 0C Model Recovery Summary  ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 996.494 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.817 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+-------+---------------------------+
; Clock        ; Slack ; End Point TNS             ;
+--------------+-------+---------------------------+
; FPGA_CLK1_50 ; 9.980 ; 0.000                     ;
+--------------+-------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                                                                                                          ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 969.457 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 30.786     ;
; 969.459 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 30.785     ;
; 969.537 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 30.699     ;
; 969.574 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 30.653     ;
; 969.578 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.198      ; 30.640     ;
; 969.593 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 30.643     ;
; 969.669 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 30.566     ;
; 969.747 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 30.493     ;
; 969.763 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 30.477     ;
; 969.784 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.221      ; 30.457     ;
; 969.864 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.199      ; 30.355     ;
; 969.888 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.209      ; 30.341     ;
; 969.904 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.197      ; 30.313     ;
; 969.995 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 30.245     ;
; 970.099 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.196      ; 30.117     ;
; 970.130 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.800     ;
; 970.130 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.800     ;
; 970.130 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.800     ;
; 970.130 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.800     ;
; 970.130 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.800     ;
; 970.151 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.219      ; 30.088     ;
; 970.345 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 29.898     ;
; 970.347 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 29.897     ;
; 970.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.524     ;
; 970.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[10]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.524     ;
; 970.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[1]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.524     ;
; 970.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[2]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.524     ;
; 970.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[8]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.524     ;
; 970.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[7]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.524     ;
; 970.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[6]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.524     ;
; 970.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[5]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.524     ;
; 970.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[3]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.524     ;
; 970.406 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[4]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.524     ;
; 970.425 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 29.811     ;
; 970.433 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[9]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 29.495     ;
; 970.445 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.485     ;
; 970.445 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.485     ;
; 970.445 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.485     ;
; 970.445 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.485     ;
; 970.445 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.065     ; 29.485     ;
; 970.462 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 29.765     ;
; 970.466 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.198      ; 29.752     ;
; 970.468 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 29.775     ;
; 970.470 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 29.774     ;
; 970.481 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 29.755     ;
; 970.494 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 29.749     ;
; 970.496 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 29.748     ;
; 970.499 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 29.744     ;
; 970.501 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 29.743     ;
; 970.527 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 29.708     ;
; 970.529 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 29.707     ;
; 970.548 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 29.688     ;
; 970.557 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 29.678     ;
; 970.585 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 29.642     ;
; 970.589 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.198      ; 29.629     ;
; 970.604 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 29.632     ;
; 970.621 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.222      ; 29.621     ;
; 970.635 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 29.605     ;
; 970.648 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.190      ; 29.562     ;
; 970.651 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 29.589     ;
; 970.658 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.213      ; 29.575     ;
; 970.672 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.221      ; 29.569     ;
; 970.677 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.222      ; 29.565     ;
; 970.680 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 29.555     ;
; 970.691 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[10]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 29.234     ;
; 970.691 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[2]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 29.234     ;
; 970.691 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[1]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 29.234     ;
; 970.691 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[4]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 29.234     ;
; 970.691 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[3]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 29.234     ;
; 970.691 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[5]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 29.234     ;
; 970.691 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[6]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 29.234     ;
; 970.691 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[7]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 29.234     ;
; 970.691 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[8]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 29.234     ;
; 970.710 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 29.525     ;
; 970.712 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 29.524     ;
; 970.713 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 29.530     ;
; 970.715 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.224      ; 29.529     ;
; 970.734 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.221      ; 29.507     ;
; 970.736 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.222      ; 29.506     ;
; 970.739 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.207      ; 29.488     ;
; 970.752 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 29.483     ;
; 970.752 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.199      ; 29.467     ;
; 970.754 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 29.482     ;
; 970.758 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 29.482     ;
; 970.769 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 29.466     ;
; 970.774 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 29.466     ;
; 970.774 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.215      ; 29.461     ;
; 970.776 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.209      ; 29.453     ;
; 970.781 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 29.455     ;
; 970.788 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.222      ; 29.454     ;
; 970.790 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.223      ; 29.453     ;
; 970.792 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.197      ; 29.425     ;
; 970.793 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.216      ; 29.443     ;
; 970.795 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.221      ; 29.446     ;
; 970.801 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 29.439     ;
; 970.803 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.198      ; 29.415     ;
; 970.804 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.222      ; 29.438     ;
; 970.806 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 29.434     ;
; 970.807 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 29.433     ;
; 970.812 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.220      ; 29.428     ;
+---------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.311 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                               ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|txfer_triggered                                                                                         ; omsp_uart:uart_0|txfer_triggered                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                     ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                           ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|status_tx_pnd                                                                                           ; omsp_uart:uart_0|status_tx_pnd                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|status_rx_pnd                                                                                           ; omsp_uart:uart_0|status_rx_pnd                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                     ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|txfer_bit[3]                                                                                            ; omsp_uart:uart_0|txfer_bit[3]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|txfer_bit[1]                                                                                            ; omsp_uart:uart_0|txfer_bit[1]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|txfer_bit[2]                                                                                            ; omsp_uart:uart_0|txfer_bit[2]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|txfer_bit[0]                                                                                            ; omsp_uart:uart_0|txfer_bit[0]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_bit[2]                                                                                            ; omsp_uart:uart_0|rxfer_bit[2]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_bit[1]                                                                                            ; omsp_uart:uart_0|rxfer_bit[1]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_bit[3]                                                                                            ; omsp_uart:uart_0|rxfer_bit[3]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                            ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                           ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                           ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                           ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                           ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                           ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_uart:uart_0|rxfer_bit[0]                                                                                            ; omsp_uart:uart_0|rxfer_bit[0]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                           ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                          ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.519      ;
; 0.330 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.529      ;
; 0.334 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.534      ;
; 0.335 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.535      ;
; 0.335 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; omsp_uart:uart_0|txfer_buf[3]                                                                                            ; omsp_uart:uart_0|txfer_buf[2]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 0.538      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 996.494 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.209     ; 3.292      ;
; 996.494 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.205     ; 3.296      ;
; 996.494 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.205     ; 3.296      ;
; 996.494 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.205     ; 3.296      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 3.310      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[11]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[12]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sumext_s[1]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.314      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sumext_s[0]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.314      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.313      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 3.310      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 3.310      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 3.310      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 3.310      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_en[5]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_en[1]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_en[2]                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[4]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[5]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[13]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[1]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[3]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[0]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[5]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[14]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[6]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[8]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[10]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[11]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[12]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl9[7]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[5]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.321      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[6]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.321      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[11]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.321      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[10]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.321      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[15]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[9]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[1]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[3]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[0]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[14]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[4]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[6]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[2]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[11]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[12]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[8]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[7]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl6[12]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.062     ; 3.321      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl5[6]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.063     ; 3.320      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[6]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[9]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[14]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[11]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[15]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[12]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[8]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[13]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[10]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[1]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[3]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[2]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[4]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.064     ; 3.319      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl3[1]                                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|cycle[1]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.069     ; 3.314      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.313      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.313      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.313      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.313      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.313      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.313      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.313      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.070     ; 3.313      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[9]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[10] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[11] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[12] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[13] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[14] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[15] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[16] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[17] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.068     ; 3.315      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_deb_dly[5]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.073     ; 3.310      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[0]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.317      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[1]         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.066     ; 3.317      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[9]   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[10]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[11]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[12]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[13]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[14]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[15]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
; 996.612 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[16]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.067     ; 3.316      ;
+---------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.017      ;
; 0.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.017      ;
; 0.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.017      ;
; 0.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.017      ;
; 0.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.017      ;
; 0.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.056      ; 1.017      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.055      ; 1.027      ;
; 1.163 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.059      ; 1.366      ;
; 1.163 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.059      ; 1.366      ;
; 1.857 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.067      ;
; 1.857 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.067      ;
; 2.021 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.231      ;
; 2.021 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 2.231      ;
; 2.738 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.221      ; 3.103      ;
; 2.738 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.225      ; 3.107      ;
; 2.738 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.225      ; 3.107      ;
; 2.738 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.225      ; 3.107      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 3.018      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 3.018      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 3.018      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 3.018      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 3.018      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.020      ;
; 2.810 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.064      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.021      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.021      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.021      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.021      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.021      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.021      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.021      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.021      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.021      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.066      ; 3.021      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.065      ; 3.020      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
; 2.811 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.063      ; 3.018      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1995.772 ns




+----------------------------------------+
; Fast 1200mV 0C Model Setup Summary     ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 979.726 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.186 ; 0.000         ;
+--------------+-------+---------------+


+----------------------------------------+
; Fast 1200mV 0C Model Recovery Summary  ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; FPGA_CLK1_50 ; 997.615 ; 0.000         ;
+--------------+---------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; FPGA_CLK1_50 ; 0.495 ; 0.000         ;
+--------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; FPGA_CLK1_50 ; 10.000 ; 0.000                    ;
+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK1_50'                                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                                                                                                          ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 979.726 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 20.422     ;
; 979.727 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 20.421     ;
; 979.903 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 20.239     ;
; 979.913 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 20.224     ;
; 979.917 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 20.214     ;
; 979.920 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 20.222     ;
; 979.926 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 20.217     ;
; 979.943 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 20.204     ;
; 979.951 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 20.196     ;
; 979.969 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.137      ; 20.177     ;
; 980.119 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.121      ; 20.011     ;
; 980.132 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.127      ; 20.004     ;
; 980.150 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.120      ; 19.979     ;
; 980.181 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.137      ; 19.965     ;
; 980.238 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 19.910     ;
; 980.239 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 19.909     ;
; 980.269 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 19.873     ;
; 980.270 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 19.872     ;
; 980.297 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.119      ; 19.831     ;
; 980.330 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 19.818     ;
; 980.331 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 19.817     ;
; 980.360 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 19.788     ;
; 980.361 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 19.787     ;
; 980.388 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.136      ; 19.757     ;
; 980.414 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.140      ; 19.735     ;
; 980.415 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.140      ; 19.734     ;
; 980.415 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 19.727     ;
; 980.425 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 19.712     ;
; 980.429 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 19.713     ;
; 980.429 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 19.702     ;
; 980.430 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 19.712     ;
; 980.432 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 19.710     ;
; 980.438 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 19.705     ;
; 980.455 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 19.692     ;
; 980.456 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.137      ; 19.690     ;
; 980.460 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.116      ; 19.665     ;
; 980.463 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.127      ; 19.673     ;
; 980.463 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 19.684     ;
; 980.466 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 19.675     ;
; 980.470 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 19.672     ;
; 980.471 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 19.671     ;
; 980.476 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 19.655     ;
; 980.479 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 19.668     ;
; 980.481 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.137      ; 19.665     ;
; 980.484 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 19.647     ;
; 980.492 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 19.656     ;
; 980.493 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 19.655     ;
; 980.502 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.121      ; 19.628     ;
; 980.507 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 19.635     ;
; 980.515 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[12]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 19.427     ;
; 980.515 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[11]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 19.427     ;
; 980.515 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[13]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 19.427     ;
; 980.515 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[0]                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 19.427     ;
; 980.515 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]     ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[15]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.045     ; 19.427     ;
; 980.517 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 19.620     ;
; 980.521 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 19.610     ;
; 980.524 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 19.618     ;
; 980.530 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 19.613     ;
; 980.537 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 19.605     ;
; 980.547 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 19.600     ;
; 980.547 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 19.590     ;
; 980.554 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.133      ; 19.588     ;
; 980.555 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 19.592     ;
; 980.560 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 19.583     ;
; 980.561 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 19.580     ;
; 980.567 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 19.570     ;
; 980.569 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.140      ; 19.580     ;
; 980.570 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[1] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.140      ; 19.579     ;
; 980.573 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.137      ; 19.573     ;
; 980.575 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.128      ; 19.562     ;
; 980.591 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 19.552     ;
; 980.593 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st      ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.127      ; 19.543     ;
; 980.601 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.129      ; 19.537     ;
; 980.605 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.123      ; 19.527     ;
; 980.607 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 19.541     ;
; 980.608 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.134      ; 19.535     ;
; 980.608 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 19.540     ;
; 980.614 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.135      ; 19.530     ;
; 980.616 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.137      ; 19.530     ;
; 980.620 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.116      ; 19.505     ;
; 980.623 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.127      ; 19.513     ;
; 980.625 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.146      ; 19.530     ;
; 980.626 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.132      ; 19.515     ;
; 980.626 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1]  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.146      ; 19.529     ;
; 980.631 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 19.517     ;
; 980.631 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.121      ; 19.499     ;
; 980.636 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 19.495     ;
; 980.637 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[0]  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.146      ; 19.518     ;
; 980.638 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[0]  ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.146      ; 19.517     ;
; 980.639 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 19.508     ;
; 980.639 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.139      ; 19.509     ;
; 980.644 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.122      ; 19.487     ;
; 980.644 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.127      ; 19.492     ;
; 980.655 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.140      ; 19.494     ;
; 980.656 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest_bin[0] ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.140      ; 19.493     ;
; 980.657 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.137      ; 19.489     ;
; 980.657 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]       ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.138      ; 19.490     ;
; 980.661 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.116      ; 19.464     ;
; 980.662 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.115      ; 19.462     ;
; 980.662 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; 0.121      ; 19.468     ;
+---------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.186 ; omsp_timerA:timerA_0|scci2                                                                                           ; omsp_timerA:timerA_0|scci2                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci1                                                                                           ; omsp_timerA:timerA_0|scci1                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci0                                                                                           ; omsp_timerA:timerA_0|scci0                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; omsp_timerA:timerA_0|clk_div[2]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; omsp_timerA:timerA_0|clk_div[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; omsp_timerA:timerA_0|cap0_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; omsp_timerA:timerA_0|tacctl0[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; omsp_timerA:timerA_0|tacctl2[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; omsp_timerA:timerA_0|cap2_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                           ; omsp_qwark_periph:qwark_periph_0|cntrl1[0]                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|txfer_triggered                                                                                     ; omsp_uart:uart_0|txfer_triggered                                                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; omsp_timerA:timerA_0|tacctl1[1]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; omsp_timerA:timerA_0|cap1_taken                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; omsp_uart:uart_0|status_rx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; omsp_uart:uart_0|status_rx_ovflw_pnd                                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[14]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; omsp_timerA:timerA_0|cci0_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; omsp_timerA:timerA_0|cci2_evt_s                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; omsp_uart:uart_0|rxfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; omsp_uart:uart_0|rxfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; omsp_uart:uart_0|rxfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[15]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; omsp_uart:uart_0|rxfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[0]                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; omsp_uart:uart_0|status_tx_pnd                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[7]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[6]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; omsp_uart:uart_0|txfer_bit[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; omsp_uart:uart_0|txfer_bit[1]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; omsp_uart:uart_0|txfer_bit[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; omsp_uart:uart_0|txfer_bit[0]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[4]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[5]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[8]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; omsp_uart:uart_0|rxfer_cnt[9]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[10]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[11]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[12]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[13]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; omsp_uart:uart_0|rxfer_cnt[14]                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; reset_dly_chain[3]                                                                                                   ; reset_dly_chain[2]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; reset_dly_chain[4]                                                                                                   ; reset_dly_chain[3]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; omsp_uart:uart_0|txfer_buf[3]                                                                                        ; omsp_uart:uart_0|txfer_buf[2]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_uart:uart_0|txfer_buf[4]                                                                                        ; omsp_uart:uart_0|txfer_buf[3]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_uart:uart_0|txfer_buf[7]                                                                                        ; omsp_uart:uart_0|txfer_buf[6]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; omsp_timerA:timerA_0|tacctl1[0]                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[2]                                                                ; omsp_qwark_periph:qwark_periph_0|irq_acc_dly_chain[1]                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                      ; omsp_timerA:timerA_0|cci1_sync                                                                                       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_uart:uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0]                                                      ; omsp_uart:uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_timerA:timerA_0|tacctl1[13]                                                                                     ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]              ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lfxt_clk_cnt[0]                                                                                                      ; lfxt_clk_cnt[0]                                                                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[1]                                                                                                   ; reset_dly_chain[0]                                                                                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                                 ;
+---------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node                                                                                                                 ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 997.615 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.144     ; 2.228      ;
; 997.615 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.144     ; 2.228      ;
; 997.615 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.144     ; 2.228      ;
; 997.616 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.147     ; 2.224      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|cpu_halt_st                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.235      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.235      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[14]                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.235      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[15]                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.235      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[13]                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.235      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[4]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.235      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[3]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.235      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[3]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.235      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[2]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.235      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[1]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.235      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[6]                                                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 2.239      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|taccr1[13]                                                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 2.239      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|per_dout_val[15]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.240      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.049     ; 2.239      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[15]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.240      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[13]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.240      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[12]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.240      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|tacctl0[14]                                                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.240      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_uart:uart_0|status_tx_empty_pnd                                                                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.240      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[4]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[0]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.241      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[2]                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[5]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[6]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[11]                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl8[10]                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[5]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.246      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl7[10]                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.042     ; 2.246      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[6]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[9]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[14]                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[11]                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[15]                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[12]                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[8]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[13]                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[10]                                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_qwark_periph:qwark_periph_0|cntrl1[5]                                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[9]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 2.232      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[9]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 2.232      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[6]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 2.232      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[6]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 2.232      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[4]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 2.232      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[4]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 2.232      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[2]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 2.232      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[2]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 2.232      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[0]                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.056     ; 2.232      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|sync_stage[0]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.241      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|sync_stage[1]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.047     ; 2.241      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]       ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[2] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[3] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[4] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[5] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[6] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[7] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[8] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.242      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|sync_stage[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.046     ; 2.242      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.240      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[1]                                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.240      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|sync_stage[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|sync_stage[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.044     ; 2.244      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[0]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[1]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[2]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[3]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[4]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[5]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[6]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[7]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[8]  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; omsp_timerA:timerA_0|cci0_dly                                                                                           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.048     ; 2.240      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[0]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[1]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[2]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[10]                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[10]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[14]                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[12]                                                                 ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[9]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[7]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[7]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[6]                                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[6]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
; 997.700 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1] ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_mov                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1000.000     ; -0.053     ; 2.234      ;
+---------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_CLK1_50'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.616      ;
; 0.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.616      ;
; 0.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.616      ;
; 0.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.616      ;
; 0.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.616      ;
; 0.495 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.616      ;
; 0.500 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 0.621      ;
; 0.696 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.040      ; 0.820      ;
; 0.696 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]           ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.040      ; 0.820      ;
; 1.163 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.292      ;
; 1.163 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.292      ;
; 1.217 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.346      ;
; 1.217 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.346      ;
; 1.761 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[0]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.141      ; 1.986      ;
; 1.761 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[1]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.141      ; 1.986      ;
; 1.761 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.141      ; 1.986      ;
; 1.762 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_cmp_sync                                                ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.137      ; 1.983      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.044      ; 1.940      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.938      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                            ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.812 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.045      ; 1.941      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 1.934      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 1.934      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 1.934      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 1.934      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 1.934      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.039      ; 1.936      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 1.934      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19]                                   ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.037      ; 1.934      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.039      ; 1.936      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.940      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.940      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.043      ; 1.940      ;
; 1.813 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 0.000        ; 0.042      ; 1.939      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1997.320 ns




+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; 966.020 ; 0.186 ; 996.033  ; 0.495   ; 9.974               ;
;  FPGA_CLK1_50    ; 966.020 ; 0.186 ; 996.033  ; 0.495   ; 9.974               ;
; Design-wide TNS  ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50    ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_CLK2_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK1_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_RST                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OUT_PLL_1MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OUT_PLL_4MHZ  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PER_UART_TX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+--------------+--------------+--------------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+--------------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------+--------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Recovery Transfers                                                      ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1253     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Removal Transfers                                                       ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; 1253     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+--------------------------------------------------+
; Clock Status Summary                             ;
+--------------+--------------+------+-------------+
; Target       ; Clock        ; Type ; Status      ;
+--------------+--------------+------+-------------+
; FPGA_CLK1_50 ; FPGA_CLK1_50 ; Base ; Constrained ;
+--------------+--------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; EX_RST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_CLK1_50 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL_1MHZ ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL_4MHZ ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PER_UART_TX  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; EX_RST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_CLK1_50 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL_1MHZ ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT_PLL_4MHZ ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PER_UART_TX  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 12 02:18:21 2019
Info: Command: quartus_sta openMSP430_fpga -c openMSP430_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../scripts/design.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 966.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   966.020               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 996.033
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   996.033               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.905               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.974               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1995.259 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info (332146): Worst-case setup slack is 969.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   969.457               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 996.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   996.494               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.817
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.817               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 9.980
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.980               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1995.772 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
    Info (332172): Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info (332146): Worst-case setup slack is 979.726
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   979.726               0.000 FPGA_CLK1_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 997.615
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   997.615               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.495               0.000 FPGA_CLK1_50 
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.000               0.000 FPGA_CLK1_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1997.320 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 862 megabytes
    Info: Processing ended: Wed Jun 12 02:18:30 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


