EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A2 23386 16535
encoding utf-8
Sheet 1 21
Title "CGMPCX1006"
Date "2021-02-03"
Rev "V1"
Comp "Glowmagik Innovations"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2050 1450 1850 1450
U 601E7A84
F0 "FPGA_Power" 157
F1 "FPGA_Power.sch" 157
$EndSheet
$Sheet
S 5450 1450 2800 1450
U 601E7AA6
F0 "FPGA_Config" 157
F1 "FPGA_Config.sch" 157
$EndSheet
$Sheet
S 11600 1500 1900 1400
U 601E7B38
F0 "Clock_Gen" 157
F1 "Clock_Gen.sch" 157
F2 "CLK_IN0_P" I L 11600 1600 50 
F3 "CLK_IN0_N" I L 11600 1700 50 
F4 "CLK_IN1_P" I L 11600 1800 50 
F5 "CLK_IN1_N" I L 11600 1900 50 
F6 "CLK_IN2_P" I L 11600 2000 50 
F7 "CLK_IN2_N" I L 11600 2100 50 
F8 "CLK_IN3_P" I L 11600 2200 50 
F9 "CLK_IN3_N" I L 11600 2300 50 
F10 "CG_SDA" B R 13500 2700 50 
F11 "CG_SCL" B R 13500 2800 50 
F12 "CLK_OUT0_N" O R 13500 1650 50 
F13 "CLK_OUT0_P" O R 13500 1550 50 
F14 "CLK_OUT1_N" O R 13500 1850 50 
F15 "CLK_OUT1_P" O R 13500 1750 50 
F16 "CLK_OUT2_N" O R 13500 2050 50 
F17 "CLK_OUT2_P" O R 13500 1950 50 
F18 "CLK_OUT3_N" O R 13500 2250 50 
F19 "CLK_OUT3_P" O R 13500 2150 50 
F20 "CG_IN_SEL0" I R 13500 2400 50 
F21 "CG_IN_SEL1" I R 13500 2500 50 
F22 "CG_LOLB" O L 11600 2600 50 
F23 "CG_INTRB" O L 11600 2700 50 
F24 "CG_RSTB" I L 11600 2500 50 
F25 "CG_OEB" I L 11600 2800 50 
$EndSheet
$Sheet
S 13900 1500 2400 1400
U 601E7B79
F0 "BTB_Connector" 157
F1 "BTB_Connector.sch" 157
$EndSheet
$Sheet
S 2150 4450 1500 850 
U 601E7BF0
F0 "USB2" 157
F1 "USB2.sch" 157
F2 "USB2_DATA[0..7]" B R 3650 4650 50 
F3 "USB2_DIR" B R 3650 5100 50 
F4 "USB2_STP" B R 3650 5000 50 
F5 "USB2_NXT" B R 3650 4900 50 
F6 "USB2_RESTN" B R 3650 4800 50 
F7 "USB2_CLK" B R 3650 4550 50 
F8 "USB2_OC" B R 3650 5200 50 
$EndSheet
$Sheet
S 17250 9950 2300 1200
U 601E7C5A
F0 "EEPROM" 157
F1 "EEPROM.sch" 157
F2 "EEPROM_WC" I L 17250 10050 50 
F3 "EEPROM_SDA" I L 17250 10150 50 
F4 "EEPROM_SCL" I L 17250 10250 50 
$EndSheet
$Sheet
S 17250 8150 1900 1200
U 601E7C92
F0 "Ethernet" 157
F1 "Ethernet.sch" 157
F2 "ETH_GPIO" I L 17250 8250 50 
F3 "ETH_JTAG_CLK" B L 17250 8400 50 
F4 "ETH_JTAG_TDI" B L 17250 8500 50 
F5 "ETH_JTAG_TDO" B L 17250 8600 50 
F6 "ETH_JTAG_TMS" B L 17250 8700 50 
F7 "ETH_MDC" I L 17250 8850 50 
F8 "ETH_MDIO" B L 17250 8950 50 
F9 "ETH_TX_CLK" I L 17250 9100 50 
F10 "ETH_TX_CTRL" I L 17250 9200 50 
F11 "ETH_TX_[0..3]" I L 17250 9300 50 
F12 "ETH_RX_[0..3]" I R 19150 9250 50 
F13 "ETH_RX_CLK" I R 19150 9150 50 
F14 "ETH_RX_CTRL" I R 19150 9050 50 
$EndSheet
$Sheet
S 17100 4050 2400 1200
U 601E7CC8
F0 "RTC_FAN" 157
F1 "RTC_FAN.sch" 157
F2 "RTC_SCL" B L 17100 5000 118
F3 "RTC_SDA" B L 17100 4750 118
F4 "RTC_RST" B L 17100 4500 118
F5 "RTC_OSC_OUT" B L 17100 4250 118
F6 "RTC_SQW" B R 19500 4950 118
F7 "FAN_CTRL_PWM" I R 19500 4700 118
$EndSheet
$Sheet
S 5850 12700 2600 750 
U 601DF0A6
F0 "Power_Supply" 157
F1 "Power_Supply.sch" 157
F2 "12VIN" I L 5850 12900 157
$EndSheet
$Sheet
S 1750 12550 2450 900 
U 60256C5F
F0 "48V_12V_Buck" 157
F1 "48V_12V_Buck.sch" 157
F2 "12VOUT" O R 4200 12900 157
$EndSheet
Wire Wire Line
	4200 12900 5850 12900
$Sheet
S 17100 1500 1000 1750
U 601E7BBE
F0 "USB3" 157
F1 "USB3.sch" 157
F2 "DQ[0:15]" B L 17100 1800 50 
F3 "DQ[16:31]" B L 17100 1900 50 
$EndSheet
$Sheet
S 17100 6350 1600 850 
U 60318A5B
F0 "Ext_Analog" 157
F1 "Ext_Analog.sch" 157
F2 "BNC_TRIG_OUT" O L 17100 6550 50 
F3 "AN0_P" O L 17100 6700 50 
F4 "AN0_N" O L 17100 6800 50 
F5 "AN1_P" O L 17100 6900 50 
F6 "AN1_N" O L 17100 7000 50 
$EndSheet
$Sheet
S 17100 12000 1000 2200
U 601E7C1E
F0 "LED_Comm" 157
F1 "LED_Comm.sch" 157
F2 "F_UART_TX" I L 17100 12200 50 
F3 "F_UART_RX" O L 17100 12300 50 
F4 "F_UART_SDA" B L 17100 12500 50 
F5 "F_UART_SCL" I L 17100 12600 50 
F6 "F_CAN_H" B L 17100 12800 50 
F7 "F_CAN_L" B L 17100 12900 50 
F8 "F_SPI_MISO" O L 17100 13100 50 
F9 "F_SPI_MOSI" I L 17100 13200 50 
F10 "F_SPI_CLK" I L 17100 13300 50 
F11 "F_SPI_SS" I L 17100 13400 50 
F12 "F_LCD_RESET" I L 17100 13600 50 
F13 "F_LCD_TX" I L 17100 13700 50 
F14 "F_LCD_RX" O L 17100 13800 50 
F15 "LED1" I L 17100 14000 50 
$EndSheet
$Sheet
S 1600 6500 2300 2100
U 605FD9FD
F0 "AWG" 50
F1 "AWG.sch" 50
$EndSheet
$Sheet
S 1600 9200 2300 1900
U 605FDA0D
F0 "ADC" 50
F1 "ADC.sch" 50
$EndSheet
$Sheet
S 9250 1500 1550 3050
U 601E7AEB
F0 "RAM" 157
F1 "RAM.sch" 157
F2 "DDR3_CK_P" I R 10800 1600 50 
F3 "DDR3_CK_N" I R 10800 1700 50 
F4 "DDR3_CKE0" I R 10800 1900 50 
F5 "DDR3_CS" I R 10800 2000 50 
F6 "DDR3_RAS" I R 10800 2100 50 
F7 "DDR3_CAS" I R 10800 2200 50 
F8 "DDR3_WE" I R 10800 2300 50 
F9 "DDR3_BA[0..2]" I R 10800 2600 50 
F10 "DDR3_A[0..14]" I R 10800 2500 50 
F11 "DDR3_VREF" B R 10800 2750 50 
F12 "DDR3_RESET" I R 10800 2850 50 
F13 "DDR3_ODT0" I R 10800 2950 50 
F14 "DDR3_DM1" I R 10800 3050 50 
F15 "DDR3_DM0" I R 10800 3150 50 
F16 "DDR3_DM3" I R 10800 3250 50 
F17 "DDR3_DM2" I R 10800 3350 50 
F18 "DDR3_DQS0_N" B R 10800 3450 50 
F19 "DDR3_DQS0_P" B R 10800 3550 50 
F20 "DDR3_DQS1_N" B R 10800 3650 50 
F21 "DDR3_DQS1_P" B R 10800 3750 50 
F22 "DDR3_DQS2_N" B R 10800 3850 50 
F23 "DDR3_DQS2_P" B R 10800 3950 50 
F24 "DDR3_DQS3_N" B R 10800 4050 50 
F25 "DDR3_DQS3_P" B R 10800 4150 50 
F26 "DDR3_D[0..15]" B R 10800 4350 50 
F27 "DDR3_D[16..31]" B R 10800 4450 50 
$EndSheet
$Sheet
S 5400 4000 2600 1700
U 60391560
F0 "RS232_Port" 50
F1 "RS232_Port.sch" 50
$EndSheet
$EndSCHEMATC
