/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [36:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire [15:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [14:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [26:0] celloutsig_0_3z;
  reg [10:0] celloutsig_0_44z;
  wire [11:0] celloutsig_0_46z;
  wire [4:0] celloutsig_0_47z;
  wire [10:0] celloutsig_0_4z;
  wire [20:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [33:0] celloutsig_1_16z;
  wire [22:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[84] ? in_data[2] : in_data[30];
  assign celloutsig_0_38z = celloutsig_0_20z[2] ? celloutsig_0_28z : celloutsig_0_13z[26];
  assign celloutsig_1_3z = celloutsig_1_0z ? in_data[109] : celloutsig_1_0z;
  assign celloutsig_1_15z = celloutsig_1_5z ? celloutsig_1_10z[10] : celloutsig_1_12z[6];
  assign celloutsig_0_7z = celloutsig_0_6z[8] ? celloutsig_0_1z : in_data[66];
  assign celloutsig_0_16z = celloutsig_0_0z ? in_data[31] : celloutsig_0_1z;
  assign celloutsig_0_18z = celloutsig_0_10z[1] ? celloutsig_0_17z[2] : celloutsig_0_9z[2];
  assign celloutsig_0_19z = celloutsig_0_5z[16] ? celloutsig_0_6z[7] : in_data[72];
  assign celloutsig_0_23z = celloutsig_0_9z[0] ? celloutsig_0_1z : celloutsig_0_19z;
  assign celloutsig_0_34z = ~(celloutsig_0_29z[10] | celloutsig_0_26z[12]);
  assign celloutsig_1_0z = ~(in_data[172] | in_data[150]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[2] | celloutsig_1_1z[2]);
  assign celloutsig_1_8z = ~(in_data[117] | celloutsig_1_6z[5]);
  assign celloutsig_0_28z = ~(celloutsig_0_9z[0] | celloutsig_0_4z[6]);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_17z[5:2], celloutsig_0_38z };
  assign celloutsig_0_4z = ~ { in_data[63:62], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_5z = ~ { in_data[44:26], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = ~ celloutsig_1_2z[6:1];
  assign celloutsig_1_10z = ~ { in_data[179:176], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_8z = ~ { in_data[72:67], celloutsig_0_0z };
  assign celloutsig_0_9z = ~ { celloutsig_0_3z[18:16], celloutsig_0_0z };
  assign celloutsig_0_21z = ~ celloutsig_0_12z;
  assign celloutsig_0_36z = { celloutsig_0_10z[4:3], celloutsig_0_18z, celloutsig_0_33z, celloutsig_0_6z[10:2], celloutsig_0_6z[8:7] } >>> { celloutsig_0_29z[2], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_28z };
  assign celloutsig_1_1z = in_data[128:126] >>> in_data[136:134];
  assign celloutsig_0_12z = celloutsig_0_3z[21:17] >>> { celloutsig_0_11z[0], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_2z[3:0], celloutsig_0_6z[10:2], celloutsig_0_6z[8:7], celloutsig_0_18z } >>> { celloutsig_0_10z[3:1], celloutsig_0_6z[10:2], celloutsig_0_6z[8:7], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_29z = { celloutsig_0_13z[20:13], celloutsig_0_20z } >>> { celloutsig_0_9z[2:0], celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z } - { celloutsig_1_1z[2:1], celloutsig_1_6z };
  assign celloutsig_1_9z = celloutsig_1_1z - in_data[145:143];
  assign celloutsig_1_16z = { celloutsig_1_14z[2], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z } - { in_data[126:119], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_11z = in_data[49:47] - in_data[68:66];
  assign celloutsig_0_24z = celloutsig_0_5z[13:0] - celloutsig_0_13z[31:18];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } - { in_data[43:40], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_31z = celloutsig_0_24z[8:6] - celloutsig_0_24z[6:4];
  assign celloutsig_0_32z = in_data[7:1] - { celloutsig_0_26z[2:1], celloutsig_0_22z, celloutsig_0_19z };
  assign celloutsig_0_46z = celloutsig_0_29z[12:1] ^ { celloutsig_0_32z, _00_ };
  assign celloutsig_0_47z = { celloutsig_0_44z[2:0], celloutsig_0_33z, celloutsig_0_34z } ^ celloutsig_0_36z[7:3];
  assign celloutsig_1_2z = in_data[161:146] ^ { in_data[187:174], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_2z[12:10] ^ celloutsig_1_1z;
  assign celloutsig_1_12z = { in_data[103:102], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z } ^ { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_13z = celloutsig_1_2z[5:1] ^ { celloutsig_1_2z[9:8], celloutsig_1_4z };
  assign celloutsig_1_14z = celloutsig_1_6z[5:1] ^ celloutsig_1_2z[9:5];
  assign celloutsig_1_18z = { celloutsig_1_16z[29:12], celloutsig_1_13z } ^ { celloutsig_1_10z[7:0], celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_4z[8:4], celloutsig_0_0z } ^ celloutsig_0_5z[5:0];
  assign celloutsig_0_14z = { celloutsig_0_8z[6:1], celloutsig_0_0z } ^ { celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_8z, celloutsig_0_7z } ^ celloutsig_0_5z[12:5];
  assign celloutsig_0_20z = { in_data[28:23], celloutsig_0_19z } ^ celloutsig_0_8z;
  assign celloutsig_0_22z = celloutsig_0_14z[6:3] ^ in_data[83:80];
  assign celloutsig_1_11z = ~((celloutsig_1_5z & celloutsig_1_5z) | celloutsig_1_10z[11]);
  assign celloutsig_1_19z = ~((celloutsig_1_11z & celloutsig_1_1z[2]) | in_data[164]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[37]) | in_data[71]);
  assign celloutsig_0_33z = ~((celloutsig_0_16z & celloutsig_0_4z[8]) | celloutsig_0_23z);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_44z = 11'h000;
    else if (!clkin_data[32]) celloutsig_0_44z = { celloutsig_0_17z, celloutsig_0_31z };
  assign { celloutsig_0_3z[23:17], celloutsig_0_3z[15], celloutsig_0_3z[26:24], celloutsig_0_3z[16] } = ~ { celloutsig_0_2z, celloutsig_0_1z, in_data[23:21], celloutsig_0_0z };
  assign { celloutsig_0_13z[36:35], celloutsig_0_13z[31:0], celloutsig_0_13z[34] } = ~ { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z };
  assign { celloutsig_0_6z[8:2], celloutsig_0_6z[9], celloutsig_0_6z[10] } = { celloutsig_0_3z[23:17], celloutsig_0_3z[15], celloutsig_0_3z[16] } ^ { celloutsig_0_3z[18:17], celloutsig_0_3z[23:19], celloutsig_0_3z[19], celloutsig_0_3z[20] };
  assign celloutsig_0_13z[33:32] = celloutsig_0_13z[36:35];
  assign celloutsig_0_3z[14:0] = { celloutsig_0_3z[23:17], celloutsig_0_3z[23:16] };
  assign celloutsig_0_6z[1:0] = celloutsig_0_6z[8:7];
  assign { out_data[150:128], out_data[96], out_data[43:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
