

================================================================
== Vivado HLS Report for 'attention'
================================================================
* Date:           Tue Dec  3 18:23:24 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6422|     6422| 64.220 us | 64.220 us |  6422|  6422|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_linear_forward_no_mu_fu_313  |linear_forward_no_mu  |      510|      510| 5.100 us | 5.100 us |  510|  510|   none  |
        |grp_rms_norm_24_s_fu_334         |rms_norm_24_s         |      372|      372| 3.720 us | 3.720 us |  372|  372|   none  |
        |grp_softmax_1_2_6_s_fu_343       |softmax_1_2_6_s       |      883|      883| 8.830 us | 8.830 us |  883|  883|   none  |
        |grp_quantize_activation_fu_354   |quantize_activation   |      151|      151| 1.510 us | 1.510 us |  151|  151|   none  |
        |grp_apply_rotary_pos_emb_fu_364  |apply_rotary_pos_emb  |      130|      130| 1.300 us | 1.300 us |  130|  130|   none  |
        |grp_GEMM_3D_float_1_fu_376       |GEMM_3D_float_1       |      749|      749| 7.490 us | 7.490 us |  749|  749|   none  |
        |grp_GEMM_3D_float_fu_383         |GEMM_3D_float         |      773|      773| 7.730 us | 7.730 us |  773|  773|   none  |
        |grp_cache_update_1_fu_390        |cache_update_1        |      317|      317| 3.170 us | 3.170 us |  317|  317|   none  |
        |grp_cache_update_fu_398          |cache_update          |      317|      317| 3.170 us | 3.170 us |  317|  317|   none  |
        |grp_transpose_last_two_d_fu_406  |transpose_last_two_d  |      317|      317| 3.170 us | 3.170 us |  317|  317|   none  |
        |grp_reshape_2D_to_3D_fu_412      |reshape_2D_to_3D      |       53|       53| 0.530 us | 0.530 us |   53|   53|   none  |
        |grp_init_2d_mem_fu_418           |init_2d_mem           |       25|       25| 0.250 us | 0.250 us |   25|   25|   none  |
        |grp_init_2d_mem_fu_424           |init_2d_mem           |       25|       25| 0.250 us | 0.250 us |   25|   25|   none  |
        |grp_init_2d_mem_fu_430           |init_2d_mem           |       25|       25| 0.250 us | 0.250 us |   25|   25|   none  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SF_LOOP_1        |       88|       88|        44|          -|          -|     2|    no    |
        | + SF_LOOP_3       |       42|       42|         7|          -|          -|     6|    no    |
        |- ATTN_2D_LOOP_2   |       52|       52|        26|          -|          -|     2|    no    |
        | + ATTN_2D_LOOP_3  |       24|       24|         2|          -|          -|    12|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    427|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       20|     92|   18809|  21605|    0|
|Memory           |       19|      -|     928|    151|    0|
|Multiplexer      |        -|      -|       -|   1741|    -|
|Register         |        -|      -|     367|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       39|     92|   20104|  23924|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       13|     41|      18|     44|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_GEMM_3D_float_fu_383         |GEMM_3D_float         |        0|      5|   237|   312|    0|
    |grp_GEMM_3D_float_1_fu_376       |GEMM_3D_float_1       |        0|      5|   236|   312|    0|
    |grp_apply_rotary_pos_emb_fu_364  |apply_rotary_pos_emb  |        8|      8|   649|   648|    0|
    |grp_cache_update_fu_398          |cache_update          |        1|      0|    61|   321|    0|
    |grp_cache_update_1_fu_390        |cache_update_1        |        2|      0|    64|   317|    0|
    |dut_mul_58ns_56s_QgW_U62         |dut_mul_58ns_56s_QgW  |        0|     10|   230|   165|    0|
    |grp_init_2d_mem_fu_418           |init_2d_mem           |        0|      0|     7|    50|    0|
    |grp_init_2d_mem_fu_424           |init_2d_mem           |        0|      0|     7|    50|    0|
    |grp_init_2d_mem_fu_430           |init_2d_mem           |        0|      0|     7|    50|    0|
    |grp_linear_forward_no_mu_fu_313  |linear_forward_no_mu  |        0|      3|  9094|  7233|    0|
    |grp_quantize_activation_fu_354   |quantize_activation   |        0|     20|  1143|  1874|    0|
    |grp_reshape_2D_to_3D_fu_412      |reshape_2D_to_3D      |        0|      0|    30|   146|    0|
    |grp_rms_norm_24_s_fu_334         |rms_norm_24_s         |        0|     23|  4839|  8115|    0|
    |grp_softmax_1_2_6_s_fu_343       |softmax_1_2_6_s       |        9|     18|  2151|  1782|    0|
    |grp_transpose_last_two_d_fu_406  |transpose_last_two_d  |        0|      0|    54|   230|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                            |                      |       20|     92| 18809| 21605|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |q_proj_re_0_V_U           |apply_rotary_pos_ibs  |        3|   0|   0|    0|    24|   40|     1|          960|
    |k_proj_re_0_V_U           |apply_rotary_pos_ibs  |        3|   0|   0|    0|    24|   40|     1|          960|
    |v_proj_re_0_V_U           |apply_rotary_pos_ibs  |        3|   0|   0|    0|    24|   40|     1|          960|
    |attn_weights_0_V_U        |attention_attn_weJfO  |        0|  80|   8|    0|    12|   40|     1|          480|
    |k_cache_upd_V_U           |attention_k_cacheGfk  |        2|   0|   0|    0|   144|   40|     1|         5760|
    |v_cache_upd_V_U           |attention_k_cacheGfk  |        2|   0|   0|    0|   144|   40|     1|         5760|
    |k_proj_transposed_V_U     |attention_k_cacheGfk  |        2|   0|   0|    0|   144|   40|     1|         5760|
    |k_weights_U               |attention_k_weights   |        1|   0|   0|    0|   144|    8|     1|         1152|
    |ln_weight_in_V_U          |attention_ln_weigsc4  |        0|  80|  15|    0|    24|   40|     1|          960|
    |ln_weight_V_U             |attention_ln_weigtde  |        0|  80|  15|    0|    24|   40|     1|          960|
    |o_weights_U               |attention_o_weights   |        1|   0|   0|    0|   144|    8|     1|         1152|
    |q_proj_0_V_U              |attention_q_proj_Bew  |        0|  80|  15|    0|    24|   40|     1|          960|
    |k_proj_0_V_U              |attention_q_proj_Bew  |        0|  80|  15|    0|    24|   40|     1|          960|
    |attn_output_2D_0_V_U      |attention_q_proj_Bew  |        0|  80|  15|    0|    24|   40|     1|          960|
    |q_weights_U               |attention_q_weights   |        1|   0|   0|    0|   144|    8|     1|         1152|
    |quantized_hidden_sta_U    |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_hidden_sta_1_U  |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_hidden_sta_2_U  |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_hidden_sta_3_U  |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_final_outp_U    |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_final_outp_1_U  |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_final_outp_2_U  |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |quantized_final_outp_3_U  |attention_quantizudo  |        0|  16|   1|    0|     6|    8|     1|           48|
    |v_proj_0_V_U              |attention_v_proj_DeQ  |        0|  80|  15|    0|    24|   40|     1|          960|
    |q_embed_0_V_U             |attention_v_proj_DeQ  |        0|  80|  15|    0|    24|   40|     1|          960|
    |k_embed_0_V_U             |attention_v_proj_DeQ  |        0|  80|  15|    0|    24|   40|     1|          960|
    |attn_output_0_U           |attention_v_proj_DeQ  |        0|  80|  15|    0|    24|   40|     1|          960|
    |v_weights_U               |attention_v_weights   |        1|   0|   0|    0|   144|    8|     1|         1152|
    +--------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                     |                      |       19| 928| 151|    0|  1356|  736|    28|        34272|
    +--------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1265_fu_496_p2              |     +    |      0|  0|   15|           5|           5|
    |add_ln178_fu_486_p2               |     +    |      0|  0|   12|           3|           1|
    |add_ln203_fu_675_p2               |     +    |      0|  0|   15|           6|           6|
    |add_ln208_fu_588_p2               |     +    |      0|  0|   10|           2|           1|
    |add_ln209_fu_664_p2               |     +    |      0|  0|   13|           4|           1|
    |add_ln210_fu_670_p2               |     +    |      0|  0|   15|           6|           6|
    |h_fu_448_p2                       |     +    |      0|  0|   10|           2|           1|
    |sub_ln1148_fu_541_p2              |     -    |      0|  0|  120|           1|         113|
    |sub_ln1265_fu_474_p2              |     -    |      0|  0|   15|           5|           5|
    |sub_ln203_fu_648_p2               |     -    |      0|  0|   15|           6|           6|
    |sub_ln210_fu_622_p2               |     -    |      0|  0|   15|           6|           6|
    |sub_ln703_fu_565_p2               |     -    |      0|  0|   47|           1|          40|
    |icmp_ln176_fu_442_p2              |   icmp   |      0|  0|    9|           2|           3|
    |icmp_ln178_fu_480_p2              |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln208_fu_582_p2              |   icmp   |      0|  0|    9|           2|           3|
    |icmp_ln209_fu_658_p2              |   icmp   |      0|  0|    9|           4|           4|
    |ap_block_state10_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state12_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state14_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2_on_subcall_done   |    or    |      0|  0|    2|           1|           1|
    |ap_block_state33_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |select_ln1148_2_fu_574_p3         |  select  |      0|  0|   40|           1|          40|
    |select_ln1148_fu_556_p3           |  select  |      0|  0|   39|           1|          39|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  427|          65|         288|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |                        Name                       | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  169|         38|    1|         38|
    |attn_output_0_address0                             |   15|          3|    5|         15|
    |attn_output_0_ce0                                  |   15|          3|    1|          3|
    |attn_output_0_we0                                  |    9|          2|    1|          2|
    |attn_output_2D_0_V_address0                        |   21|          4|    5|         20|
    |attn_output_2D_0_V_ce0                             |   21|          4|    1|          4|
    |attn_output_2D_0_V_ce1                             |    9|          2|    1|          2|
    |attn_output_2D_0_V_d0                              |   15|          3|   40|        120|
    |attn_output_2D_0_V_we0                             |   15|          3|    1|          3|
    |attn_weights_0_V_address0                          |   33|          6|    4|         24|
    |attn_weights_0_V_ce0                               |   27|          5|    1|          5|
    |attn_weights_0_V_d0                                |   21|          4|   40|        160|
    |attn_weights_0_V_we0                               |   21|          4|    1|          4|
    |d107_0_0_reg_302                                   |    9|          2|    4|          8|
    |d_0_0_reg_280                                      |    9|          2|    3|          6|
    |final_output_0_V_address0                          |   15|          3|    5|         15|
    |final_output_0_V_ce0                               |   15|          3|    1|          3|
    |final_output_0_V_ce1                               |    9|          2|    1|          2|
    |final_output_0_V_d0                                |   15|          3|   40|        120|
    |final_output_0_V_we0                               |   15|          3|    1|          3|
    |final_output_0_V_we1                               |    9|          2|    1|          2|
    |grp_linear_forward_no_mu_fu_313_input_0_0_V_q0     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_313_input_1_0_V_q0     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_313_input_2_0_V_q0     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_313_input_3_0_V_q0     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_313_output_0_V_q0      |   27|          5|   40|        200|
    |grp_linear_forward_no_mu_fu_313_packed_weights_q0  |   27|          5|    8|         40|
    |grp_linear_forward_no_mu_fu_313_w_scale_V          |   27|          5|   22|        110|
    |grp_quantize_activation_fu_354_input_0_V_q0        |   15|          3|   40|        120|
    |grp_quantize_activation_fu_354_input_0_V_q1        |   15|          3|   40|        120|
    |grp_reshape_2D_to_3D_fu_412_input_0_V_q0           |   21|          4|   40|        160|
    |grp_rms_norm_24_s_fu_334_input_0_V_q0              |   15|          3|   40|        120|
    |grp_rms_norm_24_s_fu_334_weight_V_q0               |   15|          3|   40|        120|
    |h106_0_0_reg_291                                   |    9|          2|    2|          4|
    |h_0_reg_269                                        |    9|          2|    2|          4|
    |hidden_states_0_V_address0                         |   15|          3|    5|         15|
    |hidden_states_0_V_ce0                              |   15|          3|    1|          3|
    |hidden_states_0_V_ce1                              |    9|          2|    1|          2|
    |hidden_states_0_V_we0                              |    9|          2|    1|          2|
    |k_cache_upd_V_address0                             |   15|          3|    8|         24|
    |k_cache_upd_V_ce0                                  |   15|          3|    1|          3|
    |k_cache_upd_V_we0                                  |    9|          2|    1|          2|
    |k_embed_0_V_address0                               |   15|          3|    5|         15|
    |k_embed_0_V_ce0                                    |   15|          3|    1|          3|
    |k_embed_0_V_we0                                    |    9|          2|    1|          2|
    |k_proj_0_V_address0                                |   15|          3|    5|         15|
    |k_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |k_proj_0_V_ce1                                     |    9|          2|    1|          2|
    |k_proj_0_V_we0                                     |    9|          2|    1|          2|
    |k_proj_re_0_V_address0                             |   21|          4|    5|         20|
    |k_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |k_proj_re_0_V_ce1                                  |    9|          2|    1|          2|
    |k_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |k_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |k_proj_re_0_V_we1                                  |    9|          2|    1|          2|
    |k_proj_transposed_V_address0                       |   15|          3|    8|         24|
    |k_proj_transposed_V_ce0                            |   15|          3|    1|          3|
    |k_proj_transposed_V_we0                            |    9|          2|    1|          2|
    |k_weights_ce0                                      |    9|          2|    1|          2|
    |ln_weight_V_ce0                                    |    9|          2|    1|          2|
    |ln_weight_in_V_ce0                                 |    9|          2|    1|          2|
    |o_weights_ce0                                      |    9|          2|    1|          2|
    |q_embed_0_V_address0                               |   15|          3|    5|         15|
    |q_embed_0_V_ce0                                    |   15|          3|    1|          3|
    |q_embed_0_V_we0                                    |    9|          2|    1|          2|
    |q_proj_0_V_address0                                |   15|          3|    5|         15|
    |q_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |q_proj_0_V_ce1                                     |    9|          2|    1|          2|
    |q_proj_0_V_we0                                     |    9|          2|    1|          2|
    |q_proj_re_0_V_address0                             |   21|          4|    5|         20|
    |q_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |q_proj_re_0_V_ce1                                  |    9|          2|    1|          2|
    |q_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |q_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |q_proj_re_0_V_we1                                  |    9|          2|    1|          2|
    |q_weights_ce0                                      |    9|          2|    1|          2|
    |quantized_final_outp_1_address0                    |   15|          3|    3|          9|
    |quantized_final_outp_1_ce0                         |   15|          3|    1|          3|
    |quantized_final_outp_1_we0                         |    9|          2|    1|          2|
    |quantized_final_outp_2_address0                    |   15|          3|    3|          9|
    |quantized_final_outp_2_ce0                         |   15|          3|    1|          3|
    |quantized_final_outp_2_we0                         |    9|          2|    1|          2|
    |quantized_final_outp_3_address0                    |   15|          3|    3|          9|
    |quantized_final_outp_3_ce0                         |   15|          3|    1|          3|
    |quantized_final_outp_3_we0                         |    9|          2|    1|          2|
    |quantized_final_outp_address0                      |   15|          3|    3|          9|
    |quantized_final_outp_ce0                           |   15|          3|    1|          3|
    |quantized_final_outp_we0                           |    9|          2|    1|          2|
    |quantized_hidden_sta_1_address0                    |   15|          3|    3|          9|
    |quantized_hidden_sta_1_ce0                         |   15|          3|    1|          3|
    |quantized_hidden_sta_1_we0                         |    9|          2|    1|          2|
    |quantized_hidden_sta_2_address0                    |   15|          3|    3|          9|
    |quantized_hidden_sta_2_ce0                         |   15|          3|    1|          3|
    |quantized_hidden_sta_2_we0                         |    9|          2|    1|          2|
    |quantized_hidden_sta_3_address0                    |   15|          3|    3|          9|
    |quantized_hidden_sta_3_ce0                         |   15|          3|    1|          3|
    |quantized_hidden_sta_3_we0                         |    9|          2|    1|          2|
    |quantized_hidden_sta_address0                      |   15|          3|    3|          9|
    |quantized_hidden_sta_ce0                           |   15|          3|    1|          3|
    |quantized_hidden_sta_we0                           |    9|          2|    1|          2|
    |v_cache_upd_V_address0                             |   15|          3|    8|         24|
    |v_cache_upd_V_ce0                                  |   15|          3|    1|          3|
    |v_cache_upd_V_we0                                  |    9|          2|    1|          2|
    |v_proj_0_V_address0                                |   15|          3|    5|         15|
    |v_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |v_proj_0_V_we0                                     |    9|          2|    1|          2|
    |v_proj_re_0_V_address0                             |   21|          4|    5|         20|
    |v_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |v_proj_re_0_V_ce1                                  |    9|          2|    1|          2|
    |v_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |v_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |v_proj_re_0_V_we1                                  |    9|          2|    1|          2|
    |v_weights_ce0                                      |    9|          2|    1|          2|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                              | 1741|        356|  732|       2443|
    +---------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |add_ln178_reg_709                             |    3|   0|    3|          0|
    |add_ln208_reg_754                             |    2|   0|    2|          0|
    |add_ln209_reg_772                             |    4|   0|    4|          0|
    |add_ln210_reg_777                             |    6|   0|    6|          0|
    |ap_CS_fsm                                     |   37|   0|   37|          0|
    |attn_weights_0_V_ad_reg_714                   |    4|   0|    4|          0|
    |attn_weights_0_V_lo_reg_719                   |   40|   0|   40|          0|
    |d107_0_0_reg_302                              |    4|   0|    4|          0|
    |d_0_0_reg_280                                 |    3|   0|    3|          0|
    |grp_GEMM_3D_float_1_fu_376_ap_start_reg       |    1|   0|    1|          0|
    |grp_GEMM_3D_float_fu_383_ap_start_reg         |    1|   0|    1|          0|
    |grp_apply_rotary_pos_emb_fu_364_ap_start_reg  |    1|   0|    1|          0|
    |grp_cache_update_1_fu_390_ap_start_reg        |    1|   0|    1|          0|
    |grp_cache_update_fu_398_ap_start_reg          |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_418_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_424_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_430_ap_start_reg           |    1|   0|    1|          0|
    |grp_linear_forward_no_mu_fu_313_ap_start_reg  |    1|   0|    1|          0|
    |grp_quantize_activation_fu_354_ap_start_reg   |    1|   0|    1|          0|
    |grp_reshape_2D_to_3D_fu_412_ap_start_reg      |    1|   0|    1|          0|
    |grp_rms_norm_24_s_fu_334_ap_start_reg         |    1|   0|    1|          0|
    |grp_softmax_1_2_6_s_fu_343_ap_start_reg       |    1|   0|    1|          0|
    |grp_transpose_last_two_d_fu_406_ap_start_reg  |    1|   0|    1|          0|
    |h106_0_0_reg_291                              |    2|   0|    2|          0|
    |h_0_reg_269                                   |    2|   0|    2|          0|
    |h_reg_696                                     |    2|   0|    2|          0|
    |mul_ln1148_reg_735                            |  113|   0|  113|          0|
    |reg_437                                       |   40|   0|   40|          0|
    |select_ln1148_reg_745                         |   39|   0|   39|          0|
    |sub_ln1265_reg_701                            |    4|   0|    5|          1|
    |sub_ln203_reg_764                             |    4|   0|    6|          2|
    |sub_ln210_reg_759                             |    4|   0|    6|          2|
    |tmp_86_reg_724                                |    1|   0|    1|          0|
    |tmp_88_reg_740                                |   39|   0|   39|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         |  367|   0|  372|          5|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     attention     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     attention     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     attention     | return value |
|hidden_states_0_V_address0  | out |    5|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_ce0       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_we0       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_d0        | out |   40|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_q0        |  in |   40|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_address1  | out |    5|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_ce1       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_q1        |  in |   40|  ap_memory | hidden_states_0_V |     array    |
|final_output_0_V_address0   | out |    5|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_ce0        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_we0        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_d0         | out |   40|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_q0         |  in |   40|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_address1   | out |    5|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_ce1        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_we1        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_d1         | out |   40|  ap_memory |  final_output_0_V |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 27 20 
20 --> 21 19 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 20 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 33 31 
31 --> 32 30 
32 --> 31 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%quantized_hidden_sta = alloca [6 x i8], align 1" [attention.cpp:93]   --->   Operation 38 'alloca' 'quantized_hidden_sta' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%quantized_hidden_sta_1 = alloca [6 x i8], align 1" [attention.cpp:93]   --->   Operation 39 'alloca' 'quantized_hidden_sta_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%quantized_hidden_sta_2 = alloca [6 x i8], align 1" [attention.cpp:93]   --->   Operation 40 'alloca' 'quantized_hidden_sta_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%quantized_hidden_sta_3 = alloca [6 x i8], align 1" [attention.cpp:93]   --->   Operation 41 'alloca' 'quantized_hidden_sta_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%q_proj_re_0_V = alloca [24 x i40], align 8" [attention.cpp:104]   --->   Operation 42 'alloca' 'q_proj_re_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%k_proj_re_0_V = alloca [24 x i40], align 8" [attention.cpp:105]   --->   Operation 43 'alloca' 'k_proj_re_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%v_proj_re_0_V = alloca [24 x i40], align 8" [attention.cpp:106]   --->   Operation 44 'alloca' 'v_proj_re_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%q_proj_0_V = alloca [24 x i40], align 8" [attention.cpp:134]   --->   Operation 45 'alloca' 'q_proj_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 46 [1/1] (2.32ns)   --->   "%k_proj_0_V = alloca [24 x i40], align 8" [attention.cpp:135]   --->   Operation 46 'alloca' 'k_proj_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%v_proj_0_V = alloca [24 x i40], align 8" [attention.cpp:136]   --->   Operation 47 'alloca' 'v_proj_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%q_embed_0_V = alloca [24 x i40], align 8" [attention.cpp:143]   --->   Operation 48 'alloca' 'q_embed_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%k_embed_0_V = alloca [24 x i40], align 8" [attention.cpp:144]   --->   Operation 49 'alloca' 'k_embed_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%k_cache_upd_V = alloca [144 x i40], align 8" [attention.cpp:148]   --->   Operation 50 'alloca' 'k_cache_upd_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%v_cache_upd_V = alloca [144 x i40], align 8" [attention.cpp:149]   --->   Operation 51 'alloca' 'v_cache_upd_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%k_proj_transposed_V = alloca [144 x i40], align 8" [attention.cpp:158]   --->   Operation 52 'alloca' 'k_proj_transposed_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%attn_weights_0_V = alloca [12 x i40], align 8" [attention.cpp:162]   --->   Operation 53 'alloca' 'attn_weights_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%attn_output_0 = alloca [24 x i40], align 8"   --->   Operation 54 'alloca' 'attn_output_0' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%attn_output_2D_0_V = alloca [24 x i40], align 8" [attention.cpp:206]   --->   Operation 55 'alloca' 'attn_output_2D_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_1 : Operation 56 [1/1] (2.32ns)   --->   "%quantized_final_outp = alloca [6 x i8], align 1" [attention.cpp:222]   --->   Operation 56 'alloca' 'quantized_final_outp' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%quantized_final_outp_1 = alloca [6 x i8], align 1" [attention.cpp:222]   --->   Operation 57 'alloca' 'quantized_final_outp_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 58 [1/1] (2.32ns)   --->   "%quantized_final_outp_2 = alloca [6 x i8], align 1" [attention.cpp:222]   --->   Operation 58 'alloca' 'quantized_final_outp_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%quantized_final_outp_3 = alloca [6 x i8], align 1" [attention.cpp:222]   --->   Operation 59 'alloca' 'quantized_final_outp_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 60 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<24>"([24 x i40]* %hidden_states_0_V, [24 x i40]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 60 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 61 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %q_proj_re_0_V)" [attention.cpp:108]   --->   Operation 61 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 62 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %k_proj_re_0_V)" [attention.cpp:109]   --->   Operation 62 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 63 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %v_proj_re_0_V)" [attention.cpp:110]   --->   Operation 63 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<24>"([24 x i40]* %hidden_states_0_V, [24 x i40]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %q_proj_re_0_V)" [attention.cpp:108]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %k_proj_re_0_V)" [attention.cpp:109]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %v_proj_re_0_V)" [attention.cpp:110]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 68 [2/2] (1.76ns)   --->   "%scales_0_V = call fastcc i40 @quantize_activation([24 x i40]* %hidden_states_0_V, [6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3)" [attention.cpp:96]   --->   Operation 68 'call' 'scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.00ns)   --->   "%scales_0_V = call fastcc i40 @quantize_activation([24 x i40]* %hidden_states_0_V, [6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3)" [attention.cpp:96]   --->   Operation 69 'call' 'scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 70 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @q_weights, i22 1256162)" [attention.cpp:112]   --->   Operation 70 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 71 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @q_weights, i22 1256162)" [attention.cpp:112]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 72 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @k_weights, i22 1234323)" [attention.cpp:119]   --->   Operation 72 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 73 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %q_proj_re_0_V, [24 x i40]* %q_proj_0_V)" [attention.cpp:138]   --->   Operation 73 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @k_weights, i22 1234323)" [attention.cpp:119]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 75 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %q_proj_re_0_V, [24 x i40]* %q_proj_0_V)" [attention.cpp:138]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 76 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @v_weights, i22 716061)" [attention.cpp:126]   --->   Operation 76 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 77 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %k_proj_re_0_V, [24 x i40]* %k_proj_0_V)" [attention.cpp:139]   --->   Operation 77 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @v_weights, i22 716061)" [attention.cpp:126]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %k_proj_re_0_V, [24 x i40]* %k_proj_0_V)" [attention.cpp:139]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.81>
ST_11 : Operation 80 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %v_proj_re_0_V, [24 x i40]* %v_proj_0_V)" [attention.cpp:140]   --->   Operation 80 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 81 [2/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([24 x i40]* %q_proj_0_V, [24 x i40]* %k_proj_0_V, [24 x i40]* %q_embed_0_V, [24 x i40]* %k_embed_0_V)" [attention.cpp:145]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 82 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %v_proj_re_0_V, [24 x i40]* %v_proj_0_V)" [attention.cpp:140]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([24 x i40]* %q_proj_0_V, [24 x i40]* %k_proj_0_V, [24 x i40]* %q_embed_0_V, [24 x i40]* %k_embed_0_V)" [attention.cpp:145]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @cache_update([144 x i40]* %k_cache_upd_V, [24 x i40]* %k_embed_0_V)" [attention.cpp:150]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 85 [2/2] (0.00ns)   --->   "call fastcc void @cache_update.1([144 x i40]* %v_cache_upd_V, [24 x i40]* %v_proj_0_V)" [attention.cpp:153]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 86 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([144 x i40]* %k_cache_upd_V, [24 x i40]* %k_embed_0_V)" [attention.cpp:150]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @cache_update.1([144 x i40]* %v_cache_upd_V, [24 x i40]* %v_proj_0_V)" [attention.cpp:153]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([144 x i40]* %k_cache_upd_V, [144 x i40]* %k_proj_transposed_V)" [attention.cpp:159]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([144 x i40]* %k_cache_upd_V, [144 x i40]* %k_proj_transposed_V)" [attention.cpp:159]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 90 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([24 x i40]* %q_embed_0_V, [144 x i40]* %k_proj_transposed_V, [12 x i40]* %attn_weights_0_V)" [attention.cpp:163]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.76>
ST_18 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([24 x i40]* %q_embed_0_V, [144 x i40]* %k_proj_transposed_V, [12 x i40]* %attn_weights_0_V)" [attention.cpp:163]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 92 [1/1] (1.76ns)   --->   "br label %0" [attention.cpp:176]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 18> <Delay = 1.78>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%h_0 = phi i2 [ 0, %arrayctor.loop.preheader ], [ %h, %SF_LOOP_2_end ]"   --->   Operation 93 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.95ns)   --->   "%icmp_ln176 = icmp eq i2 %h_0, -2" [attention.cpp:176]   --->   Operation 94 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (1.56ns)   --->   "%h = add i2 %h_0, 1" [attention.cpp:176]   --->   Operation 96 'add' 'h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln176, label %ATTN_2D_LOOP_1_begin, label %SF_LOOP_2_begin" [attention.cpp:176]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str18) nounwind" [attention.cpp:177]   --->   Operation 98 'specloopname' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_67 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %h_0, i3 0)" [attention.cpp:179]   --->   Operation 99 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_68 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %h_0, i1 false)" [attention.cpp:179]   --->   Operation 100 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i3 %tmp_68 to i5" [attention.cpp:179]   --->   Operation 101 'zext' 'zext_ln1265' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (1.78ns)   --->   "%sub_ln1265 = sub i5 %tmp_67, %zext_ln1265" [attention.cpp:179]   --->   Operation 102 'sub' 'sub_ln1265' <Predicate = (!icmp_ln176)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str19)" [attention.cpp:178]   --->   Operation 103 'specregionbegin' 'tmp' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (1.76ns)   --->   "br label %1" [attention.cpp:178]   --->   Operation 104 'br' <Predicate = (!icmp_ln176)> <Delay = 1.76>
ST_19 : Operation 105 [2/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 2, 6>"([12 x i40]* %attn_weights_0_V)" [attention.cpp:189]   --->   Operation 105 'call' <Predicate = (icmp_ln176)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 4.10>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%d_0_0 = phi i3 [ 0, %SF_LOOP_2_begin ], [ %add_ln178, %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ]" [attention.cpp:178]   --->   Operation 106 'phi' 'd_0_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (1.13ns)   --->   "%icmp_ln178 = icmp eq i3 %d_0_0, -2" [attention.cpp:178]   --->   Operation 107 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 108 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (1.65ns)   --->   "%add_ln178 = add i3 %d_0_0, 1" [attention.cpp:178]   --->   Operation 109 'add' 'add_ln178' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %SF_LOOP_2_end, label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0" [attention.cpp:178]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i3 %d_0_0 to i5" [attention.cpp:179]   --->   Operation 111 'zext' 'zext_ln1265_2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (1.78ns)   --->   "%add_ln1265 = add i5 %sub_ln1265, %zext_ln1265_2" [attention.cpp:179]   --->   Operation 112 'add' 'add_ln1265' <Predicate = (!icmp_ln178)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i5 %add_ln1265 to i64" [attention.cpp:179]   --->   Operation 113 'sext' 'sext_ln1265' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%attn_weights_0_V_ad = getelementptr [12 x i40]* %attn_weights_0_V, i64 0, i64 %sext_ln1265" [attention.cpp:179]   --->   Operation 114 'getelementptr' 'attn_weights_0_V_ad' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 115 [2/2] (2.32ns)   --->   "%attn_weights_0_V_lo = load i40* %attn_weights_0_V_ad, align 8" [attention.cpp:179]   --->   Operation 115 'load' 'attn_weights_0_V_lo' <Predicate = (!icmp_ln178)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str19, i32 %tmp)" [attention.cpp:179]   --->   Operation 116 'specregionend' 'empty_107' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "br label %0" [attention.cpp:176]   --->   Operation 117 'br' <Predicate = (icmp_ln178)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 118 [1/2] (2.32ns)   --->   "%attn_weights_0_V_lo = load i40* %attn_weights_0_V_ad, align 8" [attention.cpp:179]   --->   Operation 118 'load' 'attn_weights_0_V_lo' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %attn_weights_0_V_lo, i32 39)" [attention.cpp:179]   --->   Operation 119 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.22>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln2 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %attn_weights_0_V_lo, i16 0)" [attention.cpp:179]   --->   Operation 120 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i56 %shl_ln2 to i113" [attention.cpp:179]   --->   Operation 121 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [3/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 83205075835834171, %sext_ln1148" [attention.cpp:179]   --->   Operation 122 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.22>
ST_23 : Operation 123 [2/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 83205075835834171, %sext_ln1148" [attention.cpp:179]   --->   Operation 123 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.22>
ST_24 : Operation 124 [1/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 83205075835834171, %sext_ln1148" [attention.cpp:179]   --->   Operation 124 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_88 = call i39 @_ssdm_op_PartSelect.i39.i113.i32.i32(i113 %mul_ln1148, i32 74, i32 112)" [attention.cpp:179]   --->   Operation 125 'partselect' 'tmp_88' <Predicate = (!tmp_86)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.37>
ST_25 : Operation 126 [1/1] (4.92ns)   --->   "%sub_ln1148 = sub i113 0, %mul_ln1148" [attention.cpp:179]   --->   Operation 126 'sub' 'sub_ln1148' <Predicate = (tmp_86)> <Delay = 4.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_87 = call i39 @_ssdm_op_PartSelect.i39.i113.i32.i32(i113 %sub_ln1148, i32 74, i32 112)" [attention.cpp:179]   --->   Operation 127 'partselect' 'tmp_87' <Predicate = (tmp_86)> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (1.45ns)   --->   "%select_ln1148 = select i1 %tmp_86, i39 %tmp_87, i39 %tmp_88" [attention.cpp:179]   --->   Operation 128 'select' 'select_ln1148' <Predicate = true> <Delay = 1.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.71>
ST_26 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str20) nounwind" [attention.cpp:179]   --->   Operation 129 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i39 %select_ln1148 to i40" [attention.cpp:179]   --->   Operation 130 'sext' 'sext_ln703' <Predicate = (tmp_86)> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (2.83ns)   --->   "%sub_ln703 = sub i40 0, %sext_ln703" [attention.cpp:179]   --->   Operation 131 'sub' 'sub_ln703' <Predicate = (tmp_86)> <Delay = 2.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i39 %select_ln1148 to i40" [attention.cpp:179]   --->   Operation 132 'sext' 'sext_ln703_6' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_26 : Operation 133 [1/1] (1.56ns)   --->   "%select_ln1148_2 = select i1 %tmp_86, i40 %sub_ln703, i40 %sext_ln703_6" [attention.cpp:179]   --->   Operation 133 'select' 'select_ln1148_2' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 134 [1/1] (2.32ns)   --->   "store i40 %select_ln1148_2, i40* %attn_weights_0_V_ad, align 8" [attention.cpp:179]   --->   Operation 134 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "br label %1" [attention.cpp:178]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 19> <Delay = 0.00>
ST_27 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 2, 6>"([12 x i40]* %attn_weights_0_V)" [attention.cpp:189]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 20> <Delay = 0.00>
ST_28 : Operation 137 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([12 x i40]* %attn_weights_0_V, [144 x i40]* %v_cache_upd_V, [24 x i40]* %attn_output_0)" [attention.cpp:193]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 21> <Delay = 1.76>
ST_29 : Operation 138 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([12 x i40]* %attn_weights_0_V, [144 x i40]* %v_cache_upd_V, [24 x i40]* %attn_output_0)" [attention.cpp:193]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str24)" [attention.cpp:208]   --->   Operation 139 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 140 [1/1] (1.76ns)   --->   "br label %2" [attention.cpp:208]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 22> <Delay = 1.86>
ST_30 : Operation 141 [1/1] (0.00ns)   --->   "%h106_0_0 = phi i2 [ 0, %ATTN_2D_LOOP_1_begin ], [ %add_ln208, %ATTN_2D_LOOP_2_end ]" [attention.cpp:208]   --->   Operation 141 'phi' 'h106_0_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 142 [1/1] (0.95ns)   --->   "%icmp_ln208 = icmp eq i2 %h106_0_0, -2" [attention.cpp:208]   --->   Operation 142 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 143 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 143 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 144 [1/1] (1.56ns)   --->   "%add_ln208 = add i2 %h106_0_0, 1" [attention.cpp:208]   --->   Operation 144 'add' 'add_ln208' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln208, label %ATTN_2D_LOOP_1_end, label %ATTN_2D_LOOP_2_begin" [attention.cpp:208]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str25) nounwind" [attention.cpp:209]   --->   Operation 146 'specloopname' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str25)" [attention.cpp:209]   --->   Operation 147 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i2 %h106_0_0 to i1" [attention.cpp:210]   --->   Operation 148 'trunc' 'trunc_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln210, i4 0)" [attention.cpp:210]   --->   Operation 149 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i5 %shl_ln to i6" [attention.cpp:210]   --->   Operation 150 'zext' 'zext_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln210_1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln210, i2 0)" [attention.cpp:210]   --->   Operation 151 'bitconcatenate' 'shl_ln210_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i3 %shl_ln210_1 to i6" [attention.cpp:210]   --->   Operation 152 'zext' 'zext_ln210_2' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 153 [1/1] (1.78ns)   --->   "%sub_ln210 = sub i6 %zext_ln210, %zext_ln210_2" [attention.cpp:210]   --->   Operation 153 'sub' 'sub_ln210' <Predicate = (!icmp_ln208)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_69 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %h106_0_0, i4 0)" [attention.cpp:210]   --->   Operation 154 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_70 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %h106_0_0, i2 0)" [attention.cpp:210]   --->   Operation 155 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %tmp_70 to i6" [attention.cpp:210]   --->   Operation 156 'zext' 'zext_ln203' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 157 [1/1] (1.82ns)   --->   "%sub_ln203 = sub i6 %tmp_69, %zext_ln203" [attention.cpp:210]   --->   Operation 157 'sub' 'sub_ln203' <Predicate = (!icmp_ln208)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 158 [1/1] (1.76ns)   --->   "br label %3" [attention.cpp:209]   --->   Operation 158 'br' <Predicate = (!icmp_ln208)> <Delay = 1.76>
ST_30 : Operation 159 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<24>"([24 x i40]* %attn_output_2D_0_V, [24 x i40]* @ln_weight_V)" [attention.cpp:214]   --->   Operation 159 'call' <Predicate = (icmp_ln208)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 160 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %final_output_0_V)" [attention.cpp:231]   --->   Operation 160 'call' <Predicate = (icmp_ln208)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 23> <Delay = 4.14>
ST_31 : Operation 161 [1/1] (0.00ns)   --->   "%d107_0_0 = phi i4 [ 0, %ATTN_2D_LOOP_2_begin ], [ %add_ln209, %4 ]" [attention.cpp:209]   --->   Operation 161 'phi' 'd107_0_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i4 %d107_0_0 to i6" [attention.cpp:209]   --->   Operation 162 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 163 [1/1] (1.30ns)   --->   "%icmp_ln209 = icmp eq i4 %d107_0_0, -4" [attention.cpp:209]   --->   Operation 163 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 164 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 165 [1/1] (1.73ns)   --->   "%add_ln209 = add i4 %d107_0_0, 1" [attention.cpp:209]   --->   Operation 165 'add' 'add_ln209' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %ATTN_2D_LOOP_2_end, label %4" [attention.cpp:209]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 167 [1/1] (1.82ns)   --->   "%add_ln210 = add i6 %zext_ln209, %sub_ln210" [attention.cpp:210]   --->   Operation 167 'add' 'add_ln210' <Predicate = (!icmp_ln209)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 168 [1/1] (1.82ns)   --->   "%add_ln203 = add i6 %sub_ln203, %zext_ln209" [attention.cpp:210]   --->   Operation 168 'add' 'add_ln203' <Predicate = (!icmp_ln209)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i6 %add_ln203 to i64" [attention.cpp:210]   --->   Operation 169 'sext' 'sext_ln203' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_31 : Operation 170 [1/1] (0.00ns)   --->   "%attn_output_0_addr = getelementptr [24 x i40]* %attn_output_0, i64 0, i64 %sext_ln203" [attention.cpp:210]   --->   Operation 170 'getelementptr' 'attn_output_0_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_31 : Operation 171 [2/2] (2.32ns)   --->   "%attn_output_0_load = load i40* %attn_output_0_addr, align 8" [attention.cpp:210]   --->   Operation 171 'load' 'attn_output_0_load' <Predicate = (!icmp_ln209)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_31 : Operation 172 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str25, i32 %tmp_19)" [attention.cpp:210]   --->   Operation 172 'specregionend' 'empty_111' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "br label %2" [attention.cpp:208]   --->   Operation 173 'br' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 32 <SV = 24> <Delay = 4.64>
ST_32 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str26) nounwind" [attention.cpp:210]   --->   Operation 174 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i6 %add_ln210 to i32" [attention.cpp:210]   --->   Operation 175 'sext' 'sext_ln210' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i32 %sext_ln210 to i64" [attention.cpp:210]   --->   Operation 176 'zext' 'zext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 177 [1/2] (2.32ns)   --->   "%attn_output_0_load = load i40* %attn_output_0_addr, align 8" [attention.cpp:210]   --->   Operation 177 'load' 'attn_output_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%attn_output_2D_0_V_s = getelementptr [24 x i40]* %attn_output_2D_0_V, i64 0, i64 %zext_ln210_1" [attention.cpp:210]   --->   Operation 178 'getelementptr' 'attn_output_2D_0_V_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (2.32ns)   --->   "store i40 %attn_output_0_load, i40* %attn_output_2D_0_V_s, align 8" [attention.cpp:210]   --->   Operation 179 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "br label %3" [attention.cpp:209]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 23> <Delay = 0.00>
ST_33 : Operation 181 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<24>"([24 x i40]* %attn_output_2D_0_V, [24 x i40]* @ln_weight_V)" [attention.cpp:214]   --->   Operation 181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 182 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %final_output_0_V)" [attention.cpp:231]   --->   Operation 182 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 24> <Delay = 1.76>
ST_34 : Operation 183 [2/2] (1.76ns)   --->   "%final_scales_0_V = call fastcc i40 @quantize_activation([24 x i40]* %attn_output_2D_0_V, [6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3)" [attention.cpp:224]   --->   Operation 183 'call' 'final_scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 25> <Delay = 0.00>
ST_35 : Operation 184 [1/2] (0.00ns)   --->   "%final_scales_0_V = call fastcc i40 @quantize_activation([24 x i40]* %attn_output_2D_0_V, [6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3)" [attention.cpp:224]   --->   Operation 184 'call' 'final_scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 26> <Delay = 8.75>
ST_36 : Operation 185 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3, [24 x i40]* %final_output_0_V, i40 %final_scales_0_V, [144 x i8]* @o_weights, i22 728135)" [attention.cpp:232]   --->   Operation 185 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 27> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str24, i32 %tmp_s)" [attention.cpp:210]   --->   Operation 186 'specregionend' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3, [24 x i40]* %final_output_0_V, i40 %final_scales_0_V, [144 x i8]* @o_weights, i22 728135)" [attention.cpp:232]   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "ret void" [attention.cpp:239]   --->   Operation 188 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hidden_states_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ final_output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ln_weight_in_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ k_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cos_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ k_cache_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ v_cache_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ln_weight_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
quantized_hidden_sta   (alloca           ) [ 00111111111000000000000000000000000000]
quantized_hidden_sta_1 (alloca           ) [ 00111111111000000000000000000000000000]
quantized_hidden_sta_2 (alloca           ) [ 00111111111000000000000000000000000000]
quantized_hidden_sta_3 (alloca           ) [ 00111111111000000000000000000000000000]
q_proj_re_0_V          (alloca           ) [ 00111111100000000000000000000000000000]
k_proj_re_0_V          (alloca           ) [ 00111111111000000000000000000000000000]
v_proj_re_0_V          (alloca           ) [ 00111111111110000000000000000000000000]
q_proj_0_V             (alloca           ) [ 00111111111110000000000000000000000000]
k_proj_0_V             (alloca           ) [ 00111111111110000000000000000000000000]
v_proj_0_V             (alloca           ) [ 00111111111111100000000000000000000000]
q_embed_0_V            (alloca           ) [ 00111111111111111110000000000000000000]
k_embed_0_V            (alloca           ) [ 00111111111111100000000000000000000000]
k_cache_upd_V          (alloca           ) [ 00111111111111111000000000000000000000]
v_cache_upd_V          (alloca           ) [ 00111111111111111111111111111100000000]
k_proj_transposed_V    (alloca           ) [ 00111111111111111110000000000000000000]
attn_weights_0_V       (alloca           ) [ 00111111111111111111111111111100000000]
attn_output_0          (alloca           ) [ 00111111111111111111111111111111100000]
attn_output_2D_0_V     (alloca           ) [ 00111111111111111111111111111111111100]
quantized_final_outp   (alloca           ) [ 00111111111111111111111111111111111111]
quantized_final_outp_1 (alloca           ) [ 00111111111111111111111111111111111111]
quantized_final_outp_2 (alloca           ) [ 00111111111111111111111111111111111111]
quantized_final_outp_3 (alloca           ) [ 00111111111111111111111111111111111111]
call_ln85              (call             ) [ 00000000000000000000000000000000000000]
call_ln108             (call             ) [ 00000000000000000000000000000000000000]
call_ln109             (call             ) [ 00000000000000000000000000000000000000]
call_ln110             (call             ) [ 00000000000000000000000000000000000000]
scales_0_V             (call             ) [ 00000111111000000000000000000000000000]
call_ln112             (call             ) [ 00000000000000000000000000000000000000]
call_ln119             (call             ) [ 00000000000000000000000000000000000000]
call_ln138             (call             ) [ 00000000000000000000000000000000000000]
call_ln126             (call             ) [ 00000000000000000000000000000000000000]
call_ln139             (call             ) [ 00000000000000000000000000000000000000]
call_ln140             (call             ) [ 00000000000000000000000000000000000000]
call_ln145             (call             ) [ 00000000000000000000000000000000000000]
call_ln150             (call             ) [ 00000000000000000000000000000000000000]
call_ln153             (call             ) [ 00000000000000000000000000000000000000]
call_ln159             (call             ) [ 00000000000000000000000000000000000000]
call_ln163             (call             ) [ 00000000000000000000000000000000000000]
br_ln176               (br               ) [ 00000000000000000011111111100000000000]
h_0                    (phi              ) [ 00000000000000000001000000000000000000]
icmp_ln176             (icmp             ) [ 00000000000000000001111111100000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000]
h                      (add              ) [ 00000000000000000011111111100000000000]
br_ln176               (br               ) [ 00000000000000000000000000000000000000]
specloopname_ln177     (specloopname     ) [ 00000000000000000000000000000000000000]
tmp_67                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_68                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln1265            (zext             ) [ 00000000000000000000000000000000000000]
sub_ln1265             (sub              ) [ 00000000000000000000111111100000000000]
tmp                    (specregionbegin  ) [ 00000000000000000000111111100000000000]
br_ln178               (br               ) [ 00000000000000000001111111100000000000]
d_0_0                  (phi              ) [ 00000000000000000000100000000000000000]
icmp_ln178             (icmp             ) [ 00000000000000000001111111100000000000]
empty_108              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln178              (add              ) [ 00000000000000000001111111100000000000]
br_ln178               (br               ) [ 00000000000000000000000000000000000000]
zext_ln1265_2          (zext             ) [ 00000000000000000000000000000000000000]
add_ln1265             (add              ) [ 00000000000000000000000000000000000000]
sext_ln1265            (sext             ) [ 00000000000000000000000000000000000000]
attn_weights_0_V_ad    (getelementptr    ) [ 00000000000000000000011111100000000000]
empty_107              (specregionend    ) [ 00000000000000000000000000000000000000]
br_ln176               (br               ) [ 00000000000000000011111111100000000000]
attn_weights_0_V_lo    (load             ) [ 00000000000000000000001000000000000000]
tmp_86                 (bitselect        ) [ 00000000000000000000001111100000000000]
shl_ln2                (bitconcatenate   ) [ 00000000000000000000000000000000000000]
sext_ln1148            (sext             ) [ 00000000000000000000000110000000000000]
mul_ln1148             (mul              ) [ 00000000000000000000000001000000000000]
tmp_88                 (partselect       ) [ 00000000000000000000000001000000000000]
sub_ln1148             (sub              ) [ 00000000000000000000000000000000000000]
tmp_87                 (partselect       ) [ 00000000000000000000000000000000000000]
select_ln1148          (select           ) [ 00000000000000000000000000100000000000]
specloopname_ln179     (specloopname     ) [ 00000000000000000000000000000000000000]
sext_ln703             (sext             ) [ 00000000000000000000000000000000000000]
sub_ln703              (sub              ) [ 00000000000000000000000000000000000000]
sext_ln703_6           (sext             ) [ 00000000000000000000000000000000000000]
select_ln1148_2        (select           ) [ 00000000000000000000000000000000000000]
store_ln179            (store            ) [ 00000000000000000000000000000000000000]
br_ln178               (br               ) [ 00000000000000000001111111100000000000]
call_ln189             (call             ) [ 00000000000000000000000000000000000000]
call_ln193             (call             ) [ 00000000000000000000000000000000000000]
tmp_s                  (specregionbegin  ) [ 00000000000000000000000000000011111111]
br_ln208               (br               ) [ 00000000000000000000000000000111100000]
h106_0_0               (phi              ) [ 00000000000000000000000000000010000000]
icmp_ln208             (icmp             ) [ 00000000000000000000000000000011100000]
empty_110              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln208              (add              ) [ 00000000000000000000000000000111100000]
br_ln208               (br               ) [ 00000000000000000000000000000000000000]
specloopname_ln209     (specloopname     ) [ 00000000000000000000000000000000000000]
tmp_19                 (specregionbegin  ) [ 00000000000000000000000000000001100000]
trunc_ln210            (trunc            ) [ 00000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln210             (zext             ) [ 00000000000000000000000000000000000000]
shl_ln210_1            (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln210_2           (zext             ) [ 00000000000000000000000000000000000000]
sub_ln210              (sub              ) [ 00000000000000000000000000000001100000]
tmp_69                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_70                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln203             (zext             ) [ 00000000000000000000000000000000000000]
sub_ln203              (sub              ) [ 00000000000000000000000000000001100000]
br_ln209               (br               ) [ 00000000000000000000000000000011100000]
d107_0_0               (phi              ) [ 00000000000000000000000000000001000000]
zext_ln209             (zext             ) [ 00000000000000000000000000000000000000]
icmp_ln209             (icmp             ) [ 00000000000000000000000000000011100000]
empty_112              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln209              (add              ) [ 00000000000000000000000000000011100000]
br_ln209               (br               ) [ 00000000000000000000000000000000000000]
add_ln210              (add              ) [ 00000000000000000000000000000000100000]
add_ln203              (add              ) [ 00000000000000000000000000000000000000]
sext_ln203             (sext             ) [ 00000000000000000000000000000000000000]
attn_output_0_addr     (getelementptr    ) [ 00000000000000000000000000000000100000]
empty_111              (specregionend    ) [ 00000000000000000000000000000000000000]
br_ln208               (br               ) [ 00000000000000000000000000000111100000]
specloopname_ln210     (specloopname     ) [ 00000000000000000000000000000000000000]
sext_ln210             (sext             ) [ 00000000000000000000000000000000000000]
zext_ln210_1           (zext             ) [ 00000000000000000000000000000000000000]
attn_output_0_load     (load             ) [ 00000000000000000000000000000000000000]
attn_output_2D_0_V_s   (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln210            (store            ) [ 00000000000000000000000000000000000000]
br_ln209               (br               ) [ 00000000000000000000000000000011100000]
call_ln214             (call             ) [ 00000000000000000000000000000000000000]
call_ln231             (call             ) [ 00000000000000000000000000000000000000]
final_scales_0_V       (call             ) [ 00000000000000000000000000000000000011]
empty_109              (specregionend    ) [ 00000000000000000000000000000000000000]
call_ln232             (call             ) [ 00000000000000000000000000000000000000]
ret_ln239              (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hidden_states_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hidden_states_0_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="final_output_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_output_0_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ln_weight_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln_weight_in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cos_tab_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sin_tab_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="k_cache_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_cache_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v_cache_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ln_weight_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln_weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="o_weights">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rms_norm<24>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_2d_mem"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quantize_activation"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_forward_no_mu"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reshape_2D_to_3D"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_rotary_pos_emb"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_update"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_update.1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transpose_last_two_d"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GEMM_3D_float.1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax<1, 2, 6>"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i40.i16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i113.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GEMM_3D_float"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="quantized_hidden_sta_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="quantized_hidden_sta_1_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="quantized_hidden_sta_2_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="quantized_hidden_sta_3_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="q_proj_re_0_V_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="k_proj_re_0_V_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="v_proj_re_0_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="q_proj_0_V_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_proj_0_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="k_proj_0_V_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_0_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="v_proj_0_V_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_proj_0_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="q_embed_0_V_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_embed_0_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="k_embed_0_V_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_embed_0_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="k_cache_upd_V_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_cache_upd_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="v_cache_upd_V_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_cache_upd_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="k_proj_transposed_V_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_transposed_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="attn_weights_0_V_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_weights_0_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="attn_output_0_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_output_0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="attn_output_2D_0_V_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_output_2D_0_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="quantized_final_outp_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="quantized_final_outp_1_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="quantized_final_outp_2_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="quantized_final_outp_3_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp_3/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="attn_weights_0_V_ad_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_weights_0_V_ad/20 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="40" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="attn_weights_0_V_lo/20 store_ln179/26 "/>
</bind>
</comp>

<comp id="244" class="1004" name="attn_output_0_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_output_0_addr/31 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="attn_output_0_load/31 "/>
</bind>
</comp>

<comp id="256" class="1004" name="attn_output_2D_0_V_s_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_output_2D_0_V_s/32 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln210_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="40" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/32 "/>
</bind>
</comp>

<comp id="269" class="1005" name="h_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="1"/>
<pin id="271" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="h_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="2" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/19 "/>
</bind>
</comp>

<comp id="280" class="1005" name="d_0_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="1"/>
<pin id="282" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_0_0 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="d_0_0_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0_0/20 "/>
</bind>
</comp>

<comp id="291" class="1005" name="h106_0_0_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="1"/>
<pin id="293" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="h106_0_0 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="h106_0_0_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="2" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h106_0_0/30 "/>
</bind>
</comp>

<comp id="302" class="1005" name="d107_0_0_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="1"/>
<pin id="304" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d107_0_0 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="d107_0_0_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d107_0_0/31 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_linear_forward_no_mu_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="317" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="318" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="319" dir="0" index="5" bw="40" slack="0"/>
<pin id="320" dir="0" index="6" bw="40" slack="1"/>
<pin id="321" dir="0" index="7" bw="8" slack="0"/>
<pin id="322" dir="0" index="8" bw="22" slack="0"/>
<pin id="323" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/5 call_ln119/7 call_ln126/9 call_ln232/36 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_rms_norm_24_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="40" slack="0"/>
<pin id="337" dir="0" index="2" bw="40" slack="0"/>
<pin id="338" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/1 call_ln214/30 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_softmax_1_2_6_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="32" slack="0"/>
<pin id="347" dir="0" index="3" bw="46" slack="0"/>
<pin id="348" dir="0" index="4" bw="50" slack="0"/>
<pin id="349" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln189/19 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_quantize_activation_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="40" slack="0"/>
<pin id="356" dir="0" index="1" bw="40" slack="0"/>
<pin id="357" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="358" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="360" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="361" dir="1" index="6" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="scales_0_V/3 final_scales_0_V/34 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_apply_rotary_pos_emb_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="368" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="369" dir="0" index="4" bw="40" slack="2147483647"/>
<pin id="370" dir="0" index="5" bw="17" slack="0"/>
<pin id="371" dir="0" index="6" bw="17" slack="0"/>
<pin id="372" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/11 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_GEMM_3D_float_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="380" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln163/17 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_GEMM_3D_float_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="0" slack="0"/>
<pin id="385" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="387" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln193/28 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_cache_update_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="394" dir="0" index="3" bw="23" slack="0"/>
<pin id="395" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/13 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_cache_update_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="402" dir="0" index="3" bw="20" slack="0"/>
<pin id="403" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln150/13 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_transpose_last_two_d_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln159/15 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_reshape_2D_to_3D_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="0" slack="0"/>
<pin id="414" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/7 call_ln139/9 call_ln140/11 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_init_2d_mem_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="40" slack="0"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln108/1 call_ln231/30 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_init_2d_mem_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="0" slack="0"/>
<pin id="426" dir="0" index="1" bw="40" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_init_2d_mem_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="0" slack="0"/>
<pin id="432" dir="0" index="1" bw="40" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="40" slack="1"/>
<pin id="439" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="scales_0_V final_scales_0_V "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln176_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/19 "/>
</bind>
</comp>

<comp id="448" class="1004" name="h_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/19 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_67_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="0" index="1" bw="2" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/19 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_68_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="0" index="1" bw="2" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68/19 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln1265_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="0"/>
<pin id="472" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/19 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sub_ln1265_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="0" index="1" bw="3" slack="0"/>
<pin id="477" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265/19 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln178_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="0" index="1" bw="3" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/20 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln178_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/20 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln1265_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="0"/>
<pin id="494" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_2/20 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln1265_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="1"/>
<pin id="498" dir="0" index="1" bw="3" slack="0"/>
<pin id="499" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265/20 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln1265_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/20 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_86_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="40" slack="0"/>
<pin id="509" dir="0" index="2" bw="7" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/21 "/>
</bind>
</comp>

<comp id="514" class="1004" name="shl_ln2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="56" slack="0"/>
<pin id="516" dir="0" index="1" bw="40" slack="1"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/22 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln1148_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="56" slack="0"/>
<pin id="523" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/22 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="58" slack="0"/>
<pin id="527" dir="0" index="1" bw="56" slack="0"/>
<pin id="528" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1148/22 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_88_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="39" slack="0"/>
<pin id="533" dir="0" index="1" bw="113" slack="0"/>
<pin id="534" dir="0" index="2" bw="8" slack="0"/>
<pin id="535" dir="0" index="3" bw="8" slack="0"/>
<pin id="536" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_88/24 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sub_ln1148_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="113" slack="1"/>
<pin id="544" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/25 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_87_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="39" slack="0"/>
<pin id="548" dir="0" index="1" bw="113" slack="0"/>
<pin id="549" dir="0" index="2" bw="8" slack="0"/>
<pin id="550" dir="0" index="3" bw="8" slack="0"/>
<pin id="551" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_87/25 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln1148_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="4"/>
<pin id="558" dir="0" index="1" bw="39" slack="0"/>
<pin id="559" dir="0" index="2" bw="39" slack="1"/>
<pin id="560" dir="1" index="3" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148/25 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sext_ln703_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="39" slack="1"/>
<pin id="564" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/26 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sub_ln703_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="39" slack="0"/>
<pin id="568" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/26 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln703_6_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="39" slack="1"/>
<pin id="573" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/26 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln1148_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="5"/>
<pin id="576" dir="0" index="1" bw="40" slack="0"/>
<pin id="577" dir="0" index="2" bw="40" slack="0"/>
<pin id="578" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_2/26 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln208_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208/30 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln208_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/30 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln210_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="0"/>
<pin id="596" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln210/30 "/>
</bind>
</comp>

<comp id="598" class="1004" name="shl_ln_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/30 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln210_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/30 "/>
</bind>
</comp>

<comp id="610" class="1004" name="shl_ln210_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln210_1/30 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln210_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="0"/>
<pin id="620" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_2/30 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sub_ln210_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="0" index="1" bw="3" slack="0"/>
<pin id="625" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln210/30 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_69_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="0"/>
<pin id="630" dir="0" index="1" bw="2" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/30 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_70_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="0" index="1" bw="2" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/30 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln203_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/30 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sub_ln203_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="0"/>
<pin id="650" dir="0" index="1" bw="4" slack="0"/>
<pin id="651" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/30 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln209_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/31 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln209_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/31 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln209_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/31 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln210_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="0" index="1" bw="6" slack="1"/>
<pin id="673" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/31 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln203_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="1"/>
<pin id="677" dir="0" index="1" bw="4" slack="0"/>
<pin id="678" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/31 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sext_ln203_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/31 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sext_ln210_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="6" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210/32 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln210_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_1/32 "/>
</bind>
</comp>

<comp id="696" class="1005" name="h_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="0"/>
<pin id="698" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="701" class="1005" name="sub_ln1265_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="1"/>
<pin id="703" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1265 "/>
</bind>
</comp>

<comp id="709" class="1005" name="add_ln178_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="0"/>
<pin id="711" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln178 "/>
</bind>
</comp>

<comp id="714" class="1005" name="attn_weights_0_V_ad_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="1"/>
<pin id="716" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="attn_weights_0_V_ad "/>
</bind>
</comp>

<comp id="719" class="1005" name="attn_weights_0_V_lo_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="40" slack="1"/>
<pin id="721" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="attn_weights_0_V_lo "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_86_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="3"/>
<pin id="726" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="730" class="1005" name="sext_ln1148_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="113" slack="1"/>
<pin id="732" dir="1" index="1" bw="113" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1148 "/>
</bind>
</comp>

<comp id="735" class="1005" name="mul_ln1148_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="113" slack="1"/>
<pin id="737" dir="1" index="1" bw="113" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1148 "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_88_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="39" slack="1"/>
<pin id="742" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="745" class="1005" name="select_ln1148_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="39" slack="1"/>
<pin id="747" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148 "/>
</bind>
</comp>

<comp id="754" class="1005" name="add_ln208_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="0"/>
<pin id="756" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln208 "/>
</bind>
</comp>

<comp id="759" class="1005" name="sub_ln210_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="6" slack="1"/>
<pin id="761" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln210 "/>
</bind>
</comp>

<comp id="764" class="1005" name="sub_ln203_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="6" slack="1"/>
<pin id="766" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln209_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="0"/>
<pin id="774" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="777" class="1005" name="add_ln210_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="6" slack="1"/>
<pin id="779" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln210 "/>
</bind>
</comp>

<comp id="782" class="1005" name="attn_output_0_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="1"/>
<pin id="784" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="attn_output_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="92" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="92" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="92" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="250" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="74" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="126" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="313" pin=7"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="313" pin=8"/></net>

<net id="327"><net_src comp="8" pin="0"/><net_sink comp="313" pin=7"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="313" pin=8"/></net>

<net id="329"><net_src comp="10" pin="0"/><net_sink comp="313" pin=7"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="313" pin=8"/></net>

<net id="331"><net_src comp="2" pin="0"/><net_sink comp="313" pin=5"/></net>

<net id="332"><net_src comp="28" pin="0"/><net_sink comp="313" pin=7"/></net>

<net id="333"><net_src comp="142" pin="0"/><net_sink comp="313" pin=8"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="0" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="4" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="350"><net_src comp="84" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="20" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="22" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="343" pin=4"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="0" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="12" pin="0"/><net_sink comp="364" pin=5"/></net>

<net id="375"><net_src comp="14" pin="0"/><net_sink comp="364" pin=6"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="118" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="396"><net_src comp="52" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="18" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="16" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="44" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="34" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="160" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="34" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="164" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="34" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="168" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="2" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="440"><net_src comp="354" pin="6"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="313" pin=6"/></net>

<net id="446"><net_src comp="273" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="60" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="273" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="66" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="72" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="273" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="74" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="76" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="273" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="78" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="454" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="284" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="86" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="284" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="90" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="284" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="511"><net_src comp="96" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="238" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="98" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="519"><net_src comp="100" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="102" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="524"><net_src comp="514" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="104" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="537"><net_src comp="106" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="108" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="110" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="545"><net_src comp="112" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="552"><net_src comp="106" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="541" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="108" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="110" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="561"><net_src comp="546" pin="4"/><net_sink comp="556" pin=1"/></net>

<net id="569"><net_src comp="116" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="579"><net_src comp="565" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="581"><net_src comp="574" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="586"><net_src comp="295" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="60" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="295" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="66" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="295" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="124" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="126" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="128" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="594" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="58" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="621"><net_src comp="610" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="606" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="618" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="130" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="295" pin="4"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="126" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="641"><net_src comp="132" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="295" pin="4"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="58" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="628" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="306" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="306" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="134" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="306" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="138" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="654" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="654" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="675" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="691"><net_src comp="685" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="699"><net_src comp="448" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="704"><net_src comp="474" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="712"><net_src comp="486" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="717"><net_src comp="232" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="722"><net_src comp="238" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="727"><net_src comp="506" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="733"><net_src comp="521" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="738"><net_src comp="525" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="743"><net_src comp="531" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="748"><net_src comp="556" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="757"><net_src comp="588" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="762"><net_src comp="622" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="767"><net_src comp="648" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="775"><net_src comp="664" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="780"><net_src comp="670" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="785"><net_src comp="244" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="250" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hidden_states_0_V | {1 2 }
	Port: final_output_0_V | {30 33 36 37 }
	Port: ln_weight_in_V | {}
	Port: q_weights | {}
	Port: k_weights | {}
	Port: v_weights | {}
	Port: cos_tab_V_5 | {}
	Port: sin_tab_V_5 | {}
	Port: k_cache_V | {}
	Port: v_cache_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
	Port: ln_weight_V | {}
	Port: o_weights | {}
 - Input state : 
	Port: attention : hidden_states_0_V | {1 2 3 4 }
	Port: attention : final_output_0_V | {36 37 }
	Port: attention : ln_weight_in_V | {1 2 }
	Port: attention : q_weights | {5 6 }
	Port: attention : k_weights | {7 8 }
	Port: attention : v_weights | {9 10 }
	Port: attention : cos_tab_V_5 | {11 12 }
	Port: attention : sin_tab_V_5 | {11 12 }
	Port: attention : k_cache_V | {13 14 }
	Port: attention : v_cache_V | {13 14 }
	Port: attention : f_x_msb_3_table_V | {19 27 }
	Port: attention : f_x_msb_2_table_V | {19 27 }
	Port: attention : exp_x_msb_1_table_V | {19 27 }
	Port: attention : ln_weight_V | {30 33 }
	Port: attention : o_weights | {36 37 }
  - Chain level:
	State 1
		call_ln108 : 1
		call_ln109 : 1
		call_ln110 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln176 : 1
		h : 1
		br_ln176 : 2
		tmp_67 : 1
		tmp_68 : 1
		zext_ln1265 : 2
		sub_ln1265 : 3
	State 20
		icmp_ln178 : 1
		add_ln178 : 1
		br_ln178 : 2
		zext_ln1265_2 : 1
		add_ln1265 : 2
		sext_ln1265 : 3
		attn_weights_0_V_ad : 4
		attn_weights_0_V_lo : 5
	State 21
		tmp_86 : 1
	State 22
		sext_ln1148 : 1
		mul_ln1148 : 2
	State 23
	State 24
		tmp_88 : 1
	State 25
		tmp_87 : 1
		select_ln1148 : 2
	State 26
		sub_ln703 : 1
		select_ln1148_2 : 2
		store_ln179 : 3
	State 27
	State 28
	State 29
	State 30
		icmp_ln208 : 1
		add_ln208 : 1
		br_ln208 : 2
		trunc_ln210 : 1
		shl_ln : 2
		zext_ln210 : 3
		shl_ln210_1 : 2
		zext_ln210_2 : 3
		sub_ln210 : 4
		tmp_69 : 1
		tmp_70 : 1
		zext_ln203 : 2
		sub_ln203 : 3
	State 31
		zext_ln209 : 1
		icmp_ln209 : 1
		add_ln209 : 1
		br_ln209 : 2
		add_ln210 : 2
		add_ln203 : 2
		sext_ln203 : 3
		attn_output_0_addr : 4
		attn_output_0_load : 5
	State 32
		zext_ln210_1 : 1
		attn_output_2D_0_V_s : 2
		store_ln210 : 3
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_linear_forward_no_mu_fu_313 |    0    |    3    |  14.152 |   8978  |   7090  |    0    |
|          |     grp_rms_norm_24_s_fu_334    |    0    |    23   | 10.6597 |   3653  |   7174  |    0    |
|          |    grp_softmax_1_2_6_s_fu_343   |    0    |    18   | 19.6914 |   2312  |   1298  |    0    |
|          |  grp_quantize_activation_fu_354 |    0    |    20   |  9.1689 |   1217  |   1712  |    0    |
|          | grp_apply_rotary_pos_emb_fu_364 |    6    |    8    | 14.4265 |   698   |   611   |    0    |
|          |    grp_GEMM_3D_float_1_fu_376   |    0    |    5    |  5.307  |   290   |   258   |    0    |
|   call   |     grp_GEMM_3D_float_fu_383    |    0    |    5    |  5.307  |   289   |   258   |    0    |
|          |    grp_cache_update_1_fu_390    |    0    |    0    |  3.538  |    81   |   275   |    0    |
|          |     grp_cache_update_fu_398     |    0    |    0    |  3.538  |    75   |   276   |    0    |
|          | grp_transpose_last_two_d_fu_406 |    0    |    0    |  1.769  |    68   |   178   |    0    |
|          |   grp_reshape_2D_to_3D_fu_412   |    0    |    0    |  1.769  |    35   |   109   |    0    |
|          |      grp_init_2d_mem_fu_418     |    0    |    0    |    0    |    10   |    26   |    0    |
|          |      grp_init_2d_mem_fu_424     |    0    |    0    |    0    |    10   |    26   |    0    |
|          |      grp_init_2d_mem_fu_430     |    0    |    0    |    0    |    10   |    26   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |            grp_fu_525           |    0    |    10   |    0    |   230   |   165   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sub_ln1265_fu_474        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        sub_ln1148_fu_541        |    0    |    0    |    0    |    0    |   120   |    0    |
|    sub   |         sub_ln703_fu_565        |    0    |    0    |    0    |    0    |    46   |    0    |
|          |         sub_ln210_fu_622        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         sub_ln203_fu_648        |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |             h_fu_448            |    0    |    0    |    0    |    0    |    10   |    0    |
|          |         add_ln178_fu_486        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln1265_fu_496        |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |         add_ln208_fu_588        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |         add_ln209_fu_664        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |         add_ln210_fu_670        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln203_fu_675        |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |       select_ln1148_fu_556      |    0    |    0    |    0    |    0    |    39   |    0    |
|          |      select_ln1148_2_fu_574     |    0    |    0    |    0    |    0    |    40   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln176_fu_442        |    0    |    0    |    0    |    0    |    8    |    0    |
|   icmp   |        icmp_ln178_fu_480        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln208_fu_582        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |        icmp_ln209_fu_658        |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_67_fu_454          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_68_fu_462          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln2_fu_514         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln_fu_598          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        shl_ln210_1_fu_610       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_69_fu_628          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_70_fu_636          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln1265_fu_470       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1265_2_fu_492      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln210_fu_606        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln210_2_fu_618       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln203_fu_644        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln209_fu_654        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln210_1_fu_688       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln1265_fu_501       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln1148_fu_521       |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln703_fu_562        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln703_6_fu_571       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln203_fu_680        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln210_fu_685        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|          tmp_86_fu_506          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|          tmp_88_fu_531          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_87_fu_546          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |        trunc_ln210_fu_594       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    6    |    92   | 89.3265 |  17956  |  19896  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|     attn_output_0    |    0   |   80   |   15   |    0   |
|  attn_output_2D_0_V  |    0   |   80   |   15   |    0   |
|   attn_weights_0_V   |    0   |   80   |    8   |    0   |
|     k_cache_upd_V    |    2   |    0   |    0   |    0   |
|      k_embed_0_V     |    0   |   80   |   15   |    0   |
|      k_proj_0_V      |    0   |   80   |   15   |    0   |
|     k_proj_re_0_V    |    3   |    0   |    0   |    0   |
|  k_proj_transposed_V |    2   |    0   |    0   |    0   |
|      q_embed_0_V     |    0   |   80   |   15   |    0   |
|      q_proj_0_V      |    0   |   80   |   15   |    0   |
|     q_proj_re_0_V    |    3   |    0   |    0   |    0   |
| quantized_final_outp |    0   |   16   |    1   |    0   |
|quantized_final_outp_1|    0   |   16   |    1   |    0   |
|quantized_final_outp_2|    0   |   16   |    1   |    0   |
|quantized_final_outp_3|    0   |   16   |    1   |    0   |
| quantized_hidden_sta |    0   |   16   |    1   |    0   |
|quantized_hidden_sta_1|    0   |   16   |    1   |    0   |
|quantized_hidden_sta_2|    0   |   16   |    1   |    0   |
|quantized_hidden_sta_3|    0   |   16   |    1   |    0   |
|     v_cache_upd_V    |    2   |    0   |    0   |    0   |
|      v_proj_0_V      |    0   |   80   |   15   |    0   |
|     v_proj_re_0_V    |    3   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+
|         Total        |   15   |   768  |   121  |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln178_reg_709     |    3   |
|     add_ln208_reg_754     |    2   |
|     add_ln209_reg_772     |    4   |
|     add_ln210_reg_777     |    6   |
| attn_output_0_addr_reg_782|    5   |
|attn_weights_0_V_ad_reg_714|    4   |
|attn_weights_0_V_lo_reg_719|   40   |
|      d107_0_0_reg_302     |    4   |
|       d_0_0_reg_280       |    3   |
|      h106_0_0_reg_291     |    2   |
|        h_0_reg_269        |    2   |
|         h_reg_696         |    2   |
|     mul_ln1148_reg_735    |   113  |
|          reg_437          |   40   |
|   select_ln1148_reg_745   |   39   |
|    sext_ln1148_reg_730    |   113  |
|     sub_ln1265_reg_701    |    5   |
|     sub_ln203_reg_764     |    6   |
|     sub_ln210_reg_759     |    6   |
|       tmp_86_reg_724      |    1   |
|       tmp_88_reg_740      |   39   |
+---------------------------+--------+
|           Total           |   439  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_238        |  p0  |   2  |   4  |    8   ||    9    |
|        grp_access_fu_250        |  p0  |   2  |   5  |   10   ||    9    |
| grp_linear_forward_no_mu_fu_313 |  p7  |   4  |   8  |   32   ||    21   |
| grp_linear_forward_no_mu_fu_313 |  p8  |   4  |  22  |   88   ||    9    |
|     grp_rms_norm_24_s_fu_334    |  p2  |   2  |  40  |   80   ||    9    |
|      grp_init_2d_mem_fu_418     |  p1  |   2  |  40  |   80   ||    9    |
|            grp_fu_525           |  p1  |   2  |  56  |   112  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   410  ||  12.566 ||    75   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    6   |   92   |   89   |  17956 |  19896 |    0   |
|   Memory  |   15   |    -   |    -   |   768  |   121  |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   75   |    -   |
|  Register |    -   |    -   |    -   |   439  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   21   |   92   |   101  |  19163 |  20092 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
