Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun 19 14:16:42 2024
| Host         : Shadow-Light running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    45 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            4 |
|     11 |            1 |
|     15 |            1 |
|    16+ |           37 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             106 |           42 |
| No           | No                    | Yes                    |             129 |           49 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              96 |           36 |
| Yes          | No                    | Yes                    |             996 |          499 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+----------------------------------------+----------------------+------------------+----------------+
|            Clock Signal            |              Enable Signal             |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------------------+----------------------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG                     |                                        |                      |                1 |              1 |
|  display/p_0_in                    |                                        | rst_n_IBUF           |                1 |              3 |
|  cpu/decoder_top/ir/ir_reg[3]_0[0] |                                        |                      |                1 |              4 |
|  cpu/decoder_top/ir/ir_reg[5]_0[0] |                                        |                      |                1 |              4 |
|  clk_IBUF_BUFG                     |                                        | cpu/cu/ST[3]_i_1_n_3 |                1 |              4 |
|  clk_IBUF_BUFG                     | cpu/cu/Reg_Write_i_1_n_3               | rst_n_IBUF           |                1 |              4 |
|  clk_IBUF_BUFG                     |                                        | rst_n_IBUF           |                6 |             11 |
|  clk_20M_IBUF_BUFG                 |                                        | rst_n_IBUF           |                4 |             15 |
|  n_1_53_BUFG                       |                                        |                      |               10 |             32 |
|  n_2_1628_BUFG                     |                                        |                      |               15 |             32 |
| ~clk_IBUF_BUFG                     | cpu/cu/E[0]                            |                      |               14 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/E[0]                | rst_n_IBUF           |               17 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg[0]    | rst_n_IBUF           |               12 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_0[0]  | rst_n_IBUF           |               18 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_11[0] | rst_n_IBUF           |               14 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_1[0]  | rst_n_IBUF           |               13 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_18[0] | rst_n_IBUF           |               14 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_20[0] | rst_n_IBUF           |               21 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_8[0]  | rst_n_IBUF           |               13 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_10[0] | rst_n_IBUF           |               12 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_19[0] | rst_n_IBUF           |               15 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_24[0] | rst_n_IBUF           |               16 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_3[0]  | rst_n_IBUF           |               14 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_4[0]  | rst_n_IBUF           |               20 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_5[0]  | rst_n_IBUF           |               16 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_7[0]  | rst_n_IBUF           |               19 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_28[0] | rst_n_IBUF           |               20 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_22[0] | rst_n_IBUF           |               12 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_27[0] | rst_n_IBUF           |               17 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_15[0] | rst_n_IBUF           |               19 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_14[0] | rst_n_IBUF           |               15 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_2[0]  | rst_n_IBUF           |               14 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_23[0] | rst_n_IBUF           |               17 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_26[0] | rst_n_IBUF           |               17 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_17[0] | rst_n_IBUF           |               15 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_21[0] | rst_n_IBUF           |               20 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_9[0]  | rst_n_IBUF           |               16 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_12[0] | rst_n_IBUF           |               16 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_25[0] | rst_n_IBUF           |               17 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_6[0]  | rst_n_IBUF           |               18 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_13[0] | rst_n_IBUF           |               18 |             32 |
| ~clk_IBUF_BUFG                     | cpu/decoder_top/ir/Reg_Write_reg_16[0] | rst_n_IBUF           |               13 |             32 |
|  n_0_1728_BUFG                     |                                        |                      |               14 |             33 |
| ~clk_IBUF_BUFG                     | cpu/cu/IR_Write_reg_0[0]               |                      |               22 |             64 |
| ~clk_IBUF_BUFG                     |                                        | rst_n_IBUF           |               37 |             96 |
+------------------------------------+----------------------------------------+----------------------+------------------+----------------+


