$date
	Sun Jul 11 18:31:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbrench $end
$var wire 1 ! saida $end
$var reg 1 " clk $end
$var reg 1 # entrada $end
$var reg 1 $ reset $end
$scope module z $end
$var wire 1 " clk $end
$var wire 1 $ reset $end
$var wire 1 # w $end
$var wire 1 ! z $end
$var reg 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
0"
0!
$end
#2
x!
1#
#4
1!
1%
1"
#6
0"
#8
0!
0#
#10
0%
1"
