--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml xtop.twx xtop.ncd -o xtop.twr xtop.pcf

Design file:              xtop.ncd
Physical constraint file: xtop.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1844339 paths analyzed, 439 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.727ns.
--------------------------------------------------------------------------------

Paths for end point controller/regA_8 (SLICE_X23Y20.BY), 3140 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.727ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y7.F4        net (fanout=6)        0.849   prog/data_from_ram<0>
    SLICE_X3Y7.COUT      Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y8.CIN       net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y8.Y         Tciny                 0.869   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_xor<3>
    SLICE_X9Y2.G2        net (fanout=4)        1.531   controller/data_addr_addsub0000<3>
    SLICE_X9Y2.Y         Tilo                  0.704   N191
                                                       controller/data_addr<3>1
    SLICE_X14Y9.F4       net (fanout=7)        1.461   data_addr<3>
    SLICE_X14Y9.X        Tilo                  0.759   regf_data_to_rd<2>
                                                       regf/Mram_reg_23.SLICEM_F
    SLICE_X14Y15.G1      net (fanout=24)       0.694   regf_data_to_rd<2>
    SLICE_X14Y15.Y       Tilo                  0.759   controller/Mmux_data_to_rd_int1390
                                                       controller/Mmux_data_to_rd_int1376
    SLICE_X14Y19.F4      net (fanout=8)        1.054   controller/Mmux_data_to_rd_int1376
    SLICE_X14Y19.X       Tilo                  0.759   controller/Mmux_data_to_rd_int349
                                                       controller/Mmux_data_to_rd_int349
    SLICE_X27Y15.G4      net (fanout=3)        1.495   controller/Mmux_data_to_rd_int349
    SLICE_X27Y15.Y       Tilo                  0.704   controller/regA_nxt<8>43
                                                       controller/Mmux_data_to_rd_int3423
    SLICE_X27Y14.G1      net (fanout=2)        0.533   controller/data_to_rd_int<8>
    SLICE_X27Y14.Y       Tilo                  0.704   controller/regA_nxt<8>139
                                                       controller/regA_nxt<8>104
    SLICE_X27Y14.F4      net (fanout=1)        0.343   controller/regA_nxt<8>104/O
    SLICE_X27Y14.X       Tilo                  0.704   controller/regA_nxt<8>139
                                                       controller/regA_nxt<8>139
    SLICE_X23Y20.BY      net (fanout=1)        0.735   controller/regA_nxt<8>139
    SLICE_X23Y20.CLK     Tsrck                 1.096   controller/regA<8>
                                                       controller/regA_8
    -------------------------------------------------  ---------------------------
    Total                                     19.727ns (11.032ns logic, 8.695ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.591ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB3     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y8.G4        net (fanout=4)        1.513   prog/data_from_ram<3>
    SLICE_X3Y8.Y         Topgy                 1.231   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_lut<3>
                                                       controller/Madd_data_addr_addsub0000_xor<3>
    SLICE_X9Y2.G2        net (fanout=4)        1.531   controller/data_addr_addsub0000<3>
    SLICE_X9Y2.Y         Tilo                  0.704   N191
                                                       controller/data_addr<3>1
    SLICE_X14Y9.F4       net (fanout=7)        1.461   data_addr<3>
    SLICE_X14Y9.X        Tilo                  0.759   regf_data_to_rd<2>
                                                       regf/Mram_reg_23.SLICEM_F
    SLICE_X14Y15.G1      net (fanout=24)       0.694   regf_data_to_rd<2>
    SLICE_X14Y15.Y       Tilo                  0.759   controller/Mmux_data_to_rd_int1390
                                                       controller/Mmux_data_to_rd_int1376
    SLICE_X14Y19.F4      net (fanout=8)        1.054   controller/Mmux_data_to_rd_int1376
    SLICE_X14Y19.X       Tilo                  0.759   controller/Mmux_data_to_rd_int349
                                                       controller/Mmux_data_to_rd_int349
    SLICE_X27Y15.G4      net (fanout=3)        1.495   controller/Mmux_data_to_rd_int349
    SLICE_X27Y15.Y       Tilo                  0.704   controller/regA_nxt<8>43
                                                       controller/Mmux_data_to_rd_int3423
    SLICE_X27Y14.G1      net (fanout=2)        0.533   controller/data_to_rd_int<8>
    SLICE_X27Y14.Y       Tilo                  0.704   controller/regA_nxt<8>139
                                                       controller/regA_nxt<8>104
    SLICE_X27Y14.F4      net (fanout=1)        0.343   controller/regA_nxt<8>104/O
    SLICE_X27Y14.X       Tilo                  0.704   controller/regA_nxt<8>139
                                                       controller/regA_nxt<8>139
    SLICE_X23Y20.BY      net (fanout=1)        0.735   controller/regA_nxt<8>139
    SLICE_X23Y20.CLK     Tsrck                 1.096   controller/regA<8>
                                                       controller/regA_8
    -------------------------------------------------  ---------------------------
    Total                                     19.591ns (10.232ns logic, 9.359ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.539ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB1     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y7.G4        net (fanout=4)        0.822   prog/data_from_ram<1>
    SLICE_X3Y7.COUT      Topcyg                1.001   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<1>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y8.CIN       net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y8.Y         Tciny                 0.869   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_xor<3>
    SLICE_X9Y2.G2        net (fanout=4)        1.531   controller/data_addr_addsub0000<3>
    SLICE_X9Y2.Y         Tilo                  0.704   N191
                                                       controller/data_addr<3>1
    SLICE_X14Y9.F4       net (fanout=7)        1.461   data_addr<3>
    SLICE_X14Y9.X        Tilo                  0.759   regf_data_to_rd<2>
                                                       regf/Mram_reg_23.SLICEM_F
    SLICE_X14Y15.G1      net (fanout=24)       0.694   regf_data_to_rd<2>
    SLICE_X14Y15.Y       Tilo                  0.759   controller/Mmux_data_to_rd_int1390
                                                       controller/Mmux_data_to_rd_int1376
    SLICE_X14Y19.F4      net (fanout=8)        1.054   controller/Mmux_data_to_rd_int1376
    SLICE_X14Y19.X       Tilo                  0.759   controller/Mmux_data_to_rd_int349
                                                       controller/Mmux_data_to_rd_int349
    SLICE_X27Y15.G4      net (fanout=3)        1.495   controller/Mmux_data_to_rd_int349
    SLICE_X27Y15.Y       Tilo                  0.704   controller/regA_nxt<8>43
                                                       controller/Mmux_data_to_rd_int3423
    SLICE_X27Y14.G1      net (fanout=2)        0.533   controller/data_to_rd_int<8>
    SLICE_X27Y14.Y       Tilo                  0.704   controller/regA_nxt<8>139
                                                       controller/regA_nxt<8>104
    SLICE_X27Y14.F4      net (fanout=1)        0.343   controller/regA_nxt<8>104/O
    SLICE_X27Y14.X       Tilo                  0.704   controller/regA_nxt<8>139
                                                       controller/regA_nxt<8>139
    SLICE_X23Y20.BY      net (fanout=1)        0.735   controller/regA_nxt<8>139
    SLICE_X23Y20.CLK     Tsrck                 1.096   controller/regA<8>
                                                       controller/regA_8
    -------------------------------------------------  ---------------------------
    Total                                     19.539ns (10.871ns logic, 8.668ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_31 (SLICE_X19Y33.G1), 82775 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.698ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y7.F4        net (fanout=6)        0.849   prog/data_from_ram<0>
    SLICE_X3Y7.COUT      Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y8.CIN       net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y8.Y         Tciny                 0.869   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_xor<3>
    SLICE_X9Y2.G2        net (fanout=4)        1.531   controller/data_addr_addsub0000<3>
    SLICE_X9Y2.Y         Tilo                  0.704   N191
                                                       controller/data_addr<3>1
    SLICE_X14Y9.F4       net (fanout=7)        1.461   data_addr<3>
    SLICE_X14Y9.X        Tilo                  0.759   regf_data_to_rd<2>
                                                       regf/Mram_reg_23.SLICEM_F
    SLICE_X12Y20.G4      net (fanout=24)       2.098   regf_data_to_rd<2>
    SLICE_X12Y20.Y       Tilo                  0.759   controller/data_to_rd_int<19>
                                                       controller/Mmux_data_to_rd_int12_SW0
    SLICE_X12Y20.F4      net (fanout=1)        0.023   controller/Mmux_data_to_rd_int12_SW0/O
    SLICE_X12Y20.X       Tilo                  0.759   controller/data_to_rd_int<19>
                                                       controller/Mmux_data_to_rd_int12
    SLICE_X17Y27.G4      net (fanout=4)        1.185   controller/data_to_rd_int<19>
    SLICE_X17Y27.COUT    Topcyg                1.001   controller/temp_regA_addsub0000<18>
                                                       controller/Maddsub_temp_regA_addsub0000_lut<19>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X17Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X17Y28.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X17Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X17Y29.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X17Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X17Y30.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X17Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X17Y31.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X17Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X17Y32.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X17Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X17Y33.Y       Tciny                 0.869   controller/temp_regA_addsub0000<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<30>
                                                       controller/Maddsub_temp_regA_addsub0000_xor<31>
    SLICE_X19Y33.F2      net (fanout=3)        0.531   controller/temp_regA_addsub0000<31>
    SLICE_X19Y33.X       Tilo                  0.704   controller/regA<31>
                                                       controller/regA_nxt<31>139_SW0
    SLICE_X19Y33.G1      net (fanout=1)        0.195   controller/regA_nxt<31>139_SW0/O
    SLICE_X19Y33.CLK     Tgck                  0.837   controller/regA<31>
                                                       controller/regA_nxt<31>139
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.698ns (11.825ns logic, 7.873ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.562ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB3     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y8.G4        net (fanout=4)        1.513   prog/data_from_ram<3>
    SLICE_X3Y8.Y         Topgy                 1.231   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_lut<3>
                                                       controller/Madd_data_addr_addsub0000_xor<3>
    SLICE_X9Y2.G2        net (fanout=4)        1.531   controller/data_addr_addsub0000<3>
    SLICE_X9Y2.Y         Tilo                  0.704   N191
                                                       controller/data_addr<3>1
    SLICE_X14Y9.F4       net (fanout=7)        1.461   data_addr<3>
    SLICE_X14Y9.X        Tilo                  0.759   regf_data_to_rd<2>
                                                       regf/Mram_reg_23.SLICEM_F
    SLICE_X12Y20.G4      net (fanout=24)       2.098   regf_data_to_rd<2>
    SLICE_X12Y20.Y       Tilo                  0.759   controller/data_to_rd_int<19>
                                                       controller/Mmux_data_to_rd_int12_SW0
    SLICE_X12Y20.F4      net (fanout=1)        0.023   controller/Mmux_data_to_rd_int12_SW0/O
    SLICE_X12Y20.X       Tilo                  0.759   controller/data_to_rd_int<19>
                                                       controller/Mmux_data_to_rd_int12
    SLICE_X17Y27.G4      net (fanout=4)        1.185   controller/data_to_rd_int<19>
    SLICE_X17Y27.COUT    Topcyg                1.001   controller/temp_regA_addsub0000<18>
                                                       controller/Maddsub_temp_regA_addsub0000_lut<19>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X17Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X17Y28.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X17Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X17Y29.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X17Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X17Y30.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X17Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X17Y31.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X17Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X17Y32.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X17Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X17Y33.Y       Tciny                 0.869   controller/temp_regA_addsub0000<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<30>
                                                       controller/Maddsub_temp_regA_addsub0000_xor<31>
    SLICE_X19Y33.F2      net (fanout=3)        0.531   controller/temp_regA_addsub0000<31>
    SLICE_X19Y33.X       Tilo                  0.704   controller/regA<31>
                                                       controller/regA_nxt<31>139_SW0
    SLICE_X19Y33.G1      net (fanout=1)        0.195   controller/regA_nxt<31>139_SW0/O
    SLICE_X19Y33.CLK     Tgck                  0.837   controller/regA<31>
                                                       controller/regA_nxt<31>139
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.562ns (11.025ns logic, 8.537ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.543ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB30    Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X15Y9.F3       net (fanout=5)        1.907   prog/data_from_ram<30>
    SLICE_X15Y9.X        Tilo                  0.704   N217
                                                       controller/data_addr_or00001_SW1
    SLICE_X12Y6.F3       net (fanout=1)        0.349   N217
    SLICE_X12Y6.X        Tif5x                 1.152   data_addr<0>
                                                       controller/data_addr<0>1_G
                                                       controller/data_addr<0>1
    SLICE_X8Y2.F1        net (fanout=11)       1.978   data_addr<0>
    SLICE_X8Y2.X         Tilo                  0.759   regf_data_to_rd<0>
                                                       regf/Mram_reg_21.SLICEM_F
    SLICE_X13Y14.F4      net (fanout=1)        1.067   regf_data_to_rd<0>
    SLICE_X13Y14.X       Tif5x                 1.025   controller/Mmux_data_to_rd_int286
                                                       controller/Mmux_data_to_rd_int286_G
                                                       controller/Mmux_data_to_rd_int286
    SLICE_X12Y16.F1      net (fanout=1)        0.409   controller/Mmux_data_to_rd_int286
    SLICE_X12Y16.X       Tilo                  0.759   controller/data_to_rd_int<0>
                                                       controller/Mmux_data_to_rd_int2133
    SLICE_X17Y18.F3      net (fanout=4)        0.672   controller/data_to_rd_int<0>
    SLICE_X17Y18.COUT    Topcyf                1.162   controller/temp_regA_addsub0000<0>
                                                       controller/Maddsub_temp_regA_addsub0000_lut<0>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<0>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<1>
    SLICE_X17Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<1>
    SLICE_X17Y19.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<2>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<2>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<3>
    SLICE_X17Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<3>
    SLICE_X17Y20.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<4>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<4>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<5>
    SLICE_X17Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<5>
    SLICE_X17Y21.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<6>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<6>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X17Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X17Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X17Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X17Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X17Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X17Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X17Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X17Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X17Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X17Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X17Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X17Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X17Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X17Y28.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X17Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X17Y29.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X17Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X17Y30.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X17Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X17Y31.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X17Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X17Y32.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X17Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X17Y33.Y       Tciny                 0.869   controller/temp_regA_addsub0000<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<30>
                                                       controller/Maddsub_temp_regA_addsub0000_xor<31>
    SLICE_X19Y33.F2      net (fanout=3)        0.531   controller/temp_regA_addsub0000<31>
    SLICE_X19Y33.X       Tilo                  0.704   controller/regA<31>
                                                       controller/regA_nxt<31>139_SW0
    SLICE_X19Y33.G1      net (fanout=1)        0.195   controller/regA_nxt<31>139_SW0/O
    SLICE_X19Y33.CLK     Tgck                  0.837   controller/regA<31>
                                                       controller/regA_nxt<31>139
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.543ns (12.435ns logic, 7.108ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point controller/carry (SLICE_X17Y35.F2), 41027 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/carry (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.532ns (Levels of Logic = 21)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB30    Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X15Y9.F3       net (fanout=5)        1.907   prog/data_from_ram<30>
    SLICE_X15Y9.X        Tilo                  0.704   N217
                                                       controller/data_addr_or00001_SW1
    SLICE_X12Y6.F3       net (fanout=1)        0.349   N217
    SLICE_X12Y6.X        Tif5x                 1.152   data_addr<0>
                                                       controller/data_addr<0>1_G
                                                       controller/data_addr<0>1
    SLICE_X9Y2.F2        net (fanout=11)       1.666   data_addr<0>
    SLICE_X9Y2.X         Tilo                  0.704   N191
                                                       controller/Mmux_data_to_rd_int1011_SW0
    SLICE_X13Y13.F2      net (fanout=7)        3.125   N191
    SLICE_X13Y13.X       Tilo                  0.704   N140
                                                       controller/Mmux_data_to_rd_int2923_SW0
    SLICE_X19Y18.G4      net (fanout=1)        1.156   N140
    SLICE_X19Y18.COUT    Topcyg                1.001   controller/temp_regA_addsub0002<2>
                                                       controller/Madd_temp_regA_addsub0002_lut<3>
                                                       controller/Madd_temp_regA_addsub0002_cy<3>
    SLICE_X19Y19.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<3>
    SLICE_X19Y19.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<4>
                                                       controller/Madd_temp_regA_addsub0002_cy<4>
                                                       controller/Madd_temp_regA_addsub0002_cy<5>
    SLICE_X19Y20.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<5>
    SLICE_X19Y20.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<6>
                                                       controller/Madd_temp_regA_addsub0002_cy<6>
                                                       controller/Madd_temp_regA_addsub0002_cy<7>
    SLICE_X19Y21.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<7>
    SLICE_X19Y21.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<8>
                                                       controller/Madd_temp_regA_addsub0002_cy<8>
                                                       controller/Madd_temp_regA_addsub0002_cy<9>
    SLICE_X19Y22.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<9>
    SLICE_X19Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<10>
                                                       controller/Madd_temp_regA_addsub0002_cy<10>
                                                       controller/Madd_temp_regA_addsub0002_cy<11>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<11>
    SLICE_X19Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<12>
                                                       controller/Madd_temp_regA_addsub0002_cy<12>
                                                       controller/Madd_temp_regA_addsub0002_cy<13>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<13>
    SLICE_X19Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<14>
                                                       controller/Madd_temp_regA_addsub0002_cy<14>
                                                       controller/Madd_temp_regA_addsub0002_cy<15>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<15>
    SLICE_X19Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<16>
                                                       controller/Madd_temp_regA_addsub0002_cy<16>
                                                       controller/Madd_temp_regA_addsub0002_cy<17>
    SLICE_X19Y26.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<17>
    SLICE_X19Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<18>
                                                       controller/Madd_temp_regA_addsub0002_cy<18>
                                                       controller/Madd_temp_regA_addsub0002_cy<19>
    SLICE_X19Y27.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<19>
    SLICE_X19Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<20>
                                                       controller/Madd_temp_regA_addsub0002_cy<20>
                                                       controller/Madd_temp_regA_addsub0002_cy<21>
    SLICE_X19Y28.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<21>
    SLICE_X19Y28.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<22>
                                                       controller/Madd_temp_regA_addsub0002_cy<22>
                                                       controller/Madd_temp_regA_addsub0002_cy<23>
    SLICE_X19Y29.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<23>
    SLICE_X19Y29.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<24>
                                                       controller/Madd_temp_regA_addsub0002_cy<24>
                                                       controller/Madd_temp_regA_addsub0002_cy<25>
    SLICE_X19Y30.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<25>
    SLICE_X19Y30.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<26>
                                                       controller/Madd_temp_regA_addsub0002_cy<26>
                                                       controller/Madd_temp_regA_addsub0002_cy<27>
    SLICE_X19Y31.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<27>
    SLICE_X19Y31.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<28>
                                                       controller/Madd_temp_regA_addsub0002_cy<28>
                                                       controller/Madd_temp_regA_addsub0002_cy<29>
    SLICE_X19Y32.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<29>
    SLICE_X19Y32.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<30>
                                                       controller/Madd_temp_regA_addsub0002_cy<30>
                                                       controller/Madd_temp_regA_addsub0002_cy<31>
    SLICE_X16Y35.F4      net (fanout=1)        0.536   controller/Madd_temp_regA_index0000
    SLICE_X16Y35.X       Tilo                  0.759   controller/carry_nxt23
                                                       controller/carry_nxt23
    SLICE_X17Y35.F2      net (fanout=1)        0.468   controller/carry_nxt23
    SLICE_X17Y35.CLK     Tfck                  0.837   controller/carry
                                                       controller/carry_nxt65
                                                       controller/carry
    -------------------------------------------------  ---------------------------
    Total                                     19.532ns (10.325ns logic, 9.207ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/carry (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.218ns (Levels of Logic = 21)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y7.F4        net (fanout=6)        0.849   prog/data_from_ram<0>
    SLICE_X3Y7.COUT      Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y8.CIN       net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y8.Y         Tciny                 0.869   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_xor<3>
    SLICE_X9Y2.G2        net (fanout=4)        1.531   controller/data_addr_addsub0000<3>
    SLICE_X9Y2.Y         Tilo                  0.704   N191
                                                       controller/data_addr<3>1
    SLICE_X14Y9.F4       net (fanout=7)        1.461   data_addr<3>
    SLICE_X14Y9.X        Tilo                  0.759   regf_data_to_rd<2>
                                                       regf/Mram_reg_23.SLICEM_F
    SLICE_X14Y15.G1      net (fanout=24)       0.694   regf_data_to_rd<2>
    SLICE_X14Y15.Y       Tilo                  0.759   controller/Mmux_data_to_rd_int1390
                                                       controller/Mmux_data_to_rd_int1376
    SLICE_X18Y19.F4      net (fanout=8)        1.035   controller/Mmux_data_to_rd_int1376
    SLICE_X18Y19.X       Tilo                  0.759   controller/Mmux_data_to_rd_int329
                                                       controller/Mmux_data_to_rd_int329
    SLICE_X19Y20.F3      net (fanout=3)        0.646   controller/Mmux_data_to_rd_int329
    SLICE_X19Y20.COUT    Topcyf                1.162   controller/temp_regA_addsub0002<6>
                                                       controller/Madd_temp_regA_addsub0002_lut<6>
                                                       controller/Madd_temp_regA_addsub0002_cy<6>
                                                       controller/Madd_temp_regA_addsub0002_cy<7>
    SLICE_X19Y21.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<7>
    SLICE_X19Y21.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<8>
                                                       controller/Madd_temp_regA_addsub0002_cy<8>
                                                       controller/Madd_temp_regA_addsub0002_cy<9>
    SLICE_X19Y22.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<9>
    SLICE_X19Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<10>
                                                       controller/Madd_temp_regA_addsub0002_cy<10>
                                                       controller/Madd_temp_regA_addsub0002_cy<11>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<11>
    SLICE_X19Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<12>
                                                       controller/Madd_temp_regA_addsub0002_cy<12>
                                                       controller/Madd_temp_regA_addsub0002_cy<13>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<13>
    SLICE_X19Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<14>
                                                       controller/Madd_temp_regA_addsub0002_cy<14>
                                                       controller/Madd_temp_regA_addsub0002_cy<15>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<15>
    SLICE_X19Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<16>
                                                       controller/Madd_temp_regA_addsub0002_cy<16>
                                                       controller/Madd_temp_regA_addsub0002_cy<17>
    SLICE_X19Y26.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<17>
    SLICE_X19Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<18>
                                                       controller/Madd_temp_regA_addsub0002_cy<18>
                                                       controller/Madd_temp_regA_addsub0002_cy<19>
    SLICE_X19Y27.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<19>
    SLICE_X19Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<20>
                                                       controller/Madd_temp_regA_addsub0002_cy<20>
                                                       controller/Madd_temp_regA_addsub0002_cy<21>
    SLICE_X19Y28.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<21>
    SLICE_X19Y28.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<22>
                                                       controller/Madd_temp_regA_addsub0002_cy<22>
                                                       controller/Madd_temp_regA_addsub0002_cy<23>
    SLICE_X19Y29.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<23>
    SLICE_X19Y29.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<24>
                                                       controller/Madd_temp_regA_addsub0002_cy<24>
                                                       controller/Madd_temp_regA_addsub0002_cy<25>
    SLICE_X19Y30.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<25>
    SLICE_X19Y30.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<26>
                                                       controller/Madd_temp_regA_addsub0002_cy<26>
                                                       controller/Madd_temp_regA_addsub0002_cy<27>
    SLICE_X19Y31.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<27>
    SLICE_X19Y31.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<28>
                                                       controller/Madd_temp_regA_addsub0002_cy<28>
                                                       controller/Madd_temp_regA_addsub0002_cy<29>
    SLICE_X19Y32.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<29>
    SLICE_X19Y32.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<30>
                                                       controller/Madd_temp_regA_addsub0002_cy<30>
                                                       controller/Madd_temp_regA_addsub0002_cy<31>
    SLICE_X16Y35.F4      net (fanout=1)        0.536   controller/Madd_temp_regA_index0000
    SLICE_X16Y35.X       Tilo                  0.759   controller/carry_nxt23
                                                       controller/carry_nxt23
    SLICE_X17Y35.F2      net (fanout=1)        0.468   controller/carry_nxt23
    SLICE_X17Y35.CLK     Tfck                  0.837   controller/carry
                                                       controller/carry_nxt65
                                                       controller/carry
    -------------------------------------------------  ---------------------------
    Total                                     19.218ns (11.998ns logic, 7.220ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/carry (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.186ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB30    Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X15Y9.F3       net (fanout=5)        1.907   prog/data_from_ram<30>
    SLICE_X15Y9.X        Tilo                  0.704   N217
                                                       controller/data_addr_or00001_SW1
    SLICE_X12Y6.F3       net (fanout=1)        0.349   N217
    SLICE_X12Y6.X        Tif5x                 1.152   data_addr<0>
                                                       controller/data_addr<0>1_G
                                                       controller/data_addr<0>1
    SLICE_X8Y2.F1        net (fanout=11)       1.978   data_addr<0>
    SLICE_X8Y2.X         Tilo                  0.759   regf_data_to_rd<0>
                                                       regf/Mram_reg_21.SLICEM_F
    SLICE_X13Y14.F4      net (fanout=1)        1.067   regf_data_to_rd<0>
    SLICE_X13Y14.X       Tif5x                 1.025   controller/Mmux_data_to_rd_int286
                                                       controller/Mmux_data_to_rd_int286_G
                                                       controller/Mmux_data_to_rd_int286
    SLICE_X12Y16.F1      net (fanout=1)        0.409   controller/Mmux_data_to_rd_int286
    SLICE_X12Y16.X       Tilo                  0.759   controller/data_to_rd_int<0>
                                                       controller/Mmux_data_to_rd_int2133
    SLICE_X19Y17.F2      net (fanout=4)        0.733   controller/data_to_rd_int<0>
    SLICE_X19Y17.COUT    Topcyf                1.162   controller/temp_regA_addsub0002<0>
                                                       controller/Madd_temp_regA_addsub0002_lut<0>
                                                       controller/Madd_temp_regA_addsub0002_cy<0>
                                                       controller/Madd_temp_regA_addsub0002_cy<1>
    SLICE_X19Y18.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<1>
    SLICE_X19Y18.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<2>
                                                       controller/Madd_temp_regA_addsub0002_cy<2>
                                                       controller/Madd_temp_regA_addsub0002_cy<3>
    SLICE_X19Y19.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<3>
    SLICE_X19Y19.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<4>
                                                       controller/Madd_temp_regA_addsub0002_cy<4>
                                                       controller/Madd_temp_regA_addsub0002_cy<5>
    SLICE_X19Y20.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<5>
    SLICE_X19Y20.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<6>
                                                       controller/Madd_temp_regA_addsub0002_cy<6>
                                                       controller/Madd_temp_regA_addsub0002_cy<7>
    SLICE_X19Y21.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<7>
    SLICE_X19Y21.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<8>
                                                       controller/Madd_temp_regA_addsub0002_cy<8>
                                                       controller/Madd_temp_regA_addsub0002_cy<9>
    SLICE_X19Y22.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<9>
    SLICE_X19Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<10>
                                                       controller/Madd_temp_regA_addsub0002_cy<10>
                                                       controller/Madd_temp_regA_addsub0002_cy<11>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<11>
    SLICE_X19Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<12>
                                                       controller/Madd_temp_regA_addsub0002_cy<12>
                                                       controller/Madd_temp_regA_addsub0002_cy<13>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<13>
    SLICE_X19Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<14>
                                                       controller/Madd_temp_regA_addsub0002_cy<14>
                                                       controller/Madd_temp_regA_addsub0002_cy<15>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<15>
    SLICE_X19Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<16>
                                                       controller/Madd_temp_regA_addsub0002_cy<16>
                                                       controller/Madd_temp_regA_addsub0002_cy<17>
    SLICE_X19Y26.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<17>
    SLICE_X19Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<18>
                                                       controller/Madd_temp_regA_addsub0002_cy<18>
                                                       controller/Madd_temp_regA_addsub0002_cy<19>
    SLICE_X19Y27.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<19>
    SLICE_X19Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<20>
                                                       controller/Madd_temp_regA_addsub0002_cy<20>
                                                       controller/Madd_temp_regA_addsub0002_cy<21>
    SLICE_X19Y28.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<21>
    SLICE_X19Y28.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<22>
                                                       controller/Madd_temp_regA_addsub0002_cy<22>
                                                       controller/Madd_temp_regA_addsub0002_cy<23>
    SLICE_X19Y29.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<23>
    SLICE_X19Y29.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<24>
                                                       controller/Madd_temp_regA_addsub0002_cy<24>
                                                       controller/Madd_temp_regA_addsub0002_cy<25>
    SLICE_X19Y30.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<25>
    SLICE_X19Y30.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<26>
                                                       controller/Madd_temp_regA_addsub0002_cy<26>
                                                       controller/Madd_temp_regA_addsub0002_cy<27>
    SLICE_X19Y31.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<27>
    SLICE_X19Y31.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<28>
                                                       controller/Madd_temp_regA_addsub0002_cy<28>
                                                       controller/Madd_temp_regA_addsub0002_cy<29>
    SLICE_X19Y32.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<29>
    SLICE_X19Y32.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<30>
                                                       controller/Madd_temp_regA_addsub0002_cy<30>
                                                       controller/Madd_temp_regA_addsub0002_cy<31>
    SLICE_X16Y35.F4      net (fanout=1)        0.536   controller/Madd_temp_regA_index0000
    SLICE_X16Y35.X       Tilo                  0.759   controller/carry_nxt23
                                                       controller/carry_nxt23
    SLICE_X17Y35.F2      net (fanout=1)        0.468   controller/carry_nxt23
    SLICE_X17Y35.CLK     Tfck                  0.837   controller/carry
                                                       controller/carry_nxt65
                                                       controller/carry
    -------------------------------------------------  ---------------------------
    Total                                     19.186ns (11.739ns logic, 7.447ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point controller/regB_11 (SLICE_X19Y15.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/regB_11 (FF)
  Destination:          controller/regB_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/regB_11 to controller/regB_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.XQ      Tcko                  0.473   controller/regB<11>
                                                       controller/regB_11
    SLICE_X19Y15.F3      net (fanout=2)        0.325   controller/regB<11>
    SLICE_X19Y15.CLK     Tckf        (-Th)    -0.516   controller/regB<11>
                                                       controller/regB_nxt<11>1
                                                       controller/regB_11
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.989ns logic, 0.325ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point controller/regB_23 (SLICE_X21Y28.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/regB_23 (FF)
  Destination:          controller/regB_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/regB_23 to controller/regB_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.XQ      Tcko                  0.473   controller/regB<23>
                                                       controller/regB_23
    SLICE_X21Y28.F3      net (fanout=2)        0.325   controller/regB<23>
    SLICE_X21Y28.CLK     Tckf        (-Th)    -0.516   controller/regB<23>
                                                       controller/regB_nxt<23>1
                                                       controller/regB_23
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.989ns logic, 0.325ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point controller/regB_26 (SLICE_X15Y31.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/regB_26 (FF)
  Destination:          controller/regB_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/regB_26 to controller/regB_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.YQ      Tcko                  0.470   controller/regB<27>
                                                       controller/regB_26
    SLICE_X15Y31.G4      net (fanout=2)        0.331   controller/regB<26>
    SLICE_X15Y31.CLK     Tckg        (-Th)    -0.516   controller/regB<27>
                                                       controller/regB_nxt<26>1
                                                       controller/regB_26
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.986ns logic, 0.331ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: prog/ram/Mram_mem/CLKA
  Logical resource: prog/ram/Mram_mem.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: prog/ram/Mram_mem/CLKA
  Logical resource: prog/ram/Mram_mem.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: prog/ram/Mram_mem/CLKA
  Logical resource: prog/ram/Mram_mem.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.727|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1844339 paths, 0 nets, and 2813 connections

Design statistics:
   Minimum period:  19.727ns{1}   (Maximum frequency:  50.692MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 28 11:46:19 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 198 MB



