[2m2024-01-03T17:02:39.928951Z[0m [34mDEBUG[0m [2mcargo_symex[0m[2m:[0m received arguments: ["/home/s7rul/.cargo/bin/cargo-symex", "symex", "--elf", "--release", "--example", "calc_crc", "--function", "measure"]    
[2m2024-01-03T17:02:39.928982Z[0m [34mDEBUG[0m [2mcargo_symex[0m[2m:[0m used as cargo subcommand: removing symex as second argument    
[2m2024-01-03T17:02:39.929047Z[0m [34mDEBUG[0m [2mcargo_symex[0m[2m:[0m Run elf file.    
[2m2024-01-03T17:02:39.986832Z[0m [34mDEBUG[0m [2mcargo_symex[0m[2m:[0m cargo output: Output { status: ExitStatus(unix_wait_status(0)), stdout: "", stderr: "warning: unused import: `SYST`\n --> examples/calc_crc.rs:9:49\n  |\n9 | use cortex_m::peripheral::{syst::SystClkSource, SYST};\n  |                                                 ^^^^\n  |\n  = note: `#[warn(unused_imports)]` on by default\n\nwarning: unused import: `embedded_hal::digital::v2::OutputPin`\n  --> examples/calc_crc.rs:12:5\n   |\n12 | use embedded_hal::digital::v2::OutputPin;\n   |     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\n\nwarning: unused import: `Clock`\n  --> examples/calc_crc.rs:19:36\n   |\n19 |     clocks::{init_clocks_and_plls, Clock},\n   |                                    ^^^^^\n\nwarning: unused variable: `sio`\n  --> examples/calc_crc.rs:32:9\n   |\n32 |     let sio = Sio::new(pac.SIO);\n   |         ^^^ help: if this is intentional, prefix it with an underscore: `_sio`\n   |\n   = note: `#[warn(unused_variables)]` on by default\n\nwarning: unused variable: `clocks`\n  --> examples/calc_crc.rs:36:9\n   |\n36 |     let clocks = init_clocks_and_plls(\n   |         ^^^^^^ help: if this is intentional, prefix it with an underscore: `_clocks`\n\nwarning: `rp2040-rtic` (example \"calc_crc\") generated 5 warnings (run `cargo fix --example \"calc_crc\"` to apply 5 suggestions)\n    Finished release [optimized + debuginfo] target(s) in 0.02s\n" }    
[2m2024-01-03T17:02:40.024592Z[0m [34mDEBUG[0m [2mcargo_project[0m[2m:[0m Project::query(path=/home/s7rul/code/rust/arm-symex/pico-test-bench/test_code): root=/home/s7rul/code/rust/arm-symex/pico-test-bench/test_code    
[2m2024-01-03T17:02:40.024729Z[0m [34mDEBUG[0m [2mcargo_project[0m[2m:[0m workspace search: cwd=/home/s7rul/code/rust/arm-symex/pico-test-bench    
[2m2024-01-03T17:02:40.024760Z[0m [34mDEBUG[0m [2mcargo_project[0m[2m:[0m workspace search: cwd=/home/s7rul/code/rust/arm-symex    
[2m2024-01-03T17:02:40.065471Z[0m [34mDEBUG[0m [2mcargo_project[0m[2m:[0m Project::query(path=/home/s7rul/code/rust/arm-symex/pico-test-bench/test_code): root=/home/s7rul/code/rust/arm-symex/pico-test-bench/test_code    
[2m2024-01-03T17:02:40.065594Z[0m [34mDEBUG[0m [2mcargo_project[0m[2m:[0m workspace search: cwd=/home/s7rul/code/rust/arm-symex/pico-test-bench    
[2m2024-01-03T17:02:40.065621Z[0m [34mDEBUG[0m [2mcargo_project[0m[2m:[0m workspace search: cwd=/home/s7rul/code/rust/arm-symex    
[2m2024-01-03T17:02:40.065637Z[0m [34mDEBUG[0m [2mcargo_symex[0m[2m:[0m target dir: "/home/s7rul/code/rust/arm-symex/pico-test-bench/test_code/target/thumbv6m-none-eabi/release/examples", target name: calc_crc    
[2m2024-01-03T17:02:40.065647Z[0m [34mDEBUG[0m [2mcargo_symex[0m[2m:[0m Starting analasys on target: /home/s7rul/code/rust/arm-symex/pico-test-bench/test_code/target/thumbv6m-none-eabi/release/examples/calc_crc, function: measure    
[2m2024-01-03T17:02:40.065955Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Parsing elf file: /home/s7rul/code/rust/arm-symex/pico-test-bench/test_code/target/thumbv6m-none-eabi/release/examples/calc_crc
[2m2024-01-03T17:02:40.066575Z[0m [35mTRACE[0m [2msymex::general_assembly::project::dwarf_helper[0m[2m:[0m Constructing PC hooks
[2m2024-01-03T17:02:40.066812Z[0m [35mTRACE[0m [2msymex::general_assembly::project::dwarf_helper[0m[2m:[0m found hook for ^panic_cold_explicit$ att addr: 0x21001486
[2m2024-01-03T17:02:40.066933Z[0m [35mTRACE[0m [2msymex::general_assembly::project::dwarf_helper[0m[2m:[0m found hook for ^panic$ att addr: 0x21001830
[2m2024-01-03T17:02:40.067346Z[0m [35mTRACE[0m [2msymex::general_assembly::project::dwarf_helper[0m[2m:[0m found hook for ^panic$ att addr: 0x21000A64
[2m2024-01-03T17:02:40.067392Z[0m [35mTRACE[0m [2msymex::general_assembly::project::dwarf_helper[0m[2m:[0m found hook for ^start_cyclecount$ att addr: 0x21001AD4
[2m2024-01-03T17:02:40.067400Z[0m [35mTRACE[0m [2msymex::general_assembly::project::dwarf_helper[0m[2m:[0m found hook for ^end_cyclecount$ att addr: 0x21001AE0
Did not find addresses for all hooks.
[2m2024-01-03T17:02:40.067430Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Created pc hooks: {553653382: EndFaliure("explicit panic"), 553650788: EndFaliure("panic"), 553654320: EndFaliure("panic"), 553655008: Intrinsic(0x55d302f4dc10), 553654996: Intrinsic(0x55d302f4df30)}
[2m2024-01-03T17:02:40.067467Z[0m [34mDEBUG[0m [2msymex::run_elf[0m[2m:[0m Created project: Project { word_size: Bit32, endianness: Little, architecture: Arm }
[2m2024-01-03T17:02:40.067472Z[0m [32m INFO[0m [2msymex::run_elf[0m[2m:[0m create VM
[2m2024-01-03T17:02:40.067476Z[0m [34mDEBUG[0m [2msymex::general_assembly::state[0m[2m:[0m Found function at addr: 0x210000A9.
[2m2024-01-03T17:02:40.067480Z[0m [34mDEBUG[0m [2msymex::general_assembly::state[0m[2m:[0m Found stack start at addr: 0x21020000.
[2m2024-01-03T17:02:40.067497Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000A8
[2m2024-01-03T17:02:40.067502Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011010110110000
[2m2024-01-03T17:02:40.067507Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: PUSH { reg_list: [R4, R5, R7, LR] } }
[2m2024-01-03T17:02:40.067514Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 0, for None
[2m2024-01-03T17:02:40.067519Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("Address"), operand1: Register("SP"), operand2: Immidiate(Word32(16)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R4") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R5") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R7") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("LR") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Sub { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(16)) }], max_cycle: Value(5) }
[2m2024-01-03T17:02:40.067533Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("Address"), operand1: Register("SP"), operand2: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.067542Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: AddressInLocal("Address", 32), source: Register("R4") }
[2m2024-01-03T17:02:40.067550Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting memmory addr: BoolectorExpr(#x2101fff0)
[2m2024-01-03T17:02:40.067648Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.067656Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: AddressInLocal("Address", 32), source: Register("R5") }
[2m2024-01-03T17:02:40.067665Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting memmory addr: BoolectorExpr(#x2101fff4)
[2m2024-01-03T17:02:40.067727Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.067733Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: AddressInLocal("Address", 32), source: Register("R7") }
[2m2024-01-03T17:02:40.067740Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting memmory addr: BoolectorExpr(#x2101fff8)
[2m2024-01-03T17:02:40.067798Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.067804Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: AddressInLocal("Address", 32), source: Register("LR") }
[2m2024-01-03T17:02:40.067809Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting memmory addr: BoolectorExpr(#x2101fffc)
[2m2024-01-03T17:02:40.067868Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.067874Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.067881Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register SP to BoolectorExpr(#x2101fff0)
[2m2024-01-03T17:02:40.067902Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000AA
[2m2024-01-03T17:02:40.067907Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1010111100000010
[2m2024-01-03T17:02:40.067910Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDImmSP { d: R7, imm: 8 } }
[2m2024-01-03T17:02:40.067916Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 5, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("Address"), operand1: Register("SP"), operand2: Immidiate(Word32(16)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R4") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R5") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R7") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("LR") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Sub { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(16)) }], max_cycle: Value(5) })
[2m2024-01-03T17:02:40.067922Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Register("R7"), operand1: Register("SP"), operand2: Immidiate(Word32(8)) }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.067929Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R7"), operand1: Register("SP"), operand2: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.067934Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R7 to BoolectorExpr(#x2101fff8)
[2m2024-01-03T17:02:40.067959Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000AC
[2m2024-01-03T17:02:40.067962Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100011000001100
[2m2024-01-03T17:02:40.067966Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVReg { m: R1, d: R4, set_flags: false } }
[2m2024-01-03T17:02:40.067971Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Register("R7"), operand1: Register("SP"), operand2: Immidiate(Word32(8)) }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.067976Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R4"), source: Register("R1") }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.067982Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: Register("R1") }
[2m2024-01-03T17:02:40.067988Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((declare-fun BTOR_2@R1 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.068010Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000AE
[2m2024-01-03T17:02:40.068014Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100011000000101
[2m2024-01-03T17:02:40.068018Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVReg { m: R0, d: R5, set_flags: false } }
[2m2024-01-03T17:02:40.068023Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Register("R4"), source: Register("R1") }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.068026Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R5"), source: Register("R0") }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.068031Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R5"), source: Register("R0") }
[2m2024-01-03T17:02:40.068037Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((declare-fun BTOR_2@R0 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.068057Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000B0
[2m2024-01-03T17:02:40.068062Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b11110000000000011111110100010000
[2m2024-01-03T17:02:40.068065Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit32, operation: BL { imm: 6688 } }
[2m2024-01-03T17:02:40.068070Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Register("R5"), source: Register("R0") }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.068074Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 32, operations: [Move { destination: Local("PC"), source: Register("PC") }, Move { destination: Register("LR"), source: Local("PC") }, Add { destination: Local("newPC"), operand1: Local("PC"), operand2: Immidiate(Word32(6688)) }, Move { destination: Register("PC"), source: Local("newPC") }], max_cycle: Value(3) }
[2m2024-01-03T17:02:40.068081Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("PC"), source: Register("PC") }
[2m2024-01-03T17:02:40.068088Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("LR"), source: Local("PC") }
[2m2024-01-03T17:02:40.068092Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register LR to BoolectorExpr(#x210000b5)
[2m2024-01-03T17:02:40.068114Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("newPC"), operand1: Local("PC"), operand2: Immidiate(Word32(6688)) }
[2m2024-01-03T17:02:40.068120Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("PC"), source: Local("newPC") }
[2m2024-01-03T17:02:40.068124Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register PC to BoolectorExpr(#x21001ad5)
[2m2024-01-03T17:02:40.068145Z[0m [35mTRACE[0m [2msymex::run_elf[0m[2m:[0m Reset the cycle count (cycle count: 0)
[2m2024-01-03T17:02:40.068149Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000B4
[2m2024-01-03T17:02:40.068153Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011111000000001
[2m2024-01-03T17:02:40.068157Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: BKPT { imm: 1 } }
[2m2024-01-03T17:02:40.068161Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 0, for None
[2m2024-01-03T17:02:40.068164Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [], max_cycle: Value(0) }
[2m2024-01-03T17:02:40.068171Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000B6
[2m2024-01-03T17:02:40.068174Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0010001000010000
[2m2024-01-03T17:02:40.068178Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVImm { d: R2, imm: 16 } }
[2m2024-01-03T17:02:40.068182Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 0, for Some(Instruction { instruction_size: 16, operations: [], max_cycle: Value(0) })
[2m2024-01-03T17:02:40.068186Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R2"), source: Immidiate(Word32(16)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.068192Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R2"), source: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.068196Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(#x00000010)
[2m2024-01-03T17:02:40.068216Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.068224Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.068244Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.068250Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.068269Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000B8
[2m2024-01-03T17:02:40.068273Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100011000101000
[2m2024-01-03T17:02:40.068277Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVReg { m: R5, d: R0, set_flags: false } }
[2m2024-01-03T17:02:40.068284Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Register("R2"), source: Immidiate(Word32(16)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.068289Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R0"), source: Register("R5") }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.068294Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R0"), source: Register("R5") }
[2m2024-01-03T17:02:40.068298Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R0 to BoolectorExpr((declare-fun BTOR_2@R0 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.068317Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000BA
[2m2024-01-03T17:02:40.068321Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100011000100001
[2m2024-01-03T17:02:40.068325Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVReg { m: R4, d: R1, set_flags: false } }
[2m2024-01-03T17:02:40.068328Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Register("R0"), source: Register("R5") }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.068333Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R1"), source: Register("R4") }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.068339Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R1"), source: Register("R4") }
[2m2024-01-03T17:02:40.068342Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R1 to BoolectorExpr((declare-fun BTOR_2@R1 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.068361Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000BC
[2m2024-01-03T17:02:40.068366Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b11110000000000001111100000000110
[2m2024-01-03T17:02:40.068369Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit32, operation: BL { imm: 12 } }
[2m2024-01-03T17:02:40.068373Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Register("R1"), source: Register("R4") }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.068377Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 32, operations: [Move { destination: Local("PC"), source: Register("PC") }, Move { destination: Register("LR"), source: Local("PC") }, Add { destination: Local("newPC"), operand1: Local("PC"), operand2: Immidiate(Word32(12)) }, Move { destination: Register("PC"), source: Local("newPC") }], max_cycle: Value(3) }
[2m2024-01-03T17:02:40.068382Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("PC"), source: Register("PC") }
[2m2024-01-03T17:02:40.068387Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("LR"), source: Local("PC") }
[2m2024-01-03T17:02:40.068390Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register LR to BoolectorExpr(#x210000c1)
[2m2024-01-03T17:02:40.068414Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("newPC"), operand1: Local("PC"), operand2: Immidiate(Word32(12)) }
[2m2024-01-03T17:02:40.068419Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("PC"), source: Local("newPC") }
[2m2024-01-03T17:02:40.068423Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register PC to BoolectorExpr(#x210000cd)
[2m2024-01-03T17:02:40.068444Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000CC
[2m2024-01-03T17:02:40.068448Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011010111110000
[2m2024-01-03T17:02:40.068452Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: PUSH { reg_list: [R4, R5, R6, R7, LR] } }
[2m2024-01-03T17:02:40.068457Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 3, for Some(Instruction { instruction_size: 32, operations: [Move { destination: Local("PC"), source: Register("PC") }, Move { destination: Register("LR"), source: Local("PC") }, Add { destination: Local("newPC"), operand1: Local("PC"), operand2: Immidiate(Word32(12)) }, Move { destination: Register("PC"), source: Local("newPC") }], max_cycle: Value(3) })
[2m2024-01-03T17:02:40.068462Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("Address"), operand1: Register("SP"), operand2: Immidiate(Word32(20)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R4") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R5") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R6") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R7") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("LR") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Sub { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(20)) }], max_cycle: Value(6) }
[2m2024-01-03T17:02:40.068472Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("Address"), operand1: Register("SP"), operand2: Immidiate(Word32(20)) }
[2m2024-01-03T17:02:40.068478Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: AddressInLocal("Address", 32), source: Register("R4") }
[2m2024-01-03T17:02:40.068483Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting memmory addr: BoolectorExpr(#x2101ffdc)
[2m2024-01-03T17:02:40.068540Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.068547Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: AddressInLocal("Address", 32), source: Register("R5") }
[2m2024-01-03T17:02:40.068551Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting memmory addr: BoolectorExpr(#x2101ffe0)
[2m2024-01-03T17:02:40.068606Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.068616Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: AddressInLocal("Address", 32), source: Register("R6") }
[2m2024-01-03T17:02:40.068622Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting memmory addr: BoolectorExpr(#x2101ffe4)
[2m2024-01-03T17:02:40.068682Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.068688Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: AddressInLocal("Address", 32), source: Register("R7") }
[2m2024-01-03T17:02:40.068692Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting memmory addr: BoolectorExpr(#x2101ffe8)
[2m2024-01-03T17:02:40.068746Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.068754Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: AddressInLocal("Address", 32), source: Register("LR") }
[2m2024-01-03T17:02:40.068758Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting memmory addr: BoolectorExpr(#x2101ffec)
[2m2024-01-03T17:02:40.068814Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.068821Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(20)) }
[2m2024-01-03T17:02:40.068827Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register SP to BoolectorExpr(#x2101ffdc)
[2m2024-01-03T17:02:40.068848Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000CE
[2m2024-01-03T17:02:40.068852Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1010111100000011
[2m2024-01-03T17:02:40.068856Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDImmSP { d: R7, imm: 12 } }
[2m2024-01-03T17:02:40.068860Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 6, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("Address"), operand1: Register("SP"), operand2: Immidiate(Word32(20)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R4") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R5") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R6") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("R7") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: AddressInLocal("Address", 32), source: Register("LR") }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Sub { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(20)) }], max_cycle: Value(6) })
[2m2024-01-03T17:02:40.068868Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Register("R7"), operand1: Register("SP"), operand2: Immidiate(Word32(12)) }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.068878Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R7"), operand1: Register("SP"), operand2: Immidiate(Word32(12)) }
[2m2024-01-03T17:02:40.068882Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R7 to BoolectorExpr(#x2101ffe8)
[2m2024-01-03T17:02:40.068904Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000D0
[2m2024-01-03T17:02:40.068908Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0010100000000000
[2m2024-01-03T17:02:40.068911Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPImm { n: R0, imm: 0 } }
[2m2024-01-03T17:02:40.068916Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Register("R7"), operand1: Register("SP"), operand2: Immidiate(Word32(12)) }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.068921Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R0"), operand2: Immidiate(Word32(0)) }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R0"), operand2: Immidiate(Word32(0)), sub: true, carry: false }, SetVFlag { operand1: Register("R0"), operand2: Immidiate(Word32(0)), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.068928Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R0"), operand2: Immidiate(Word32(0)) }
[2m2024-01-03T17:02:40.068933Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.068940Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) BTOR_2@R0))
[2m2024-01-03T17:02:40.068964Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.068970Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((= #x00000000 BTOR_2@R0))
[2m2024-01-03T17:02:40.068993Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R0"), operand2: Immidiate(Word32(0)), sub: true, carry: false }
[2m2024-01-03T17:02:40.069009Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.069030Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R0"), operand2: Immidiate(Word32(0)), sub: true, carry: false }
[2m2024-01-03T17:02:40.069042Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.069062Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000D2
[2m2024-01-03T17:02:40.069066Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000100000011
[2m2024-01-03T17:02:40.069070Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: NE, imm: 6 } }
[2m2024-01-03T17:02:40.069074Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R0"), operand2: Immidiate(Word32(0)) }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R0"), operand2: Immidiate(Word32(0)), sub: true, carry: false }, SetVFlag { operand1: Register("R0"), operand2: Immidiate(Word32(0)), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.069082Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(8)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.069090Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.069095Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: NE }
[2m2024-01-03T17:02:40.069100Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr((not (= #x00000000 BTOR_2@R0)))
[2m2024-01-03T17:02:40.069890Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m true possible: true false possible: true
[2m2024-01-03T17:02:40.069898Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Save backtracking path: constraint=BoolectorExpr((= #x00000000 BTOR_2@R0))
[2m2024-01-03T17:02:40.069938Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000DC
[2m2024-01-03T17:02:40.069943Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0010001100000000
[2m2024-01-03T17:02:40.069947Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVImm { d: R3, imm: 0 } }
[2m2024-01-03T17:02:40.069952Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(8)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.069957Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R3"), source: Immidiate(Word32(0)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.069965Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R3"), source: Immidiate(Word32(0)) }
[2m2024-01-03T17:02:40.069969Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr(#x00000000)
[2m2024-01-03T17:02:40.069993Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.069999Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.070020Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.070026Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.070046Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000DE
[2m2024-01-03T17:02:40.070050Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100001111011100
[2m2024-01-03T17:02:40.070053Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MVNReg { m: R3, d: R4 } }
[2m2024-01-03T17:02:40.070058Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Register("R3"), source: Immidiate(Word32(0)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.070066Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Not { destination: Register("R4"), operand: Register("R3") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.070073Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Not { destination: Register("R4"), operand: Register("R3") }
[2m2024-01-03T17:02:40.070077Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(#xffffffff)
[2m2024-01-03T17:02:40.070100Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.070105Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.070125Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.070130Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.070149Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000E0
[2m2024-01-03T17:02:40.070153Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0010101000000000
[2m2024-01-03T17:02:40.070156Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPImm { n: R2, imm: 0 } }
[2m2024-01-03T17:02:40.070161Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Not { destination: Register("R4"), operand: Register("R3") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.070166Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R2"), operand2: Immidiate(Word32(0)) }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R2"), operand2: Immidiate(Word32(0)), sub: true, carry: false }, SetVFlag { operand1: Register("R2"), operand2: Immidiate(Word32(0)), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.070173Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R2"), operand2: Immidiate(Word32(0)) }
[2m2024-01-03T17:02:40.070179Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.070184Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.070204Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.070209Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.070228Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R2"), operand2: Immidiate(Word32(0)), sub: true, carry: false }
[2m2024-01-03T17:02:40.070241Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.070262Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R2"), operand2: Immidiate(Word32(0)), sub: true, carry: false }
[2m2024-01-03T17:02:40.070276Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.070297Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000E2
[2m2024-01-03T17:02:40.070302Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000001110100
[2m2024-01-03T17:02:40.070305Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: EQ, imm: 232 } }
[2m2024-01-03T17:02:40.070310Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R2"), operand2: Immidiate(Word32(0)) }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R2"), operand2: Immidiate(Word32(0)), sub: true, carry: false }, SetVFlag { operand1: Register("R2"), operand2: Immidiate(Word32(0)), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.070315Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(234)) }, ConditionalJump { destination: Local("new_pc"), condition: EQ }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.070322Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(234)) }
[2m2024-01-03T17:02:40.070327Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: EQ }
[2m2024-01-03T17:02:40.070331Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(false)
[2m2024-01-03T17:02:40.070353Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000E4
[2m2024-01-03T17:02:40.070357Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0010001100000011
[2m2024-01-03T17:02:40.070360Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVImm { d: R3, imm: 3 } }
[2m2024-01-03T17:02:40.070365Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(234)) }, ConditionalJump { destination: Local("new_pc"), condition: EQ }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.070369Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R3"), source: Immidiate(Word32(3)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.070376Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R3"), source: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.070379Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr(#x00000003)
[2m2024-01-03T17:02:40.070400Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.070406Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.070425Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.070430Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.070452Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000E6
[2m2024-01-03T17:02:40.070455Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000000010011
[2m2024-01-03T17:02:40.070459Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ANDReg { m: R2, dn: R3 } }
[2m2024-01-03T17:02:40.070475Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Register("R3"), source: Immidiate(Word32(3)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.070483Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [And { destination: Register("R3"), operand1: Register("R3"), operand2: Register("R2") }, SetNFlag(Register("R3")), SetZFlag(Register("R3"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.070490Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: And { destination: Register("R3"), operand1: Register("R3"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.070495Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr(#x00000000)
[2m2024-01-03T17:02:40.070519Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.070525Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.070545Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.070551Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.070569Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000E8
[2m2024-01-03T17:02:40.070573Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000000010010
[2m2024-01-03T17:02:40.070576Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: EQ, imm: 36 } }
[2m2024-01-03T17:02:40.070581Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [And { destination: Register("R3"), operand1: Register("R3"), operand2: Register("R2") }, SetNFlag(Register("R3")), SetZFlag(Register("R3"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.070586Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(38)) }, ConditionalJump { destination: Local("new_pc"), condition: EQ }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.070592Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(38)) }
[2m2024-01-03T17:02:40.070597Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: EQ }
[2m2024-01-03T17:02:40.070602Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(true)
[2m2024-01-03T17:02:40.070621Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000110
[2m2024-01-03T17:02:40.070625Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100011000001011
[2m2024-01-03T17:02:40.070632Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVReg { m: R1, d: R3, set_flags: false } }
[2m2024-01-03T17:02:40.070637Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(38)) }, ConditionalJump { destination: Local("new_pc"), condition: EQ }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.070641Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R3"), source: Register("R1") }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.070647Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R3"), source: Register("R1") }
[2m2024-01-03T17:02:40.070651Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr((declare-fun BTOR_2@R1 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.070672Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000112
[2m2024-01-03T17:02:40.070676Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0010101000000100
[2m2024-01-03T17:02:40.070680Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPImm { n: R2, imm: 4 } }
[2m2024-01-03T17:02:40.070684Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Register("R3"), source: Register("R1") }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.070689Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R2"), operand2: Immidiate(Word32(4)) }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R2"), operand2: Immidiate(Word32(4)), sub: true, carry: false }, SetVFlag { operand1: Register("R2"), operand2: Immidiate(Word32(4)), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.070696Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R2"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.070701Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.070707Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.070727Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.070732Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.070752Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R2"), operand2: Immidiate(Word32(4)), sub: true, carry: false }
[2m2024-01-03T17:02:40.070764Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.070785Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R2"), operand2: Immidiate(Word32(4)), sub: true, carry: false }
[2m2024-01-03T17:02:40.070796Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.070815Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000114
[2m2024-01-03T17:02:40.070822Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101001000100011
[2m2024-01-03T17:02:40.070826Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: CS, imm: 70 } }
[2m2024-01-03T17:02:40.070830Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R2"), operand2: Immidiate(Word32(4)) }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R2"), operand2: Immidiate(Word32(4)), sub: true, carry: false }, SetVFlag { operand1: Register("R2"), operand2: Immidiate(Word32(4)), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.070836Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(72)) }, ConditionalJump { destination: Local("new_pc"), condition: CS }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.070843Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(72)) }
[2m2024-01-03T17:02:40.070848Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: CS }
[2m2024-01-03T17:02:40.070852Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(true)
[2m2024-01-03T17:02:40.070875Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100015E
[2m2024-01-03T17:02:40.070879Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100010001001
[2m2024-01-03T17:02:40.070883Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R2, n: R1, d: R1 } }
[2m2024-01-03T17:02:40.070888Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(72)) }, ConditionalJump { destination: Local("new_pc"), condition: CS }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.070891Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R2") }, Move { destination: Local("n"), source: Register("R1") }, Add { destination: Register("R1"), operand1: Register("R1"), operand2: Register("R2") }, SetNFlag(Register("R1")), SetZFlag(Register("R1")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.070899Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R2") }
[2m2024-01-03T17:02:40.070903Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R1") }
[2m2024-01-03T17:02:40.070907Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R1"), operand1: Register("R1"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.070912Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R1 to BoolectorExpr((bvadd #x00000010 BTOR_2@R1))
[2m2024-01-03T17:02:40.070939Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R1"))
[2m2024-01-03T17:02:40.070948Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd #x00000010 BTOR_2@R1)))
[2m2024-01-03T17:02:40.070973Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R1"))
[2m2024-01-03T17:02:40.070981Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((= BTOR_2@R1 #xfffffff0))
[2m2024-01-03T17:02:40.071003Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.071011Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(((_ extract 32 32) (bvadd (concat #b0 BTOR_2@R1) #b000000000000000000000000000010000)))
[2m2024-01-03T17:02:40.071036Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.071044Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((bvand ((_ extract 31 31) (bvadd #x00000010 BTOR_2@R1)) (bvnot ((_ extract 31 31) BTOR_2@R1))))
[2m2024-01-03T17:02:40.071070Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000160
[2m2024-01-03T17:02:40.071074Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100000011010
[2m2024-01-03T17:02:40.071078Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 0, n: R3, t: R2 } }
[2m2024-01-03T17:02:40.071083Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R2") }, Move { destination: Local("n"), source: Register("R1") }, Add { destination: Register("R1"), operand1: Register("R1"), operand2: Register("R2") }, SetNFlag(Register("R1")), SetZFlag(Register("R1")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.071088Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.071096Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }
[2m2024-01-03T17:02:40.071101Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.071106Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((declare-fun BTOR_2@R1 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.071150Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((declare-fun BTOR_2@R1 () (_ BitVec 32))
) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))
[2m2024-01-03T17:02:40.071271Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))
[2m2024-01-03T17:02:40.071362Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.071369Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))
[2m2024-01-03T17:02:40.071462Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000162
[2m2024-01-03T17:02:40.071465Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.071469Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.071473Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.071478Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.071486Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.071491Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((bvnot (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))))
[2m2024-01-03T17:02:40.071580Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.071587Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.071608Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.071620Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.071643Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000164
[2m2024-01-03T17:02:40.071647Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100010101
[2m2024-01-03T17:02:40.071650Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.071655Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.071659Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.071666Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.071674Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((concat (concat #xfffff (bvnot (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) #x0))
[2m2024-01-03T17:02:40.071770Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.071776Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.071796Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.071805Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.071825Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000166
[2m2024-01-03T17:02:40.071829Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010101
[2m2024-01-03T17:02:40.071832Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R5 } }
[2m2024-01-03T17:02:40.071842Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.071848Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.071857Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.071865Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))))
[2m2024-01-03T17:02:40.072010Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.072019Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) ((_ extract 31 31) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3))))))))
[2m2024-01-03T17:02:40.072151Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.072161Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (= #x00000000 (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3))))))))
[2m2024-01-03T17:02:40.072267Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000168
[2m2024-01-03T17:02:40.072271Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011101010
[2m2024-01-03T17:02:40.072275Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R5, d: R2 } }
[2m2024-01-03T17:02:40.072279Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.072284Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.072291Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }
[2m2024-01-03T17:02:40.072297Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (concat #x000000 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))))))
[2m2024-01-03T17:02:40.072422Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016A
[2m2024-01-03T17:02:40.072428Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010101
[2m2024-01-03T17:02:40.072433Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.072438Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.072443Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.072452Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.072461Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (concat (concat #x0000 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3))))) #x00)))))
[2m2024-01-03T17:02:40.072606Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.072615Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.072643Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.072655Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (= #x00 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))))))
[2m2024-01-03T17:02:40.072792Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016C
[2m2024-01-03T17:02:40.072797Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000100100
[2m2024-01-03T17:02:40.072802Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.072807Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.072813Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.072823Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.072834Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(#xffff0000)
[2m2024-01-03T17:02:40.072861Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.072869Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.072894Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.072901Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.072926Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016E
[2m2024-01-03T17:02:40.072931Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000100100
[2m2024-01-03T17:02:40.072936Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.072941Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.072947Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.072955Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.072961Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(#x000000ff)
[2m2024-01-03T17:02:40.072987Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.072993Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.073018Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.073025Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.073050Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000170
[2m2024-01-03T17:02:40.073056Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100100101100
[2m2024-01-03T17:02:40.073061Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R4, n: R5, d: R4 } }
[2m2024-01-03T17:02:40.073068Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.073075Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.073091Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R4") }
[2m2024-01-03T17:02:40.073097Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R5") }
[2m2024-01-03T17:02:40.073102Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.073108Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (bvadd (concat (concat #x0000 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3))))) #x00) #x000000ff)))))
[2m2024-01-03T17:02:40.073260Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.073269Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) ((_ extract 31 31) (bvadd (concat (concat #x0000 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3))))) #x00) #x000000ff))))))
[2m2024-01-03T17:02:40.073425Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.073441Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.073471Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.073484Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) ((_ extract 32 32) (bvadd (concat (concat #b00000000000000000 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3))))) #x00) #b000000000000000000000000011111111))))))
[2m2024-01-03T17:02:40.073627Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.073639Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) ((_ extract 31 31) (bvadd (concat (concat #x0000 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3))))) #x00) #x000000ff))))))
[2m2024-01-03T17:02:40.073793Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000172
[2m2024-01-03T17:02:40.073811Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.073826Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.073831Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.073838Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.073849Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.073858Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (concat (concat #b000000000000000000000 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3))))) #b000)))))
[2m2024-01-03T17:02:40.074006Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.074016Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.074044Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.074055Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (= #x00 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))))))
[2m2024-01-03T17:02:40.074194Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000174
[2m2024-01-03T17:02:40.074200Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.074205Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.074211Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.074218Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.074227Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.074235Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x000000ff))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6))))))))))
[2m2024-01-03T17:02:40.074389Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.074399Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x000000ff))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) ((_ extract 31 31) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6)))))))))))
[2m2024-01-03T17:02:40.074591Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.074603Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))) (= (bvadd (concat (concat #x0000 $e4) #x00) #x000000ff) (concat (concat #b000000000000000000000 $e4) #b000)))))))
[2m2024-01-03T17:02:40.074779Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000176
[2m2024-01-03T17:02:40.074784Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.074790Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.074795Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.074800Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.074811Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.074819Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (concat #x0 ((_ extract 31 4) (concat #x000000 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))))))))
[2m2024-01-03T17:02:40.075062Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.075071Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.075101Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.075122Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (= ((_ extract 31 4) (concat #x000000 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))) #x0000000)))))
[2m2024-01-03T17:02:40.075266Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000178
[2m2024-01-03T17:02:40.075272Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.075277Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.075282Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.075292Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.075301Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.075309Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.075470Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.075479Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.075643Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.075654Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x000000ff))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) (= (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6))) (concat #x0 ((_ extract 31 4) (concat #x000000 $e4)))))))))))
[2m2024-01-03T17:02:40.075817Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017A
[2m2024-01-03T17:02:40.075822Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100001011100
[2m2024-01-03T17:02:40.075827Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 1, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.075833Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.075844Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.075855Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }
[2m2024-01-03T17:02:40.075863Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.075869Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd #x00000001 BTOR_2@R1))
[2m2024-01-03T17:02:40.075938Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd #x00000001 BTOR_2@R1)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000001 BTOR_2@R1)))
[2m2024-01-03T17:02:40.076074Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000001 BTOR_2@R1)))
[2m2024-01-03T17:02:40.076214Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.076224Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000001 BTOR_2@R1))))
[2m2024-01-03T17:02:40.076357Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017C
[2m2024-01-03T17:02:40.076362Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.076366Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.076371Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.076378Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.076387Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.076396Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.076567Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.076582Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.076750Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.076761Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.076922Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017E
[2m2024-01-03T17:02:40.076927Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.076931Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.076936Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.076943Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.076952Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.076960Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.077143Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.077160Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.077326Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.077337Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.077514Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000180
[2m2024-01-03T17:02:40.077519Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.077524Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.077529Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.077535Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.077545Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.077553Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.077726Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.077736Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.077903Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.077913Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.078082Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000182
[2m2024-01-03T17:02:40.078087Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.078092Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.078098Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.078103Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.078111Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.078119Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.078292Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000184
[2m2024-01-03T17:02:40.078298Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.078302Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.078307Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.078312Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.078321Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.078329Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.078514Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.078523Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.078554Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.078566Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.078746Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000186
[2m2024-01-03T17:02:40.078751Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.078755Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.078760Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.078766Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.078777Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.078785Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x000000ff))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) (concat ((_ extract 15 0) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6)))) #x0000))))))))
[2m2024-01-03T17:02:40.078941Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.078950Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x000000ff))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) ((_ extract 15 15) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6)))))))))))
[2m2024-01-03T17:02:40.079109Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.079119Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x000000ff))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) (= #x0000 ((_ extract 15 0) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6))))))))))))
[2m2024-01-03T17:02:40.079278Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000188
[2m2024-01-03T17:02:40.079284Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.079288Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.079298Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.079303Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.079313Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.079321Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x000000ff))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) (concat #x000000 ((_ extract 15 8) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6))))))))))))
[2m2024-01-03T17:02:40.079476Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.079484Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.079511Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.079520Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))) (let (($e2 (concat #x000000 $e1))) (let (($e3 (concat (concat #xfffff (bvnot $e1)) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand $e2 (bvnot $e3))) (bvnot (bvand (bvnot $e2) $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x000000ff))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) (= #x00 ((_ extract 15 8) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6))))))))))))
[2m2024-01-03T17:02:40.079679Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018A
[2m2024-01-03T17:02:40.079684Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.079689Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.079696Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.079701Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.079712Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.079718Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.079723Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.079730Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.079919Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.079930Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.080113Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.080126Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.080306Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.080320Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.080528Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.080540Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.080721Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018C
[2m2024-01-03T17:02:40.080727Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.080732Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.080737Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.080746Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.080757Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.080766Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.080950Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.080959Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.080991Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.081004Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.081181Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018E
[2m2024-01-03T17:02:40.081187Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.081192Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.081199Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.081209Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.081221Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.081229Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.081419Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.081431Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.081619Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.081632Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.081817Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000190
[2m2024-01-03T17:02:40.081823Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.081828Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.081834Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.081840Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.081851Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.081867Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.082053Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.082062Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.082089Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.082099Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.082280Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000192
[2m2024-01-03T17:02:40.082286Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.082290Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.082296Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.082306Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.082316Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.082324Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.082570Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.082582Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.082789Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.082801Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.082996Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000194
[2m2024-01-03T17:02:40.083002Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100010011100
[2m2024-01-03T17:02:40.083007Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 2, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.083013Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.083019Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.083031Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }
[2m2024-01-03T17:02:40.083039Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.083044Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd #x00000002 BTOR_2@R1))
[2m2024-01-03T17:02:40.083108Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd #x00000002 BTOR_2@R1)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000002 BTOR_2@R1)))
[2m2024-01-03T17:02:40.083254Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000002 BTOR_2@R1)))
[2m2024-01-03T17:02:40.083385Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.083394Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000002 BTOR_2@R1))))
[2m2024-01-03T17:02:40.083531Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000196
[2m2024-01-03T17:02:40.083536Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.083541Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.083546Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.083553Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.083563Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.083571Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.083780Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.083791Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.084027Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.084039Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.084241Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000198
[2m2024-01-03T17:02:40.084246Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.084251Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.084257Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.084263Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.084274Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.084283Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.084490Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.084501Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.084708Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.084720Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.084931Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019A
[2m2024-01-03T17:02:40.084937Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.084942Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.084947Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.084954Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.084964Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.084972Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.085182Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.085194Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.085410Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.085423Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.085634Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019C
[2m2024-01-03T17:02:40.085640Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.085645Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.085651Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.085657Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.085668Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.085680Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.085898Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019E
[2m2024-01-03T17:02:40.085904Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.085908Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.085914Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.085920Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.085930Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.085939Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.086149Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.086158Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.086188Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.086200Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.086422Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A0
[2m2024-01-03T17:02:40.086428Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.086432Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.086438Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.086444Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.086454Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.086463Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.086659Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.086669Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.086852Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.086864Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.087061Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A2
[2m2024-01-03T17:02:40.087067Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.087072Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.087077Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.087083Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.087093Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.087102Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.087306Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.087315Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.087346Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.087355Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.087541Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A4
[2m2024-01-03T17:02:40.087546Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.087551Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.087562Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.087568Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.087579Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.087590Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.087595Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.087601Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.087784Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.087794Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.087947Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.087955Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.088108Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.088120Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.088273Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.088283Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.088436Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A6
[2m2024-01-03T17:02:40.088441Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.088445Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.088449Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.088455Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.088464Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.088471Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.088618Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.088625Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.088650Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.088663Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.088810Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A8
[2m2024-01-03T17:02:40.088814Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.088818Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.088823Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.088828Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.088835Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.088843Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.089001Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.089009Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.089158Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.089168Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.089379Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AA
[2m2024-01-03T17:02:40.089386Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.089391Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.089397Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.089403Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.089415Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.089424Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.089640Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.089649Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.089684Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.089694Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.089909Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AC
[2m2024-01-03T17:02:40.089914Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.089920Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.089925Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.089931Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.089943Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.089950Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.090183Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.090192Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.090432Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.090443Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.090757Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AE
[2m2024-01-03T17:02:40.090764Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100011011100
[2m2024-01-03T17:02:40.090769Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 3, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.090775Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.090782Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.090795Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.090803Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.090813Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd #x00000003 BTOR_2@R1))
[2m2024-01-03T17:02:40.090880Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd #x00000003 BTOR_2@R1)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000003 BTOR_2@R1)))
[2m2024-01-03T17:02:40.091022Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000003 BTOR_2@R1)))
[2m2024-01-03T17:02:40.091152Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.091160Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000003 BTOR_2@R1))))
[2m2024-01-03T17:02:40.091296Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B0
[2m2024-01-03T17:02:40.091302Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.091307Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.091312Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.091320Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.091329Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.091337Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.091579Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.091590Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.091838Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.091852Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.092092Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B2
[2m2024-01-03T17:02:40.092098Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.092103Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.092114Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.092120Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.092132Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.092141Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.092383Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.092393Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.092643Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.092656Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.092904Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B4
[2m2024-01-03T17:02:40.092910Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.092915Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.092919Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.092926Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.092937Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.092946Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.093182Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.093205Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.093451Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.093464Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.093722Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B6
[2m2024-01-03T17:02:40.093727Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.093738Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.093744Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.093751Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.093760Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.093771Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.094114Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B8
[2m2024-01-03T17:02:40.094120Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.094124Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.094131Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.094137Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.094147Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.094177Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.094428Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.094438Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.094475Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.094489Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.094730Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BA
[2m2024-01-03T17:02:40.094736Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.094741Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.094746Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.094753Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.094768Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.094776Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.095012Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.095021Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.095254Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.095265Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.095496Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BC
[2m2024-01-03T17:02:40.095502Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.095506Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.095512Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.095519Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.095528Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.095536Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.095767Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.095776Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.095814Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.095824Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.096055Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BE
[2m2024-01-03T17:02:40.096061Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.096066Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.096081Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.096092Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.096104Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.096109Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.096114Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.096122Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.096341Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.096350Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.096536Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.096543Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.096725Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.096737Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.096909Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.096919Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.097117Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C0
[2m2024-01-03T17:02:40.097123Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.097127Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.097145Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.097159Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.097172Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.097179Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.097350Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.097357Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.097387Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.097399Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.097562Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C2
[2m2024-01-03T17:02:40.097567Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.097571Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.097577Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.097581Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.097589Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.097595Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.097783Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.097791Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.097967Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.097976Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.098148Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C4
[2m2024-01-03T17:02:40.098153Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010100
[2m2024-01-03T17:02:40.098157Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.098161Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.098168Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.098176Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.098182Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.098351Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.098358Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.098390Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.098398Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.098559Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C6
[2m2024-01-03T17:02:40.098564Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101100
[2m2024-01-03T17:02:40.098568Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R4 } }
[2m2024-01-03T17:02:40.098572Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.098578Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.098586Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.098594Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.098822Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.098830Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.099016Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.099024Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.099204Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C8
[2m2024-01-03T17:02:40.099208Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001110100011011
[2m2024-01-03T17:02:40.099212Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDImm { imm: 4, n: R3, d: R3 } }
[2m2024-01-03T17:02:40.099218Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.099226Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.099234Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("op"), source: Register("R3") }
[2m2024-01-03T17:02:40.099238Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.099243Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr((bvadd #x00000004 BTOR_2@R1))
[2m2024-01-03T17:02:40.099276Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.099282Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd #x00000004 BTOR_2@R1)))
[2m2024-01-03T17:02:40.099306Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.099314Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((= #xfffffffc BTOR_2@R1))
[2m2024-01-03T17:02:40.099355Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.099367Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(((_ extract 32 32) (bvadd (concat #b0 BTOR_2@R1) #b000000000000000000000000000000100)))
[2m2024-01-03T17:02:40.099406Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.099420Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((bvand (bvnot ((_ extract 31 31) BTOR_2@R1)) ((_ extract 31 31) (bvadd #x00000004 BTOR_2@R1))))
[2m2024-01-03T17:02:40.099462Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CA
[2m2024-01-03T17:02:40.099468Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100001010001011
[2m2024-01-03T17:02:40.099472Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPReg { m: R1, n: R3 } }
[2m2024-01-03T17:02:40.099480Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.099487Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.099504Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }
[2m2024-01-03T17:02:40.099514Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.099522Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd (bvadd #x00000004 BTOR_2@R1) (bvadd #x00000001 (bvnot (bvadd #x00000010 BTOR_2@R1))))))
[2m2024-01-03T17:02:40.099566Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.099581Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.099613Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.099658Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr((let (($e1 (bvadd #x00000010 BTOR_2@R1))) (bvnot (bvand (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvnot $e1)) #b000000000000000000000000000000001))) (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvadd #x00000004 BTOR_2@R1)) (concat #b0 (bvadd #x00000001 (bvnot $e1))))))))))
[2m2024-01-03T17:02:40.099712Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.099730Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((let (($e1 (bvadd #x00000004 BTOR_2@R1))) (let (($e2 ((_ extract 31 31) $e1))) (let (($e3 (bvadd #x00000001 (bvnot (bvadd #x00000010 BTOR_2@R1))))) (let (($e4 ((_ extract 31 31) (bvadd $e1 $e3)))) (let (($e5 ((_ extract 31 31) $e3))) (bvnot (bvand (bvnot (bvand (bvnot $e4) (bvand $e2 $e5))) (bvnot (bvand $e4 (bvand (bvnot $e2) (bvnot $e5))))))))))))
[2m2024-01-03T17:02:40.099788Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CC
[2m2024-01-03T17:02:40.099794Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000111001000
[2m2024-01-03T17:02:40.099799Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: NE, imm: 4294967184 } }
[2m2024-01-03T17:02:40.099805Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.099813Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.099824Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }
[2m2024-01-03T17:02:40.099836Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: NE }
[2m2024-01-03T17:02:40.099843Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(true)
[2m2024-01-03T17:02:40.099879Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000160
[2m2024-01-03T17:02:40.099883Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100000011010
[2m2024-01-03T17:02:40.099887Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 0, n: R3, t: R2 } }
[2m2024-01-03T17:02:40.099891Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.099896Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.099903Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }
[2m2024-01-03T17:02:40.099908Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.099911Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd #x00000004 BTOR_2@R1))
[2m2024-01-03T17:02:40.099964Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd #x00000004 BTOR_2@R1)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000004 BTOR_2@R1)))
[2m2024-01-03T17:02:40.100067Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000004 BTOR_2@R1)))
[2m2024-01-03T17:02:40.100165Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.100171Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000004 BTOR_2@R1))))
[2m2024-01-03T17:02:40.100266Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000162
[2m2024-01-03T17:02:40.100271Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.100275Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.100278Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.100287Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.100294Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.100299Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.100535Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.100545Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.100751Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.100760Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.100952Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000164
[2m2024-01-03T17:02:40.100957Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100010101
[2m2024-01-03T17:02:40.100960Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.100964Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.100969Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.100976Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.100981Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.101169Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.101177Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.101405Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.101415Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.101608Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000166
[2m2024-01-03T17:02:40.101612Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010101
[2m2024-01-03T17:02:40.101616Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R5 } }
[2m2024-01-03T17:02:40.101625Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.101631Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.101637Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.101642Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.101839Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.101847Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.102068Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.102078Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.102277Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000168
[2m2024-01-03T17:02:40.102281Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011101010
[2m2024-01-03T17:02:40.102285Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R5, d: R2 } }
[2m2024-01-03T17:02:40.102290Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.102295Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.102302Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }
[2m2024-01-03T17:02:40.102307Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.102497Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016A
[2m2024-01-03T17:02:40.102502Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010101
[2m2024-01-03T17:02:40.102505Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.102509Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.102513Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.102523Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.102529Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.102723Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.102729Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.102760Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.102770Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.102958Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016C
[2m2024-01-03T17:02:40.102962Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000100100
[2m2024-01-03T17:02:40.102966Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.102971Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.102975Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.102982Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.102988Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.103173Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.103180Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.103358Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.103366Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.103546Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016E
[2m2024-01-03T17:02:40.103550Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000100100
[2m2024-01-03T17:02:40.103553Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.103558Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.103566Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.103573Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.103580Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.103756Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.103763Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.103792Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.103810Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.103994Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000170
[2m2024-01-03T17:02:40.103998Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100100101100
[2m2024-01-03T17:02:40.104002Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R4, n: R5, d: R4 } }
[2m2024-01-03T17:02:40.104015Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.104020Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.104028Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R4") }
[2m2024-01-03T17:02:40.104033Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R5") }
[2m2024-01-03T17:02:40.104037Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.104042Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.104236Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.104244Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.104437Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.104443Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.104640Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.104650Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.104847Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.104857Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.105060Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000172
[2m2024-01-03T17:02:40.105065Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.105069Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.105074Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.105080Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.105087Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.105093Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.105292Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.105299Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.105329Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.105338Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.105528Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000174
[2m2024-01-03T17:02:40.105533Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.105537Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.105541Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.105546Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.105557Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.105563Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.105770Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.105777Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.105979Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.105988Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.106227Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000176
[2m2024-01-03T17:02:40.106230Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.106234Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.106238Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.106242Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.106249Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.106255Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.106452Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.106460Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.106490Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.106498Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.106687Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000178
[2m2024-01-03T17:02:40.106692Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.106695Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.106700Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.106708Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.106715Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.106721Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.106940Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.106949Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.107163Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.107172Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.107385Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017A
[2m2024-01-03T17:02:40.107390Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100001011100
[2m2024-01-03T17:02:40.107394Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 1, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.107398Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.107403Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.107411Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }
[2m2024-01-03T17:02:40.107418Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.107423Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x00000005))
[2m2024-01-03T17:02:40.107475Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x00000005)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000005)))
[2m2024-01-03T17:02:40.107577Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000005)))
[2m2024-01-03T17:02:40.107670Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.107677Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000005))))
[2m2024-01-03T17:02:40.107771Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017C
[2m2024-01-03T17:02:40.107775Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.107778Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.107782Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.107788Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.107794Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.107800Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.108031Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.108039Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.108262Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.108274Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.108479Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017E
[2m2024-01-03T17:02:40.108484Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.108487Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.108492Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.108496Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.108503Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.108509Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.108794Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.108812Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.109130Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.109146Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.109367Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000180
[2m2024-01-03T17:02:40.109372Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.109376Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.109380Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.109385Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.109392Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.109401Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.109620Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.109629Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.109849Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.109858Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.110201Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000182
[2m2024-01-03T17:02:40.110209Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.110215Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.110222Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.110229Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.110240Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.110249Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.110592Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000184
[2m2024-01-03T17:02:40.110597Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.110601Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.110605Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.110609Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.110617Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.110624Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.110889Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.110898Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.110931Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.110941Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.111157Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000186
[2m2024-01-03T17:02:40.111162Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.111166Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.111171Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.111176Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.111183Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.111192Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.111402Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.111413Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.111612Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.111627Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.111826Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000188
[2m2024-01-03T17:02:40.111831Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.111835Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.111839Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.111844Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.111850Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.111857Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.112058Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.112064Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.112096Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.112104Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.112298Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018A
[2m2024-01-03T17:02:40.112302Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.112306Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.112320Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.112325Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.112333Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.112337Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.112340Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.112348Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.112566Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.112575Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.112794Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.112801Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.113029Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.113042Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.113255Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.113264Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.113480Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018C
[2m2024-01-03T17:02:40.113484Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.113488Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.113492Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.113499Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.113505Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.113512Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.113729Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.113736Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.113767Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.113777Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.114012Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018E
[2m2024-01-03T17:02:40.114017Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.114021Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.114026Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.114031Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.114038Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.114044Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.114268Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.114276Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.114504Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.114517Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.114729Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000190
[2m2024-01-03T17:02:40.114734Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.114738Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.114742Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.114747Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.114754Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.114760Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.114982Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.114990Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.115014Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.115026Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.115242Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000192
[2m2024-01-03T17:02:40.115246Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.115249Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.115253Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.115259Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.115265Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.115274Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.115492Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.115500Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.115725Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.115737Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.115956Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000194
[2m2024-01-03T17:02:40.115960Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100010011100
[2m2024-01-03T17:02:40.115964Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 2, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.115969Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.115974Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.115981Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }
[2m2024-01-03T17:02:40.115992Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.115996Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x00000006))
[2m2024-01-03T17:02:40.116053Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x00000006)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000006)))
[2m2024-01-03T17:02:40.116150Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000006)))
[2m2024-01-03T17:02:40.116239Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.116245Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000006))))
[2m2024-01-03T17:02:40.116337Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000196
[2m2024-01-03T17:02:40.116342Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.116345Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.116349Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.116355Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.116362Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.116370Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.116597Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.116605Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.116838Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.116850Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.117077Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000198
[2m2024-01-03T17:02:40.117081Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.117085Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.117090Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.117098Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.117105Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.117114Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.117554Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.117566Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.117794Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.117806Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.118037Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019A
[2m2024-01-03T17:02:40.118041Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.118045Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.118049Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.118054Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.118061Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.118070Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.118302Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.118310Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.118542Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.118553Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.118786Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019C
[2m2024-01-03T17:02:40.118791Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.118794Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.118802Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.118807Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.118813Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.118823Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.119050Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019E
[2m2024-01-03T17:02:40.119054Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.119057Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.119062Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.119067Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.119073Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.119079Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.119311Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.119318Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.119350Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.119359Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.119589Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A0
[2m2024-01-03T17:02:40.119593Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.119597Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.119601Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.119606Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.119616Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.119625Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.119849Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.119859Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.120093Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.120103Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.120351Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A2
[2m2024-01-03T17:02:40.120356Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.120360Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.120364Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.120369Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.120376Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.120384Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.120617Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.120623Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.120653Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.120660Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.120881Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A4
[2m2024-01-03T17:02:40.120885Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.120889Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.120900Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.120904Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.120916Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.120921Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.120925Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.120929Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.121163Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.121170Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.121414Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.121420Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.121656Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.121666Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.121910Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.121918Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.122159Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A6
[2m2024-01-03T17:02:40.122163Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.122167Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.122171Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.122177Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.122188Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.122195Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.122425Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.122432Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.122464Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.122472Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.122703Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A8
[2m2024-01-03T17:02:40.122707Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.122711Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.122716Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.122721Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.122727Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.122737Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.122970Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.122977Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.123222Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.123232Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.123472Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AA
[2m2024-01-03T17:02:40.123476Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.123480Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.123483Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.123488Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.123498Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.123508Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.123749Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.123758Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.123781Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.123937Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.124176Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AC
[2m2024-01-03T17:02:40.124181Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.124184Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.124188Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.124193Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.124200Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.124205Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.124466Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.124475Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.124717Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.124728Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.124972Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AE
[2m2024-01-03T17:02:40.124977Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100011011100
[2m2024-01-03T17:02:40.124980Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 3, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.124984Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.124992Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.124998Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.125007Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.125010Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x00000007))
[2m2024-01-03T17:02:40.125063Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x00000007)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000007)))
[2m2024-01-03T17:02:40.125161Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000007)))
[2m2024-01-03T17:02:40.125256Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.125263Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000007))))
[2m2024-01-03T17:02:40.125355Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B0
[2m2024-01-03T17:02:40.125360Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.125363Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.125368Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.125373Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.125380Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.125385Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.125642Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.125653Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.125912Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.125922Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.126175Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B2
[2m2024-01-03T17:02:40.126179Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.126183Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.126187Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.126191Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.126198Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.126208Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.126508Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.126520Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.126771Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.126783Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.127041Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B4
[2m2024-01-03T17:02:40.127045Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.127049Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.127054Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.127059Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.127066Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.127076Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.127350Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.127366Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.127622Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.127634Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.127890Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B6
[2m2024-01-03T17:02:40.127894Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.127897Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.127901Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.127905Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.127912Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.127921Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.128181Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B8
[2m2024-01-03T17:02:40.128185Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.128189Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.128193Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.128198Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.128204Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.128213Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.128466Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.128473Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.128507Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.128517Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.128795Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BA
[2m2024-01-03T17:02:40.128804Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.128808Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.128812Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.128817Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.128824Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.128834Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.129077Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.129088Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.129326Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.129336Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.129619Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BC
[2m2024-01-03T17:02:40.129623Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.129627Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.129632Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.129637Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.129644Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.129654Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.129891Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.129898Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.129931Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.129939Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.130176Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BE
[2m2024-01-03T17:02:40.130181Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.130185Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.130202Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.130207Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.130214Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.130218Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.130222Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.130227Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.130497Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.130505Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.130766Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.130773Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.131037Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.131047Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.131308Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.131316Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.131573Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C0
[2m2024-01-03T17:02:40.131577Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.131581Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.131589Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.131595Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.131600Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.131608Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.131866Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.131873Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.131907Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.131916Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.132208Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C2
[2m2024-01-03T17:02:40.132213Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.132217Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.132222Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.132227Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.132234Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.132240Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.132511Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.132518Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.132784Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.132792Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.133098Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C4
[2m2024-01-03T17:02:40.133106Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010100
[2m2024-01-03T17:02:40.133111Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.133116Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.133120Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.133127Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.133134Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.133397Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.133404Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.133440Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.133448Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.133726Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C6
[2m2024-01-03T17:02:40.133731Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101100
[2m2024-01-03T17:02:40.133735Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R4 } }
[2m2024-01-03T17:02:40.133740Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.133745Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.133752Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.133758Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.134156Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.134165Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.134441Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.134450Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.134728Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C8
[2m2024-01-03T17:02:40.134733Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001110100011011
[2m2024-01-03T17:02:40.134737Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDImm { imm: 4, n: R3, d: R3 } }
[2m2024-01-03T17:02:40.134742Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.134747Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.134755Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("op"), source: Register("R3") }
[2m2024-01-03T17:02:40.134760Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.134766Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr((bvadd #x00000008 BTOR_2@R1))
[2m2024-01-03T17:02:40.134805Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.134812Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd #x00000008 BTOR_2@R1)))
[2m2024-01-03T17:02:40.134836Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.134843Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((= BTOR_2@R1 #xfffffff8))
[2m2024-01-03T17:02:40.134865Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.134872Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(((_ extract 32 32) (bvadd #b000000000000000000000000000000100 (concat #b0 (bvadd #x00000004 BTOR_2@R1)))))
[2m2024-01-03T17:02:40.134898Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.134905Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((bvand (bvnot ((_ extract 31 31) (bvadd #x00000004 BTOR_2@R1))) ((_ extract 31 31) (bvadd #x00000008 BTOR_2@R1))))
[2m2024-01-03T17:02:40.134932Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CA
[2m2024-01-03T17:02:40.134936Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100001010001011
[2m2024-01-03T17:02:40.134940Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPReg { m: R1, n: R3 } }
[2m2024-01-03T17:02:40.134949Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.134954Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.134961Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }
[2m2024-01-03T17:02:40.134968Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.134974Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd (bvadd #x00000001 (bvnot (bvadd #x00000010 BTOR_2@R1))) (bvadd #x00000008 BTOR_2@R1))))
[2m2024-01-03T17:02:40.135003Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.135013Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.135034Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.135048Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr((let (($e1 (bvadd #x00000010 BTOR_2@R1))) (bvnot (bvand (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvnot $e1)) #b000000000000000000000000000000001))) (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvadd #x00000001 (bvnot $e1))) (concat #b0 (bvadd #x00000008 BTOR_2@R1)))))))))
[2m2024-01-03T17:02:40.135082Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.135093Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((let (($e1 (bvadd #x00000001 (bvnot (bvadd #x00000010 BTOR_2@R1))))) (let (($e2 ((_ extract 31 31) $e1))) (let (($e3 (bvadd #x00000008 BTOR_2@R1))) (let (($e4 ((_ extract 31 31) $e3))) (let (($e5 ((_ extract 31 31) (bvadd $e1 $e3)))) (bvnot (bvand (bvnot (bvand (bvnot $e5) (bvand $e2 $e4))) (bvnot (bvand $e5 (bvand (bvnot $e2) (bvnot $e4))))))))))))
[2m2024-01-03T17:02:40.135129Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CC
[2m2024-01-03T17:02:40.135133Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000111001000
[2m2024-01-03T17:02:40.135137Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: NE, imm: 4294967184 } }
[2m2024-01-03T17:02:40.135141Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.135149Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.135157Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }
[2m2024-01-03T17:02:40.135162Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: NE }
[2m2024-01-03T17:02:40.135166Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(true)
[2m2024-01-03T17:02:40.135190Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000160
[2m2024-01-03T17:02:40.135194Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100000011010
[2m2024-01-03T17:02:40.135198Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 0, n: R3, t: R2 } }
[2m2024-01-03T17:02:40.135202Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.135208Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.135214Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }
[2m2024-01-03T17:02:40.135218Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.135223Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd #x00000008 BTOR_2@R1))
[2m2024-01-03T17:02:40.135270Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd #x00000008 BTOR_2@R1)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000008 BTOR_2@R1)))
[2m2024-01-03T17:02:40.135370Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000008 BTOR_2@R1)))
[2m2024-01-03T17:02:40.135459Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.135467Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000008 BTOR_2@R1))))
[2m2024-01-03T17:02:40.135557Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000162
[2m2024-01-03T17:02:40.135561Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.135565Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.135569Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.135575Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.135582Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.135588Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.135864Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.135872Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.136151Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.136160Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.136438Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000164
[2m2024-01-03T17:02:40.136442Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100010101
[2m2024-01-03T17:02:40.136446Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.136450Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.136455Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.136462Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.136468Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.136745Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.136753Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.137025Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.137033Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.137331Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000166
[2m2024-01-03T17:02:40.137336Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010101
[2m2024-01-03T17:02:40.137340Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R5 } }
[2m2024-01-03T17:02:40.137345Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.137349Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.137356Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.137362Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.137643Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.137651Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.137926Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.137934Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.138216Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000168
[2m2024-01-03T17:02:40.138220Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011101010
[2m2024-01-03T17:02:40.138225Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R5, d: R2 } }
[2m2024-01-03T17:02:40.138229Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.138233Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.138239Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }
[2m2024-01-03T17:02:40.138245Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.138523Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016A
[2m2024-01-03T17:02:40.138529Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010101
[2m2024-01-03T17:02:40.138533Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.138537Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.138541Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.138547Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.138554Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.138834Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.138841Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.138894Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.138903Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.139198Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016C
[2m2024-01-03T17:02:40.139202Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000100100
[2m2024-01-03T17:02:40.139206Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.139209Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.139215Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.139221Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.139228Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.139510Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.139517Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.139805Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.139814Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.140094Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016E
[2m2024-01-03T17:02:40.140099Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000100100
[2m2024-01-03T17:02:40.140102Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.140107Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.140112Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.140119Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.140125Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.140396Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.140403Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.140438Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.140446Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.140724Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000170
[2m2024-01-03T17:02:40.140729Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100100101100
[2m2024-01-03T17:02:40.140732Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R4, n: R5, d: R4 } }
[2m2024-01-03T17:02:40.140749Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.140755Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.140762Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R4") }
[2m2024-01-03T17:02:40.140767Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R5") }
[2m2024-01-03T17:02:40.140771Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.140779Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.141070Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.141079Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.141391Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.141399Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.141690Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.141699Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.141985Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.141995Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.142277Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000172
[2m2024-01-03T17:02:40.142281Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.142285Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.142290Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.142296Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.142303Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.142310Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.142612Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.142621Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.142664Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.142674Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.142957Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000174
[2m2024-01-03T17:02:40.142965Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.142969Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.142973Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.142978Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.142985Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.142992Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.143285Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.143292Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.143582Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.143591Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.143901Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000176
[2m2024-01-03T17:02:40.143906Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.143909Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.143914Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.143919Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.143926Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.143932Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.144218Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.144225Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.144260Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.144268Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.144547Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000178
[2m2024-01-03T17:02:40.144551Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.144555Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.144559Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.144564Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.144571Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.144576Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.144870Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.144878Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.145168Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.145177Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.145469Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017A
[2m2024-01-03T17:02:40.145473Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100001011100
[2m2024-01-03T17:02:40.145477Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 1, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.145482Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.145487Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.145494Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }
[2m2024-01-03T17:02:40.145502Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.145506Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x00000009))
[2m2024-01-03T17:02:40.145569Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x00000009)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000009)))
[2m2024-01-03T17:02:40.145671Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000009)))
[2m2024-01-03T17:02:40.145763Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.145770Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000009))))
[2m2024-01-03T17:02:40.145865Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017C
[2m2024-01-03T17:02:40.145869Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.145873Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.145877Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.145882Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.145889Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.145895Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.146190Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.146199Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.146501Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.146509Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.146821Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017E
[2m2024-01-03T17:02:40.146826Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.146828Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.146833Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.146841Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.146848Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.146854Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.147222Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.147231Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.147537Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.147546Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.147850Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000180
[2m2024-01-03T17:02:40.147855Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.147858Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.147863Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.147868Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.147875Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.147881Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.148181Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.148189Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.148551Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.148565Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.148873Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000182
[2m2024-01-03T17:02:40.148878Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.148880Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.148885Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.148893Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.148900Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.148911Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.149214Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000184
[2m2024-01-03T17:02:40.149218Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.149221Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.149226Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.149230Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.149237Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.149248Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.149551Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.149561Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.149585Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.149595Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.149891Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000186
[2m2024-01-03T17:02:40.149896Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.149900Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.149904Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.149909Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.149916Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.149925Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.150226Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.150237Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.150613Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.150630Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.150925Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000188
[2m2024-01-03T17:02:40.150929Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.150933Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.150938Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.150943Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.150950Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.150960Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.151249Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.151258Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.151282Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.151290Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.151578Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018A
[2m2024-01-03T17:02:40.151583Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.151587Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.151595Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.151601Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.151613Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.151617Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.151621Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.151626Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.151926Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.151934Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.152248Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.152259Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.152562Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.152572Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.152891Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.152903Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.153205Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018C
[2m2024-01-03T17:02:40.153210Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.153213Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.153218Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.153223Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.153230Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.153245Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.153549Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.153558Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.153583Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.153592Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.153977Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018E
[2m2024-01-03T17:02:40.153982Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.153986Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.153990Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.153996Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.154004Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.154024Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.154338Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.154348Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.154685Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.154699Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.155014Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000190
[2m2024-01-03T17:02:40.155018Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.155022Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.155026Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.155031Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.155043Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.155054Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.155361Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.155367Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.155399Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.155408Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.155730Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000192
[2m2024-01-03T17:02:40.155735Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.155739Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.155743Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.155749Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.155755Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.155767Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.156095Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.156112Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.156425Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.156439Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.156759Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000194
[2m2024-01-03T17:02:40.156763Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100010011100
[2m2024-01-03T17:02:40.156767Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 2, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.156772Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.156777Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.156789Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }
[2m2024-01-03T17:02:40.156801Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.156805Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x0000000a))
[2m2024-01-03T17:02:40.156859Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x0000000a)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000a)))
[2m2024-01-03T17:02:40.156959Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000a)))
[2m2024-01-03T17:02:40.157052Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.157059Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000a))))
[2m2024-01-03T17:02:40.157179Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000196
[2m2024-01-03T17:02:40.157183Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.157187Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.157192Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.157197Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.157205Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.157211Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.157534Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.157541Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.157906Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.157924Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.158256Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000198
[2m2024-01-03T17:02:40.158260Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.158264Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.158269Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.158273Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.158281Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.158293Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.158611Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.158619Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.158955Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.158970Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.159292Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019A
[2m2024-01-03T17:02:40.159297Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.159300Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.159304Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.159309Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.159316Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.159323Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.159654Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.159666Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.159991Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.160005Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.160330Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019C
[2m2024-01-03T17:02:40.160334Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.160338Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.160343Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.160347Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.160354Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.160365Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.160710Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019E
[2m2024-01-03T17:02:40.160715Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.160718Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.160723Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.160728Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.160734Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.160746Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.161073Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.161084Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.161108Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.161120Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.161450Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A0
[2m2024-01-03T17:02:40.161454Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.161461Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.161466Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.161471Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.161477Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.161489Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.161899Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.161916Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.162350Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.162367Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.162812Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A2
[2m2024-01-03T17:02:40.162818Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.162823Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.162831Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.162837Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.162846Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.162860Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.163295Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.163305Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.163343Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.163355Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.163791Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A4
[2m2024-01-03T17:02:40.163820Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.163837Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.163854Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.163860Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.163871Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.163877Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.163882Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.163888Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.164360Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.164371Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.164887Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.164903Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.165406Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.165429Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.165929Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.165944Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.166454Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A6
[2m2024-01-03T17:02:40.166461Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.166466Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.166475Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.166493Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.166505Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.166521Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.167035Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.167048Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.167090Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.167106Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.167648Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A8
[2m2024-01-03T17:02:40.167655Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.167661Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.167668Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.167676Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.167688Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.167704Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.168229Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.168244Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.168762Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.168781Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.169192Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AA
[2m2024-01-03T17:02:40.169197Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.169209Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.169215Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.169220Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.169228Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.169240Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.169573Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.169581Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.169613Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.169623Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.169956Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AC
[2m2024-01-03T17:02:40.169961Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.169964Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.169970Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.169975Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.169983Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.169994Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.170364Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.170377Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.170942Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.170962Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.171411Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AE
[2m2024-01-03T17:02:40.171417Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100011011100
[2m2024-01-03T17:02:40.171422Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 3, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.171427Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.171432Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.171442Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.171456Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.171460Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x0000000b))
[2m2024-01-03T17:02:40.171517Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x0000000b)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000b)))
[2m2024-01-03T17:02:40.171618Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000b)))
[2m2024-01-03T17:02:40.171713Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.171721Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000b))))
[2m2024-01-03T17:02:40.171815Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B0
[2m2024-01-03T17:02:40.171820Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.171823Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.171829Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.171835Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.171845Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.171851Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.172196Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.172205Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.172583Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.172604Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.173139Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B2
[2m2024-01-03T17:02:40.173145Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.173150Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.173155Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.173161Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.173169Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.173182Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.173613Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.173632Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.174229Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.174251Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.174853Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B4
[2m2024-01-03T17:02:40.174861Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.174868Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.174875Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.174882Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.174900Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.174916Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.175308Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.175323Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.175693Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.175709Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.176062Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B6
[2m2024-01-03T17:02:40.176067Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.176070Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.176075Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.176080Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.176087Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.176094Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.176465Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B8
[2m2024-01-03T17:02:40.176469Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.176473Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.176479Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.176485Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.176491Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.176505Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.176907Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.176917Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.176959Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.176970Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.177359Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BA
[2m2024-01-03T17:02:40.177365Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.177369Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.177374Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.177379Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.177387Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.177400Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.177753Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.177766Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.178113Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.178127Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.178473Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BC
[2m2024-01-03T17:02:40.178478Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.178481Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.178486Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.178491Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.178498Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.178514Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.178872Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.178883Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.178911Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.178920Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.179267Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BE
[2m2024-01-03T17:02:40.179272Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.179276Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.179287Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.179291Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.179299Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.179304Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.179308Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.179312Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.179666Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.179674Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.180050Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.180060Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.180420Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.180431Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.180826Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.180840Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.181218Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C0
[2m2024-01-03T17:02:40.181223Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.181227Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.181232Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.181238Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.181245Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.181258Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.181615Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.181625Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.181650Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.181661Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.182017Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C2
[2m2024-01-03T17:02:40.182021Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.182025Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.182030Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.182035Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.182042Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.182058Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.182422Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.182431Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.182795Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.182808Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.183186Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C4
[2m2024-01-03T17:02:40.183191Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010100
[2m2024-01-03T17:02:40.183196Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.183201Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.183206Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.183213Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.183223Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.183579Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.183585Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.183617Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.183626Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.184036Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C6
[2m2024-01-03T17:02:40.184041Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101100
[2m2024-01-03T17:02:40.184045Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R4 } }
[2m2024-01-03T17:02:40.184050Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.184055Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.184062Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.184078Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.184458Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.184471Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.184839Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.184853Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.185225Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C8
[2m2024-01-03T17:02:40.185230Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001110100011011
[2m2024-01-03T17:02:40.185233Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDImm { imm: 4, n: R3, d: R3 } }
[2m2024-01-03T17:02:40.185239Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.185244Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.185252Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("op"), source: Register("R3") }
[2m2024-01-03T17:02:40.185256Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.185268Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr((bvadd BTOR_2@R1 #x0000000c))
[2m2024-01-03T17:02:40.185294Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.185301Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd BTOR_2@R1 #x0000000c)))
[2m2024-01-03T17:02:40.185325Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.185335Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((= BTOR_2@R1 #xfffffff4))
[2m2024-01-03T17:02:40.185366Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.185374Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(((_ extract 32 32) (bvadd #b000000000000000000000000000000100 (concat #b0 (bvadd #x00000008 BTOR_2@R1)))))
[2m2024-01-03T17:02:40.185402Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.185443Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((bvand (bvnot ((_ extract 31 31) (bvadd #x00000008 BTOR_2@R1))) ((_ extract 31 31) (bvadd BTOR_2@R1 #x0000000c))))
[2m2024-01-03T17:02:40.185473Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CA
[2m2024-01-03T17:02:40.185477Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100001010001011
[2m2024-01-03T17:02:40.185481Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPReg { m: R1, n: R3 } }
[2m2024-01-03T17:02:40.185486Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.185492Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.185499Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }
[2m2024-01-03T17:02:40.185506Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.185512Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd (bvadd #x00000001 (bvnot (bvadd #x00000010 BTOR_2@R1))) (bvadd BTOR_2@R1 #x0000000c))))
[2m2024-01-03T17:02:40.185541Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.185551Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.185570Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.185586Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr((let (($e1 (bvadd #x00000010 BTOR_2@R1))) (bvnot (bvand (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvnot $e1)) #b000000000000000000000000000000001))) (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvadd #x00000001 (bvnot $e1))) (concat #b0 (bvadd BTOR_2@R1 #x0000000c)))))))))
[2m2024-01-03T17:02:40.185620Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.185632Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((let (($e1 (bvadd #x00000001 (bvnot (bvadd #x00000010 BTOR_2@R1))))) (let (($e2 ((_ extract 31 31) $e1))) (let (($e3 (bvadd BTOR_2@R1 #x0000000c))) (let (($e4 ((_ extract 31 31) $e3))) (let (($e5 ((_ extract 31 31) (bvadd $e1 $e3)))) (bvnot (bvand (bvnot (bvand (bvnot $e5) (bvand $e2 $e4))) (bvnot (bvand $e5 (bvand (bvnot $e2) (bvnot $e4))))))))))))
[2m2024-01-03T17:02:40.185672Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CC
[2m2024-01-03T17:02:40.185676Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000111001000
[2m2024-01-03T17:02:40.185680Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: NE, imm: 4294967184 } }
[2m2024-01-03T17:02:40.185684Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.185689Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.185696Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }
[2m2024-01-03T17:02:40.185701Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: NE }
[2m2024-01-03T17:02:40.185705Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(true)
[2m2024-01-03T17:02:40.185730Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000160
[2m2024-01-03T17:02:40.185734Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100000011010
[2m2024-01-03T17:02:40.185738Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 0, n: R3, t: R2 } }
[2m2024-01-03T17:02:40.185742Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.185747Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.185754Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }
[2m2024-01-03T17:02:40.185759Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.185763Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x0000000c))
[2m2024-01-03T17:02:40.185816Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x0000000c)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000c)))
[2m2024-01-03T17:02:40.185920Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000c)))
[2m2024-01-03T17:02:40.186016Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.186025Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000c))))
[2m2024-01-03T17:02:40.186137Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000162
[2m2024-01-03T17:02:40.186142Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.186146Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.186150Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.186155Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.186162Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.186168Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.186551Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.186559Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.186952Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.186961Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.187367Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000164
[2m2024-01-03T17:02:40.187372Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100010101
[2m2024-01-03T17:02:40.187376Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.187381Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.187386Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.187396Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.187403Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.187786Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.187793Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.188168Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.188177Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.188560Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000166
[2m2024-01-03T17:02:40.188565Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010101
[2m2024-01-03T17:02:40.188568Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R5 } }
[2m2024-01-03T17:02:40.188573Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.188578Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.188584Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.188590Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.188966Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.188974Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.189346Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.189354Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.189729Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000168
[2m2024-01-03T17:02:40.189734Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011101010
[2m2024-01-03T17:02:40.189737Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R5, d: R2 } }
[2m2024-01-03T17:02:40.189741Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.189749Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.189756Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }
[2m2024-01-03T17:02:40.189761Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.190140Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016A
[2m2024-01-03T17:02:40.190144Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010101
[2m2024-01-03T17:02:40.190147Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.190152Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.190157Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.190163Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.190170Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.190563Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.190571Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.190613Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.190623Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.190992Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016C
[2m2024-01-03T17:02:40.190997Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000100100
[2m2024-01-03T17:02:40.191001Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.191005Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.191010Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.191017Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.191027Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.191406Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.191413Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.191784Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.191793Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.192171Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016E
[2m2024-01-03T17:02:40.192175Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000100100
[2m2024-01-03T17:02:40.192179Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.192184Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.192189Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.192196Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.192202Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.192573Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.192580Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.192620Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.192628Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.192993Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000170
[2m2024-01-03T17:02:40.192998Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100100101100
[2m2024-01-03T17:02:40.193001Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R4, n: R5, d: R4 } }
[2m2024-01-03T17:02:40.193022Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.193027Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.193038Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R4") }
[2m2024-01-03T17:02:40.193043Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R5") }
[2m2024-01-03T17:02:40.193047Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.193051Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.193425Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.193433Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.193839Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.193848Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.194238Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.194249Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.194638Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.194649Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.195035Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000172
[2m2024-01-03T17:02:40.195040Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.195043Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.195048Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.195054Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.195062Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.195070Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.195466Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.195476Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.195517Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.195530Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.195917Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000174
[2m2024-01-03T17:02:40.195922Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.195926Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.195930Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.195935Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.195942Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.195949Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.196338Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.196347Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.196731Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.196741Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.197129Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000176
[2m2024-01-03T17:02:40.197154Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.197158Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.197162Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.197167Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.197175Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.197185Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.197578Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.197585Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.197621Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.197632Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.198007Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000178
[2m2024-01-03T17:02:40.198011Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.198015Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.198020Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.198025Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.198032Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.198038Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.198424Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.198432Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.198970Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.198983Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.199587Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017A
[2m2024-01-03T17:02:40.199593Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100001011100
[2m2024-01-03T17:02:40.199598Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 1, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.199605Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.199611Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.199627Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }
[2m2024-01-03T17:02:40.199636Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.199643Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x0000000d))
[2m2024-01-03T17:02:40.199732Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x0000000d)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000d)))
[2m2024-01-03T17:02:40.199872Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000d)))
[2m2024-01-03T17:02:40.200005Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.200014Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000d))))
[2m2024-01-03T17:02:40.200148Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017C
[2m2024-01-03T17:02:40.200153Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.200159Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.200165Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.200171Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.200181Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.200190Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.200791Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.200802Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.201419Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.201431Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.202050Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017E
[2m2024-01-03T17:02:40.202057Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.202061Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.202068Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.202074Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.202083Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.202092Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.202705Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.202716Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.203327Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.203339Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.203982Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000180
[2m2024-01-03T17:02:40.203988Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.203993Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.204000Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.204006Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.204015Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.204024Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.204643Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.204653Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.205263Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.205284Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.205901Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000182
[2m2024-01-03T17:02:40.205907Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.205913Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.205919Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.205924Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.205934Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.205943Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.206553Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000184
[2m2024-01-03T17:02:40.206558Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.206564Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.206570Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.206575Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.206585Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.206595Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.207243Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.207256Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.207310Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.207327Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.207945Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000186
[2m2024-01-03T17:02:40.207952Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.207956Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.207970Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.207977Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.207986Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.207995Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.208607Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.208617Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.209222Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.209236Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.209841Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000188
[2m2024-01-03T17:02:40.209848Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.209853Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.209860Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.209868Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.209877Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.209887Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.210694Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.210707Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.210767Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.210779Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.211374Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018A
[2m2024-01-03T17:02:40.211381Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.211395Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.211424Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.211431Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.211445Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.211451Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.211455Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.211463Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.212086Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.212101Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.212730Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.212742Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.213379Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.213396Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.214084Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.214101Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.214791Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018C
[2m2024-01-03T17:02:40.214799Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.214805Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.214813Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.214832Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.214844Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.214863Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.215473Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.215485Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.215528Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.215544Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.216160Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018E
[2m2024-01-03T17:02:40.216167Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.216173Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.216180Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.216187Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.216198Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.216214Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.216844Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.216861Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.217511Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.217531Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.218133Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000190
[2m2024-01-03T17:02:40.218140Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.218144Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.218155Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.218162Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.218172Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.218184Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.218592Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.218601Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.218638Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.218650Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.219055Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000192
[2m2024-01-03T17:02:40.219059Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.219064Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.219069Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.219074Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.219081Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.219094Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.219506Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.219520Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.219918Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.219934Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.220348Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000194
[2m2024-01-03T17:02:40.220353Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100010011100
[2m2024-01-03T17:02:40.220361Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 2, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.220367Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.220371Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.220380Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }
[2m2024-01-03T17:02:40.220393Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.220397Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x0000000e))
[2m2024-01-03T17:02:40.220452Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x0000000e)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000e)))
[2m2024-01-03T17:02:40.220578Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000e)))
[2m2024-01-03T17:02:40.220674Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.220682Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000e))))
[2m2024-01-03T17:02:40.220779Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000196
[2m2024-01-03T17:02:40.220784Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.220788Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.220793Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.220799Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.220806Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.220816Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.221235Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.221244Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.221671Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.221687Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.222100Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000198
[2m2024-01-03T17:02:40.222106Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.222110Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.222115Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.222121Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.222128Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.222141Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.222553Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.222567Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.222972Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.222989Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.223406Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019A
[2m2024-01-03T17:02:40.223411Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.223415Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.223420Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.223425Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.223436Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.223450Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.223980Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.223999Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.224421Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.224436Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.224861Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019C
[2m2024-01-03T17:02:40.224865Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.224870Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.224874Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.224880Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.224887Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.224899Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.225320Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019E
[2m2024-01-03T17:02:40.225324Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.225328Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.225332Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.225336Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.225344Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.225356Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.225775Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.225787Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.225815Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.225826Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.226246Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A0
[2m2024-01-03T17:02:40.226250Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.226253Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.226258Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.226262Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.226269Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.226281Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.226700Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.226715Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.227115Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.227130Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.227553Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A2
[2m2024-01-03T17:02:40.227558Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.227562Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.227567Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.227572Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.227580Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.227597Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.227996Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.228004Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.228033Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.228041Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.228441Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A4
[2m2024-01-03T17:02:40.228446Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.228450Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.228462Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.228467Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.228475Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.228480Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.228483Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.228489Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.228906Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.228918Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.229340Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.229353Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.229780Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.229796Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.230214Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.230229Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.230692Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A6
[2m2024-01-03T17:02:40.230696Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.230700Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.230705Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.230711Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.230719Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.230732Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.231141Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.231148Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.231191Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.231202Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.231624Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A8
[2m2024-01-03T17:02:40.231628Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.231632Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.231637Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.231642Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.231649Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.231663Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.232093Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.232108Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.232533Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.232547Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.232979Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AA
[2m2024-01-03T17:02:40.232983Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.232987Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.232992Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.232997Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.233007Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.233019Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.233486Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.233495Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.233528Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.233538Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.233987Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AC
[2m2024-01-03T17:02:40.233992Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.233995Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.234000Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.234006Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.234014Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.234030Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.234466Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.234479Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.234906Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.234921Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.235351Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AE
[2m2024-01-03T17:02:40.235356Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100011011100
[2m2024-01-03T17:02:40.235360Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 3, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.235365Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.235370Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.235379Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.235386Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.235391Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x0000000f))
[2m2024-01-03T17:02:40.235453Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x0000000f)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000f)))
[2m2024-01-03T17:02:40.235559Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000f)))
[2m2024-01-03T17:02:40.235651Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.235658Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000f))))
[2m2024-01-03T17:02:40.235751Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B0
[2m2024-01-03T17:02:40.235756Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.235759Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.235767Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.235773Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.235780Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.235786Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.236212Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.236221Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.236667Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.236675Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.237129Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B2
[2m2024-01-03T17:02:40.237174Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.237178Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.237183Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.237188Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.237195Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.237210Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.237648Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.237661Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.238093Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.238108Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.238548Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B4
[2m2024-01-03T17:02:40.238556Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.238560Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.238565Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.238570Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.238577Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.238590Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.239031Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.239045Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.239475Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.239490Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.239950Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B6
[2m2024-01-03T17:02:40.239955Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.239959Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.239964Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.239969Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.239977Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.239989Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.240426Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B8
[2m2024-01-03T17:02:40.240430Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.240434Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.240438Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.240447Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.240454Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.240477Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.240906Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.240914Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.240958Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.240969Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.241400Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BA
[2m2024-01-03T17:02:40.241404Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.241408Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.241412Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.241417Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.241424Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.241431Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.241872Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.241884Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.242307Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.242321Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.242786Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BC
[2m2024-01-03T17:02:40.242790Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.242795Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.242803Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.242808Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.242815Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.242822Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.243261Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.243269Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.243303Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.243311Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.243952Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BE
[2m2024-01-03T17:02:40.243959Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.243963Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.243977Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.243983Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.243992Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.243997Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.244001Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.244006Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.244500Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.244510Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.244987Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.245003Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.245453Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.245466Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.245939Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.245955Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.246390Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C0
[2m2024-01-03T17:02:40.246395Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.246399Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.246405Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.246411Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.246419Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.246427Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.246997Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.247007Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.247051Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.247068Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.247536Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C2
[2m2024-01-03T17:02:40.247541Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.247544Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.247548Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.247559Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.247566Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.247573Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.248041Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.248054Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.248501Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.248516Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.248969Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C4
[2m2024-01-03T17:02:40.248973Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010100
[2m2024-01-03T17:02:40.248976Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.248981Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.248985Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.248992Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.249005Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.249448Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.249456Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.249488Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.249500Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.249937Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C6
[2m2024-01-03T17:02:40.249942Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101100
[2m2024-01-03T17:02:40.249946Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R4 } }
[2m2024-01-03T17:02:40.249955Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.249960Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.249967Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.249974Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.250431Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.250439Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.250930Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.250946Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.251389Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C8
[2m2024-01-03T17:02:40.251394Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001110100011011
[2m2024-01-03T17:02:40.251398Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDImm { imm: 4, n: R3, d: R3 } }
[2m2024-01-03T17:02:40.251403Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.251408Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.251416Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("op"), source: Register("R3") }
[2m2024-01-03T17:02:40.251421Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.251428Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr((bvadd #x00000010 BTOR_2@R1))
[2m2024-01-03T17:02:40.251474Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.251479Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd #x00000010 BTOR_2@R1)))
[2m2024-01-03T17:02:40.251503Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.251514Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((= BTOR_2@R1 #xfffffff0))
[2m2024-01-03T17:02:40.251539Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.251547Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(((_ extract 32 32) (bvadd #b000000000000000000000000000000100 (concat #b0 (bvadd BTOR_2@R1 #x0000000c)))))
[2m2024-01-03T17:02:40.251574Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.251585Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((bvand ((_ extract 31 31) (bvadd #x00000010 BTOR_2@R1)) (bvnot ((_ extract 31 31) (bvadd BTOR_2@R1 #x0000000c)))))
[2m2024-01-03T17:02:40.251612Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CA
[2m2024-01-03T17:02:40.251616Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100001010001011
[2m2024-01-03T17:02:40.251619Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPReg { m: R1, n: R3 } }
[2m2024-01-03T17:02:40.251625Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.251630Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.251638Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }
[2m2024-01-03T17:02:40.251644Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.251649Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.251671Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.251677Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.251696Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.251712Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr((let (($e1 (bvadd #x00000010 BTOR_2@R1))) (bvnot (bvand (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvnot $e1)) #b000000000000000000000000000000001))) (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvadd #x00000001 (bvnot $e1))) (concat #b0 $e1))))))))
[2m2024-01-03T17:02:40.251748Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.251761Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((let (($e1 (bvadd #x00000010 BTOR_2@R1))) (bvand ((_ extract 31 31) $e1) ((_ extract 31 31) (bvadd #x00000001 (bvnot $e1))))))
[2m2024-01-03T17:02:40.251792Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CC
[2m2024-01-03T17:02:40.251796Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000111001000
[2m2024-01-03T17:02:40.251801Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: NE, imm: 4294967184 } }
[2m2024-01-03T17:02:40.251805Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.251810Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.251817Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }
[2m2024-01-03T17:02:40.251821Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: NE }
[2m2024-01-03T17:02:40.251826Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(false)
[2m2024-01-03T17:02:40.251849Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CE
[2m2024-01-03T17:02:40.251853Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100001001000000
[2m2024-01-03T17:02:40.251857Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: RSBImm { n: R0, d: R0 } }
[2m2024-01-03T17:02:40.251862Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.251866Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("n"), source: Register("R0") }, Sub { destination: Register("R0"), operand1: Immidiate(Word32(0)), operand2: Register("R0") }, SetNFlag(Register("R0")), SetZFlag(Register("R0")), SetCFlag { operand1: Immidiate(Word32(0)), operand2: Local("n"), sub: true, carry: false }, SetVFlag { operand1: Immidiate(Word32(0)), operand2: Local("n"), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.251873Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R0") }
[2m2024-01-03T17:02:40.251878Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Register("R0"), operand1: Immidiate(Word32(0)), operand2: Register("R0") }
[2m2024-01-03T17:02:40.251888Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R0 to BoolectorExpr((bvadd #x00000001 (bvnot BTOR_2@R0)))
[2m2024-01-03T17:02:40.251912Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R0"))
[2m2024-01-03T17:02:40.251919Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd #x00000001 (bvnot BTOR_2@R0))))
[2m2024-01-03T17:02:40.251970Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R0"))
[2m2024-01-03T17:02:40.251978Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((= #x00000000 BTOR_2@R0))
[2m2024-01-03T17:02:40.252003Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Immidiate(Word32(0)), operand2: Local("n"), sub: true, carry: false }
[2m2024-01-03T17:02:40.252019Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(((_ extract 32 32) (bvadd #b000000000000000000000000000000001 (concat #b0 (bvnot BTOR_2@R0)))))
[2m2024-01-03T17:02:40.252066Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Immidiate(Word32(0)), operand2: Local("n"), sub: true, carry: false }
[2m2024-01-03T17:02:40.252079Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.252103Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001D0
[2m2024-01-03T17:02:40.252107Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100000
[2m2024-01-03T17:02:40.252111Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R0 } }
[2m2024-01-03T17:02:40.252115Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("n"), source: Register("R0") }, Sub { destination: Register("R0"), operand1: Immidiate(Word32(0)), operand2: Register("R0") }, SetNFlag(Register("R0")), SetZFlag(Register("R0")), SetCFlag { operand1: Immidiate(Word32(0)), operand2: Local("n"), sub: true, carry: false }, SetVFlag { operand1: Immidiate(Word32(0)), operand2: Local("n"), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.252120Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R0"), operand1: Register("R0"), operand2: Register("R4") }, SetNFlag(Register("R0")), SetZFlag(Register("R0"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.252127Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R0"), operand1: Register("R0"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.252134Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R0 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.252606Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R0"))
[2m2024-01-03T17:02:40.252619Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.253081Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R0"))
[2m2024-01-03T17:02:40.253094Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.253559Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001D2
[2m2024-01-03T17:02:40.253564Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011110111110000
[2m2024-01-03T17:02:40.253569Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: POP { reg_list: [R4, R5, R6, R7, PC] } }
[2m2024-01-03T17:02:40.253585Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R0"), operand1: Register("R0"), operand2: Register("R4") }, SetNFlag(Register("R0")), SetZFlag(Register("R0"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.253590Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("Address"), source: Register("SP") }, Move { destination: Register("R4"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R5"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R6"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R7"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("PC"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Add { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(20)) }], max_cycle: Value(8) }
[2m2024-01-03T17:02:40.253601Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("Address"), source: Register("SP") }
[2m2024-01-03T17:02:40.253605Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.253609Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101ffdc)
[2m2024-01-03T17:02:40.253664Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101ffdc) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((declare-fun BTOR_2@R1 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.253689Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((declare-fun BTOR_2@R1 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.253708Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.253714Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R5"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.253719Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101ffe0)
[2m2024-01-03T17:02:40.253762Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101ffe0) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((declare-fun BTOR_2@R0 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.253782Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((declare-fun BTOR_2@R0 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.253884Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.253890Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R6"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.253895Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101ffe4)
[2m2024-01-03T17:02:40.253944Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101ffe4) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((declare-fun BTOR_2@R6 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.253965Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R6 to BoolectorExpr((declare-fun BTOR_2@R6 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.253984Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.253990Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R7"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.253994Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101ffe8)
[2m2024-01-03T17:02:40.254034Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101ffe8) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr(#x2101fff8)
[2m2024-01-03T17:02:40.254054Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R7 to BoolectorExpr(#x2101fff8)
[2m2024-01-03T17:02:40.254074Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.254079Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("PC"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.254083Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101ffec)
[2m2024-01-03T17:02:40.254122Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101ffec) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr(#x210000c1)
[2m2024-01-03T17:02:40.254143Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register PC to BoolectorExpr(#x210000c1)
[2m2024-01-03T17:02:40.254162Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.254168Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(20)) }
[2m2024-01-03T17:02:40.254173Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register SP to BoolectorExpr(#x2101fff0)
[2m2024-01-03T17:02:40.254193Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000C0
[2m2024-01-03T17:02:40.254198Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100011000000100
[2m2024-01-03T17:02:40.254201Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVReg { m: R0, d: R4, set_flags: false } }
[2m2024-01-03T17:02:40.254207Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 8, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("Address"), source: Register("SP") }, Move { destination: Register("R4"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R5"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R6"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R7"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("PC"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Add { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(20)) }], max_cycle: Value(8) })
[2m2024-01-03T17:02:40.254218Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R4"), source: Register("R0") }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.254224Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: Register("R0") }
[2m2024-01-03T17:02:40.254229Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.254700Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000C2
[2m2024-01-03T17:02:40.254705Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011111000000001
[2m2024-01-03T17:02:40.254708Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: BKPT { imm: 1 } }
[2m2024-01-03T17:02:40.254712Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Register("R4"), source: Register("R0") }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.254717Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [], max_cycle: Value(0) }
[2m2024-01-03T17:02:40.254729Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000C4
[2m2024-01-03T17:02:40.254734Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b11110000000000011111110100001100
[2m2024-01-03T17:02:40.254737Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit32, operation: BL { imm: 6680 } }
[2m2024-01-03T17:02:40.254741Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 0, for Some(Instruction { instruction_size: 16, operations: [], max_cycle: Value(0) })
[2m2024-01-03T17:02:40.254745Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 32, operations: [Move { destination: Local("PC"), source: Register("PC") }, Move { destination: Register("LR"), source: Local("PC") }, Add { destination: Local("newPC"), operand1: Local("PC"), operand2: Immidiate(Word32(6680)) }, Move { destination: Register("PC"), source: Local("newPC") }], max_cycle: Value(3) }
[2m2024-01-03T17:02:40.254752Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("PC"), source: Register("PC") }
[2m2024-01-03T17:02:40.254756Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("LR"), source: Local("PC") }
[2m2024-01-03T17:02:40.254764Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register LR to BoolectorExpr(#x210000c9)
[2m2024-01-03T17:02:40.254793Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("newPC"), operand1: Local("PC"), operand2: Immidiate(Word32(6680)) }
[2m2024-01-03T17:02:40.254799Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("PC"), source: Local("newPC") }
[2m2024-01-03T17:02:40.254803Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register PC to BoolectorExpr(#x21001ae1)
[2m2024-01-03T17:02:40.254824Z[0m [35mTRACE[0m [2msymex::run_elf[0m[2m:[0m Stopped counting cycles (cycle count: 279)
[2m2024-01-03T17:02:40.254829Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000C8
[2m2024-01-03T17:02:40.254833Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100011000100000
[2m2024-01-03T17:02:40.254837Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVReg { m: R4, d: R0, set_flags: false } }
[2m2024-01-03T17:02:40.254842Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R0"), source: Register("R4") }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.254847Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R0"), source: Register("R4") }
[2m2024-01-03T17:02:40.254852Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R0 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.255328Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000CA
[2m2024-01-03T17:02:40.255333Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011110110110000
[2m2024-01-03T17:02:40.255336Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: POP { reg_list: [R4, R5, R7, PC] } }
[2m2024-01-03T17:02:40.255353Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("Address"), source: Register("SP") }, Move { destination: Register("R4"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R5"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R7"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("PC"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Add { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(16)) }], max_cycle: Value(7) }
[2m2024-01-03T17:02:40.255363Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("Address"), source: Register("SP") }
[2m2024-01-03T17:02:40.255368Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.255372Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101fff0)
[2m2024-01-03T17:02:40.255429Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101fff0) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((declare-fun BTOR_2@R4 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.255451Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((declare-fun BTOR_2@R4 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.255470Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.255476Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R5"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.255480Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101fff4)
[2m2024-01-03T17:02:40.255539Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101fff4) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((declare-fun BTOR_2@R5 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.255565Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((declare-fun BTOR_2@R5 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.255588Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.255595Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R7"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.255601Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101fff8)
[2m2024-01-03T17:02:40.255659Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101fff8) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((declare-fun BTOR_2@R7 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.255684Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R7 to BoolectorExpr((declare-fun BTOR_2@R7 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.255707Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.255714Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("PC"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.255720Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101fffc)
[2m2024-01-03T17:02:40.255775Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101fffc) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr(#xfffffffe)
[2m2024-01-03T17:02:40.255801Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register PC to BoolectorExpr(#xfffffffe)
[2m2024-01-03T17:02:40.255823Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.255829Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.255858Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register SP to BoolectorExpr(#x21020000)
[2m2024-01-03T17:02:40.255884Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m Symbolic execution ended succesfully
[2m2024-01-03T17:02:40.255888Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R5: BoolectorExpr((declare-fun BTOR_2@R5 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.255907Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R0: BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.256435Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R6: BoolectorExpr((declare-fun BTOR_2@R6 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.256478Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m PC: BoolectorExpr(#xfffffffe)
[2m2024-01-03T17:02:40.256498Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R4: BoolectorExpr((declare-fun BTOR_2@R4 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.256515Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m LR: BoolectorExpr(#x210000c9)
[2m2024-01-03T17:02:40.256533Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m SP: BoolectorExpr(#x21020000)
[2m2024-01-03T17:02:40.256552Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R3: BoolectorExpr((bvadd #x00000010 BTOR_2@R1))
[2m2024-01-03T17:02:40.256572Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R7: BoolectorExpr((declare-fun BTOR_2@R7 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.256590Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R2: BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.257162Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R1: BoolectorExpr((bvadd #x00000010 BTOR_2@R1))
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ PATH 1 ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
Success: returned void

Symbolic:
    R4: 0x00000000 (32-bits)
    R5: 0x00000000 (32-bits)
    R7: 0x00000000 (32-bits)
    R1: 0x00000000 (32-bits)
    R0: 0x00000400 (32-bits)
    R6: 0x00000000 (32-bits)

End state:
    R5: 0x00000000 (32-bits)
    R0: 0xffffac56 (32-bits)
    R6: 0x00000000 (32-bits)
    PC: 0xfffffffe (32-bits)
    R4: 0x00000000 (32-bits)
    LR: 0x210000c9 (32-bits)
    SP: 0x21020000 (32-bits)
    R3: 0x00000010 (32-bits)
    R7: 0x00000000 (32-bits)
    R2: 0x00000052 (32-bits)
    R1: 0x00000010 (32-bits)
Instructions executed: 253
Max number of cycles: 279

[2m2024-01-03T17:02:40.321044Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000D4
[2m2024-01-03T17:02:40.321056Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100110000111111
[2m2024-01-03T17:02:40.321061Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRLiteral { t: R4, imm: 252 } }
[2m2024-01-03T17:02:40.321070Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R0"), operand2: Immidiate(Word32(0)) }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R0"), operand2: Immidiate(Word32(0)), sub: true, carry: false }, SetVFlag { operand1: Register("R0"), operand2: Immidiate(Word32(0)), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.321082Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("PC"), operand2: Immidiate(Word32(2)) }, And { destination: Local("addr"), operand1: Local("addr"), operand2: Immidiate(Word32(4294967292)) }, Add { destination: Local("addr"), operand1: Local("addr"), operand2: Immidiate(Word32(252)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 32) }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.321107Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("PC"), operand2: Immidiate(Word32(2)) }
[2m2024-01-03T17:02:40.321115Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: And { destination: Local("addr"), operand1: Local("addr"), operand2: Immidiate(Word32(4294967292)) }
[2m2024-01-03T17:02:40.321124Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Local("addr"), operand2: Immidiate(Word32(252)) }
[2m2024-01-03T17:02:40.321131Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 32) }
[2m2024-01-03T17:02:40.321136Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x210001d4)
[2m2024-01-03T17:02:40.321293Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(#x00006363)
[2m2024-01-03T17:02:40.321326Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000D6
[2m2024-01-03T17:02:40.321331Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0010101000000000
[2m2024-01-03T17:02:40.321337Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPImm { n: R2, imm: 0 } }
[2m2024-01-03T17:02:40.321343Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("PC"), operand2: Immidiate(Word32(2)) }, And { destination: Local("addr"), operand1: Local("addr"), operand2: Immidiate(Word32(4294967292)) }, Add { destination: Local("addr"), operand1: Local("addr"), operand2: Immidiate(Word32(252)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 32) }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.321352Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R2"), operand2: Immidiate(Word32(0)) }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R2"), operand2: Immidiate(Word32(0)), sub: true, carry: false }, SetVFlag { operand1: Register("R2"), operand2: Immidiate(Word32(0)), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.321361Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R2"), operand2: Immidiate(Word32(0)) }
[2m2024-01-03T17:02:40.321369Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.321377Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.321410Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.321417Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.321443Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R2"), operand2: Immidiate(Word32(0)), sub: true, carry: false }
[2m2024-01-03T17:02:40.321460Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.321486Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R2"), operand2: Immidiate(Word32(0)), sub: true, carry: false }
[2m2024-01-03T17:02:40.321505Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.321531Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000D8
[2m2024-01-03T17:02:40.321536Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000100000100
[2m2024-01-03T17:02:40.321541Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: NE, imm: 8 } }
[2m2024-01-03T17:02:40.321548Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R2"), operand2: Immidiate(Word32(0)) }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R2"), operand2: Immidiate(Word32(0)), sub: true, carry: false }, SetVFlag { operand1: Register("R2"), operand2: Immidiate(Word32(0)), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.321555Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(10)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.321564Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(10)) }
[2m2024-01-03T17:02:40.321570Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: NE }
[2m2024-01-03T17:02:40.321577Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(true)
[2m2024-01-03T17:02:40.321602Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000E4
[2m2024-01-03T17:02:40.321608Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0010001100000011
[2m2024-01-03T17:02:40.321612Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVImm { d: R3, imm: 3 } }
[2m2024-01-03T17:02:40.321619Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(10)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.321625Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R3"), source: Immidiate(Word32(3)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.321633Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R3"), source: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.321639Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr(#x00000003)
[2m2024-01-03T17:02:40.321662Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.321669Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.321691Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.321701Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.321724Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000E6
[2m2024-01-03T17:02:40.321730Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000000010011
[2m2024-01-03T17:02:40.321734Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ANDReg { m: R2, dn: R3 } }
[2m2024-01-03T17:02:40.321741Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Register("R3"), source: Immidiate(Word32(3)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.321746Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [And { destination: Register("R3"), operand1: Register("R3"), operand2: Register("R2") }, SetNFlag(Register("R3")), SetZFlag(Register("R3"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.321754Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: And { destination: Register("R3"), operand1: Register("R3"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.321760Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr(#x00000000)
[2m2024-01-03T17:02:40.321786Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.321793Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.321815Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.321821Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.321844Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000E8
[2m2024-01-03T17:02:40.321849Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000000010010
[2m2024-01-03T17:02:40.321854Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: EQ, imm: 36 } }
[2m2024-01-03T17:02:40.321859Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [And { destination: Register("R3"), operand1: Register("R3"), operand2: Register("R2") }, SetNFlag(Register("R3")), SetZFlag(Register("R3"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.321865Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(38)) }, ConditionalJump { destination: Local("new_pc"), condition: EQ }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.321872Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(38)) }
[2m2024-01-03T17:02:40.321879Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: EQ }
[2m2024-01-03T17:02:40.321883Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(true)
[2m2024-01-03T17:02:40.321908Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000110
[2m2024-01-03T17:02:40.321913Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100011000001011
[2m2024-01-03T17:02:40.321922Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVReg { m: R1, d: R3, set_flags: false } }
[2m2024-01-03T17:02:40.321927Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(38)) }, ConditionalJump { destination: Local("new_pc"), condition: EQ }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.321933Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R3"), source: Register("R1") }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.321940Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R3"), source: Register("R1") }
[2m2024-01-03T17:02:40.321945Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr((declare-fun BTOR_2@R1 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.321970Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000112
[2m2024-01-03T17:02:40.321975Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0010101000000100
[2m2024-01-03T17:02:40.321980Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPImm { n: R2, imm: 4 } }
[2m2024-01-03T17:02:40.321985Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Register("R3"), source: Register("R1") }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.321991Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R2"), operand2: Immidiate(Word32(4)) }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R2"), operand2: Immidiate(Word32(4)), sub: true, carry: false }, SetVFlag { operand1: Register("R2"), operand2: Immidiate(Word32(4)), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.321999Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R2"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.322006Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.322012Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.322035Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.322042Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.322064Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R2"), operand2: Immidiate(Word32(4)), sub: true, carry: false }
[2m2024-01-03T17:02:40.322079Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.322102Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R2"), operand2: Immidiate(Word32(4)), sub: true, carry: false }
[2m2024-01-03T17:02:40.322116Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.322141Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000114
[2m2024-01-03T17:02:40.322150Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101001000100011
[2m2024-01-03T17:02:40.322154Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: CS, imm: 70 } }
[2m2024-01-03T17:02:40.322158Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R2"), operand2: Immidiate(Word32(4)) }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R2"), operand2: Immidiate(Word32(4)), sub: true, carry: false }, SetVFlag { operand1: Register("R2"), operand2: Immidiate(Word32(4)), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.322165Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(72)) }, ConditionalJump { destination: Local("new_pc"), condition: CS }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.322172Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(72)) }
[2m2024-01-03T17:02:40.322178Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: CS }
[2m2024-01-03T17:02:40.322184Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(true)
[2m2024-01-03T17:02:40.322210Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100015E
[2m2024-01-03T17:02:40.322215Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100010001001
[2m2024-01-03T17:02:40.322219Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R2, n: R1, d: R1 } }
[2m2024-01-03T17:02:40.322225Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(72)) }, ConditionalJump { destination: Local("new_pc"), condition: CS }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.322231Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R2") }, Move { destination: Local("n"), source: Register("R1") }, Add { destination: Register("R1"), operand1: Register("R1"), operand2: Register("R2") }, SetNFlag(Register("R1")), SetZFlag(Register("R1")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.322241Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R2") }
[2m2024-01-03T17:02:40.322246Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R1") }
[2m2024-01-03T17:02:40.322250Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R1"), operand1: Register("R1"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.322258Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R1 to BoolectorExpr((bvadd #x00000010 BTOR_2@R1))
[2m2024-01-03T17:02:40.322303Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R1"))
[2m2024-01-03T17:02:40.322309Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd #x00000010 BTOR_2@R1)))
[2m2024-01-03T17:02:40.322335Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R1"))
[2m2024-01-03T17:02:40.322343Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((= BTOR_2@R1 #xfffffff0))
[2m2024-01-03T17:02:40.322367Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.322374Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(((_ extract 32 32) (bvadd (concat #b0 BTOR_2@R1) #b000000000000000000000000000010000)))
[2m2024-01-03T17:02:40.322401Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.322410Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((bvand ((_ extract 31 31) (bvadd #x00000010 BTOR_2@R1)) (bvnot ((_ extract 31 31) BTOR_2@R1))))
[2m2024-01-03T17:02:40.322437Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000160
[2m2024-01-03T17:02:40.322440Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100000011010
[2m2024-01-03T17:02:40.322444Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 0, n: R3, t: R2 } }
[2m2024-01-03T17:02:40.322449Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R2") }, Move { destination: Local("n"), source: Register("R1") }, Add { destination: Register("R1"), operand1: Register("R1"), operand2: Register("R2") }, SetNFlag(Register("R1")), SetZFlag(Register("R1")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.322455Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.322462Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }
[2m2024-01-03T17:02:40.322467Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.322471Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((declare-fun BTOR_2@R1 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.322515Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((declare-fun BTOR_2@R1 () (_ BitVec 32))
) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))
[2m2024-01-03T17:02:40.322690Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1))
[2m2024-01-03T17:02:40.322827Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.322835Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))
[2m2024-01-03T17:02:40.322973Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000162
[2m2024-01-03T17:02:40.322978Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.322983Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.322988Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.322996Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.323004Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.323013Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363)))))
[2m2024-01-03T17:02:40.323158Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.323169Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) ((_ extract 31 31) (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))))
[2m2024-01-03T17:02:40.323316Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.323325Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (= #x00000000 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))))
[2m2024-01-03T17:02:40.323469Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000164
[2m2024-01-03T17:02:40.323474Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100010101
[2m2024-01-03T17:02:40.323479Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.323485Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.323494Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.323504Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.323513Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (concat ((_ extract 27 0) (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363)))) #x0)))
[2m2024-01-03T17:02:40.323655Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.323665Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) ((_ extract 27 27) (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))))
[2m2024-01-03T17:02:40.323815Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.323836Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (= #x0000000 ((_ extract 27 0) (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363)))))))
[2m2024-01-03T17:02:40.323969Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000166
[2m2024-01-03T17:02:40.323975Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010101
[2m2024-01-03T17:02:40.323978Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R5 } }
[2m2024-01-03T17:02:40.323983Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.323987Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.323995Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.324001Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))))
[2m2024-01-03T17:02:40.324115Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.324123Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) ((_ extract 31 31) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3))))))))
[2m2024-01-03T17:02:40.324230Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.324238Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (= $e2 (concat ((_ extract 27 0) $e2) #x0)))))
[2m2024-01-03T17:02:40.324346Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000168
[2m2024-01-03T17:02:40.324350Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011101010
[2m2024-01-03T17:02:40.324354Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R5, d: R2 } }
[2m2024-01-03T17:02:40.324358Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.324363Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.324370Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }
[2m2024-01-03T17:02:40.324376Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (concat #x000000 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))))))
[2m2024-01-03T17:02:40.324486Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016A
[2m2024-01-03T17:02:40.324490Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010101
[2m2024-01-03T17:02:40.324494Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.324498Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.324504Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.324511Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.324518Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (concat (concat #x0000 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3))))) #x00)))))
[2m2024-01-03T17:02:40.324628Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.324635Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.324658Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.324670Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (= #x00 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))))))
[2m2024-01-03T17:02:40.324781Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016C
[2m2024-01-03T17:02:40.324786Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000100100
[2m2024-01-03T17:02:40.324789Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.324793Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.324798Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.324805Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.324811Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(#x63630000)
[2m2024-01-03T17:02:40.324836Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.324843Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.324865Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.324870Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.324891Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016E
[2m2024-01-03T17:02:40.324895Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000100100
[2m2024-01-03T17:02:40.324899Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.324906Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.324911Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.324918Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.324923Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(#x00000063)
[2m2024-01-03T17:02:40.324946Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.324952Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.324974Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.324979Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.325000Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000170
[2m2024-01-03T17:02:40.325004Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100100101100
[2m2024-01-03T17:02:40.325007Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R4, n: R5, d: R4 } }
[2m2024-01-03T17:02:40.325012Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.325017Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.325025Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R4") }
[2m2024-01-03T17:02:40.325030Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R5") }
[2m2024-01-03T17:02:40.325033Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.325039Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (bvadd (concat (concat #x0000 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3))))) #x00) #x00000063)))))
[2m2024-01-03T17:02:40.325155Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.325162Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) ((_ extract 31 31) (bvadd (concat (concat #x0000 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3))))) #x00) #x00000063))))))
[2m2024-01-03T17:02:40.325276Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.325290Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.325313Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.325324Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) ((_ extract 32 32) (bvadd (concat (concat #b00000000000000000 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3))))) #x00) #b000000000000000000000000001100011))))))
[2m2024-01-03T17:02:40.325436Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.325445Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) ((_ extract 31 31) (bvadd (concat (concat #x0000 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3))))) #x00) #x00000063))))))
[2m2024-01-03T17:02:40.325554Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000172
[2m2024-01-03T17:02:40.325563Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.325567Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.325571Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.325578Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.325585Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.325592Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (concat (concat #b000000000000000000000 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3))))) #b000)))))
[2m2024-01-03T17:02:40.325739Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.325748Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.325775Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.325787Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (= #x00 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))))))
[2m2024-01-03T17:02:40.325934Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000174
[2m2024-01-03T17:02:40.325940Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.325945Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.325951Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.325957Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.325966Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.325975Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x00000063))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6))))))))))
[2m2024-01-03T17:02:40.326138Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.326148Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x00000063))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) ((_ extract 31 31) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6)))))))))))
[2m2024-01-03T17:02:40.326306Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.326317Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))) (= (bvadd (concat (concat #x0000 $e4) #x00) #x00000063) (concat (concat #b000000000000000000000 $e4) #b000)))))))
[2m2024-01-03T17:02:40.326477Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000176
[2m2024-01-03T17:02:40.326482Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.326487Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.326492Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.326498Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.326506Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.326514Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (concat #x0 ((_ extract 31 4) (concat #x000000 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))))))))
[2m2024-01-03T17:02:40.326669Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.326678Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.326705Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.326716Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (= #x0000000 ((_ extract 31 4) (concat #x000000 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))))))))
[2m2024-01-03T17:02:40.326867Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000178
[2m2024-01-03T17:02:40.326874Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.326878Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.326883Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.326889Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.326900Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.326909Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.327072Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.327082Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.327267Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.327279Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.327495Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017A
[2m2024-01-03T17:02:40.327501Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100001011100
[2m2024-01-03T17:02:40.327505Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 1, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.327512Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.327518Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.327527Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }
[2m2024-01-03T17:02:40.327535Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.327540Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd #x00000001 BTOR_2@R1))
[2m2024-01-03T17:02:40.327613Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd #x00000001 BTOR_2@R1)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000001 BTOR_2@R1)))
[2m2024-01-03T17:02:40.327752Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000001 BTOR_2@R1)))
[2m2024-01-03T17:02:40.327881Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.327889Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000001 BTOR_2@R1))))
[2m2024-01-03T17:02:40.328026Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017C
[2m2024-01-03T17:02:40.328035Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.328039Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.328045Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.328052Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.328061Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.328069Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.328233Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.328244Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.328420Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.328431Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.328606Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017E
[2m2024-01-03T17:02:40.328611Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.328617Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.328622Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.328629Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.328638Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.328646Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.328822Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.328831Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.329005Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.329020Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.329194Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000180
[2m2024-01-03T17:02:40.329200Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.329204Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.329210Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.329217Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.329225Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.329233Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.329410Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.329419Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.329596Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.329607Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.329790Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000182
[2m2024-01-03T17:02:40.329796Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.329800Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.329806Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.329812Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.329821Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.329829Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.330014Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000184
[2m2024-01-03T17:02:40.330020Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.330025Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.330035Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.330041Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.330050Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.330059Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.330251Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.330260Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.330298Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.330311Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.330512Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000186
[2m2024-01-03T17:02:40.330518Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.330523Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.330529Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.330535Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.330543Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.330551Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x00000063))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) (concat ((_ extract 15 0) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6)))) #x0000))))))))
[2m2024-01-03T17:02:40.330729Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.330739Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x00000063))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) ((_ extract 15 15) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6)))))))))))
[2m2024-01-03T17:02:40.330903Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.330914Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x00000063))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) (= #x0000 ((_ extract 15 0) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6))))))))))))
[2m2024-01-03T17:02:40.331085Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000188
[2m2024-01-03T17:02:40.331091Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.331096Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.331101Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.331107Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.331116Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.331125Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x00000063))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) (concat #x000000 ((_ extract 15 8) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6))))))))))))
[2m2024-01-03T17:02:40.331293Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.331302Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.331330Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.331340Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((let (($e1 (concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) BTOR_2@R1)))) (let (($e2 (bvand (bvnot (bvand (bvnot $e1) #xffff9c9c)) (bvnot (bvand $e1 #x00006363))))) (let (($e3 (concat ((_ extract 27 0) $e2) #x0))) (let (($e4 ((_ extract 7 0) (bvand (bvnot (bvand (bvnot $e2) (bvnot $e3))) (bvnot (bvand $e2 $e3)))))) (let (($e5 (bvadd (concat (concat #x0000 $e4) #x00) #x00000063))) (let (($e6 (concat (concat #b000000000000000000000 $e4) #b000))) (= #x00 ((_ extract 15 8) (bvand (bvnot (bvand (bvnot $e5) (bvnot $e6))) (bvnot (bvand $e5 $e6))))))))))))
[2m2024-01-03T17:02:40.331507Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018A
[2m2024-01-03T17:02:40.331512Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.331517Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.331523Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.331534Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.331544Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.331550Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.331556Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.331562Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.331752Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.331762Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.331955Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.331963Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.332157Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.332170Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.332363Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.332375Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.332565Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018C
[2m2024-01-03T17:02:40.332570Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.332575Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.332581Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.332588Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.332601Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.332611Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.332798Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.332807Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.332845Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.332858Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.333046Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018E
[2m2024-01-03T17:02:40.333051Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.333057Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.333061Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.333068Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.333077Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.333086Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.333290Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.333300Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.333499Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.333510Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.333707Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000190
[2m2024-01-03T17:02:40.333713Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.333717Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.333723Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.333734Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.333743Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.333751Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.333962Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.333971Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.334009Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.334020Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.334207Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000192
[2m2024-01-03T17:02:40.334213Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.334218Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.334224Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.334230Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.334239Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.334248Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.334460Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.334470Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.334682Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.334694Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.334901Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000194
[2m2024-01-03T17:02:40.334907Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100010011100
[2m2024-01-03T17:02:40.334911Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 2, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.334918Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.334928Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.334938Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }
[2m2024-01-03T17:02:40.334946Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.334951Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd #x00000002 BTOR_2@R1))
[2m2024-01-03T17:02:40.335024Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd #x00000002 BTOR_2@R1)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000002 BTOR_2@R1)))
[2m2024-01-03T17:02:40.335165Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000002 BTOR_2@R1)))
[2m2024-01-03T17:02:40.335302Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.335311Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000002 BTOR_2@R1))))
[2m2024-01-03T17:02:40.335446Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000196
[2m2024-01-03T17:02:40.335452Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.335457Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.335463Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.335470Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.335478Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.335486Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.335707Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.335721Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.335951Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.335963Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.336188Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000198
[2m2024-01-03T17:02:40.336194Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.336199Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.336206Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.336212Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.336221Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.336229Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.336458Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.336469Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.336730Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.336743Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.336999Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019A
[2m2024-01-03T17:02:40.337006Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.337010Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.337017Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.337022Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.337032Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.337040Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.337296Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.337306Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.337543Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.337553Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.337719Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019C
[2m2024-01-03T17:02:40.337723Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.337727Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.337732Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.337737Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.337743Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.337749Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.337917Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019E
[2m2024-01-03T17:02:40.337920Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.337925Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.337931Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.337937Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.337946Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.337955Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.338123Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.338130Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.338161Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.338174Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.338348Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A0
[2m2024-01-03T17:02:40.338352Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.338356Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.338361Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.338366Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.338373Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.338380Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.338522Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.338530Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.338673Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.338684Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.338833Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A2
[2m2024-01-03T17:02:40.338838Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.338841Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.338846Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.338851Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.338858Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.338865Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.339016Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.339024Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.339059Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.339068Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.339203Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A4
[2m2024-01-03T17:02:40.339207Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.339211Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.339224Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.339229Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.339237Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.339242Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.339245Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.339251Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.339434Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.339442Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.339605Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.339612Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.339785Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.339797Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.339970Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.339979Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.340164Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A6
[2m2024-01-03T17:02:40.340169Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.340176Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.340181Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.340187Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.340194Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.340202Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.340364Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.340372Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.340402Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.340411Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.340634Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A8
[2m2024-01-03T17:02:40.340639Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.340643Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.340647Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.340652Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.340660Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.340667Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.340840Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.340848Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.341016Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.341027Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.341195Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AA
[2m2024-01-03T17:02:40.341199Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.341203Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.341207Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.341212Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.341219Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.341226Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.341387Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.341394Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.341425Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.341433Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.341611Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AC
[2m2024-01-03T17:02:40.341615Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.341619Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.341624Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.341629Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.341636Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.341642Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.341817Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.341824Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.342014Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.342024Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.342198Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AE
[2m2024-01-03T17:02:40.342203Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100011011100
[2m2024-01-03T17:02:40.342207Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 3, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.342211Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.342215Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.342223Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.342228Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.342233Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd #x00000003 BTOR_2@R1))
[2m2024-01-03T17:02:40.342289Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd #x00000003 BTOR_2@R1)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000003 BTOR_2@R1)))
[2m2024-01-03T17:02:40.342387Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000003 BTOR_2@R1)))
[2m2024-01-03T17:02:40.342484Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.342493Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000003 BTOR_2@R1))))
[2m2024-01-03T17:02:40.342607Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B0
[2m2024-01-03T17:02:40.342611Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.342615Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.342619Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.342628Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.342635Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.342641Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.342818Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.342826Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.343005Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.343014Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.343216Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B2
[2m2024-01-03T17:02:40.343221Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.343225Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.343230Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.343235Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.343242Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.343249Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.343428Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.343436Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.343613Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.343622Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.343819Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B4
[2m2024-01-03T17:02:40.343824Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.343828Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.343836Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.343841Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.343848Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.343855Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.344051Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.344061Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.344249Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.344259Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.344444Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B6
[2m2024-01-03T17:02:40.344449Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.344453Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.344458Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.344463Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.344469Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.344476Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.344672Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B8
[2m2024-01-03T17:02:40.344676Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.344680Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.344684Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.344688Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.344699Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.344706Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.344891Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.344898Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.344930Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.344941Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.345151Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BA
[2m2024-01-03T17:02:40.345158Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.345163Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.345169Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.345176Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.345185Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.345195Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.345393Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.345402Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.345581Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.345591Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.345765Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BC
[2m2024-01-03T17:02:40.345769Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.345773Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.345778Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.345786Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.345793Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.345800Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.345969Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.345975Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.346006Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.346015Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.346222Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BE
[2m2024-01-03T17:02:40.346227Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.346230Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.346244Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.346250Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.346258Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.346263Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.346267Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.346272Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.346459Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.346466Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.346660Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.346667Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.346860Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.346871Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.347061Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.347071Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.347274Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C0
[2m2024-01-03T17:02:40.347278Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.347282Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.347287Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.347293Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.347300Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.347307Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.347491Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.347497Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.347526Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.347537Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.347718Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C2
[2m2024-01-03T17:02:40.347722Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.347726Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.347730Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.347735Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.347745Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.347752Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.347947Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.347954Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.348145Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.348154Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.348342Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C4
[2m2024-01-03T17:02:40.348347Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010100
[2m2024-01-03T17:02:40.348350Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.348355Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.348359Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.348366Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.348372Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.348553Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.348560Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.348589Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.348601Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.348779Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C6
[2m2024-01-03T17:02:40.348784Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101100
[2m2024-01-03T17:02:40.348788Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R4 } }
[2m2024-01-03T17:02:40.348792Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.348800Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.348808Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.348814Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.349013Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.349021Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.349216Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.349225Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.349422Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C8
[2m2024-01-03T17:02:40.349426Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001110100011011
[2m2024-01-03T17:02:40.349430Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDImm { imm: 4, n: R3, d: R3 } }
[2m2024-01-03T17:02:40.349435Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.349440Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.349448Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("op"), source: Register("R3") }
[2m2024-01-03T17:02:40.349453Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.349458Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr((bvadd #x00000004 BTOR_2@R1))
[2m2024-01-03T17:02:40.349493Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.349498Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd #x00000004 BTOR_2@R1)))
[2m2024-01-03T17:02:40.349522Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.349528Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((= #xfffffffc BTOR_2@R1))
[2m2024-01-03T17:02:40.349550Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.349561Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(((_ extract 32 32) (bvadd (concat #b0 BTOR_2@R1) #b000000000000000000000000000000100)))
[2m2024-01-03T17:02:40.349586Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.349595Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((bvand (bvnot ((_ extract 31 31) BTOR_2@R1)) ((_ extract 31 31) (bvadd #x00000004 BTOR_2@R1))))
[2m2024-01-03T17:02:40.349620Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CA
[2m2024-01-03T17:02:40.349624Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100001010001011
[2m2024-01-03T17:02:40.349628Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPReg { m: R1, n: R3 } }
[2m2024-01-03T17:02:40.349633Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.349639Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.349644Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }
[2m2024-01-03T17:02:40.349651Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.349657Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd (bvadd #x00000004 BTOR_2@R1) (bvadd #x00000001 (bvnot (bvadd #x00000010 BTOR_2@R1))))))
[2m2024-01-03T17:02:40.349685Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.349691Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.349712Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.349729Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr((let (($e1 (bvadd #x00000010 BTOR_2@R1))) (bvnot (bvand (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvnot $e1)) #b000000000000000000000000000000001))) (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvadd #x00000004 BTOR_2@R1)) (concat #b0 (bvadd #x00000001 (bvnot $e1))))))))))
[2m2024-01-03T17:02:40.349763Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.349774Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((let (($e1 (bvadd #x00000004 BTOR_2@R1))) (let (($e2 ((_ extract 31 31) $e1))) (let (($e3 (bvadd #x00000001 (bvnot (bvadd #x00000010 BTOR_2@R1))))) (let (($e4 ((_ extract 31 31) (bvadd $e1 $e3)))) (let (($e5 ((_ extract 31 31) $e3))) (bvnot (bvand (bvnot (bvand (bvnot $e4) (bvand $e2 $e5))) (bvnot (bvand $e4 (bvand (bvnot $e2) (bvnot $e5))))))))))))
[2m2024-01-03T17:02:40.349815Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CC
[2m2024-01-03T17:02:40.349819Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000111001000
[2m2024-01-03T17:02:40.349823Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: NE, imm: 4294967184 } }
[2m2024-01-03T17:02:40.349828Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.349834Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.349841Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }
[2m2024-01-03T17:02:40.349845Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: NE }
[2m2024-01-03T17:02:40.349850Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(true)
[2m2024-01-03T17:02:40.349874Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000160
[2m2024-01-03T17:02:40.349878Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100000011010
[2m2024-01-03T17:02:40.349881Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 0, n: R3, t: R2 } }
[2m2024-01-03T17:02:40.349886Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.349891Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.349897Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }
[2m2024-01-03T17:02:40.349902Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.349906Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd #x00000004 BTOR_2@R1))
[2m2024-01-03T17:02:40.349956Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd #x00000004 BTOR_2@R1)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000004 BTOR_2@R1)))
[2m2024-01-03T17:02:40.350068Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000004 BTOR_2@R1)))
[2m2024-01-03T17:02:40.350206Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.350214Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000004 BTOR_2@R1))))
[2m2024-01-03T17:02:40.350354Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000162
[2m2024-01-03T17:02:40.350360Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.350364Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.350370Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.350378Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.350387Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.350395Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.350728Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.350738Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.351056Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.351068Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.351310Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000164
[2m2024-01-03T17:02:40.351315Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100010101
[2m2024-01-03T17:02:40.351318Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.351323Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.351332Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.351340Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.351346Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.351555Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.351563Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.351766Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.351775Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.352014Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000166
[2m2024-01-03T17:02:40.352018Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010101
[2m2024-01-03T17:02:40.352022Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R5 } }
[2m2024-01-03T17:02:40.352027Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.352032Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.352039Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.352045Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.352254Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.352261Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.352468Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.352477Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.352707Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000168
[2m2024-01-03T17:02:40.352712Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011101010
[2m2024-01-03T17:02:40.352715Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R5, d: R2 } }
[2m2024-01-03T17:02:40.352724Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.352728Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.352736Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }
[2m2024-01-03T17:02:40.352742Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.352969Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016A
[2m2024-01-03T17:02:40.352974Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010101
[2m2024-01-03T17:02:40.352977Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.352982Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.352987Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.352993Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.353001Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.353214Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.353221Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.353251Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.353264Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.353489Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016C
[2m2024-01-03T17:02:40.353493Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000100100
[2m2024-01-03T17:02:40.353497Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.353502Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.353507Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.353518Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.353524Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.353738Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.353747Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.354090Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.354100Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.354318Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016E
[2m2024-01-03T17:02:40.354324Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000100100
[2m2024-01-03T17:02:40.354329Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.354335Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.354340Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.354347Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.354353Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.354558Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.354565Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.354596Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.354604Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.354816Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000170
[2m2024-01-03T17:02:40.354821Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100100101100
[2m2024-01-03T17:02:40.354825Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R4, n: R5, d: R4 } }
[2m2024-01-03T17:02:40.354840Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.354849Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.354857Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R4") }
[2m2024-01-03T17:02:40.354862Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R5") }
[2m2024-01-03T17:02:40.354865Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.354871Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.355078Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.355086Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.355315Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.355323Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.355573Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.355585Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.355823Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.355833Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.356045Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000172
[2m2024-01-03T17:02:40.356051Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.356056Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.356062Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.356070Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.356083Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.356093Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.356310Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.356318Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.356347Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.356358Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.356588Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000174
[2m2024-01-03T17:02:40.356593Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.356597Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.356601Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.356606Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.356614Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.356620Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.356841Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.356849Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.357078Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.357087Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.357338Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000176
[2m2024-01-03T17:02:40.357343Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.357347Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.357352Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.357357Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.357368Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.357375Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.357614Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.357622Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.357655Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.357668Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.357879Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000178
[2m2024-01-03T17:02:40.357884Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.357887Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.357891Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.357896Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.357903Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.357910Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.358163Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.358174Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.358489Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.358500Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.358821Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017A
[2m2024-01-03T17:02:40.358825Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100001011100
[2m2024-01-03T17:02:40.358829Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 1, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.358834Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.358842Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.358850Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }
[2m2024-01-03T17:02:40.358856Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.358861Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x00000005))
[2m2024-01-03T17:02:40.358922Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x00000005)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000005)))
[2m2024-01-03T17:02:40.359022Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000005)))
[2m2024-01-03T17:02:40.359115Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.359122Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000005))))
[2m2024-01-03T17:02:40.359216Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017C
[2m2024-01-03T17:02:40.359220Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.359224Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.359229Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.359234Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.359241Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.359248Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.359471Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.359478Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.359710Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.359720Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.359950Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017E
[2m2024-01-03T17:02:40.359953Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.359957Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.359962Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.359967Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.359974Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.359979Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.360213Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.360221Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.360446Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.360455Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.360703Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000180
[2m2024-01-03T17:02:40.360708Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.360711Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.360716Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.360721Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.360728Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.360734Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.360964Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.360975Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.361207Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.361215Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.361445Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000182
[2m2024-01-03T17:02:40.361450Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.361453Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.361458Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.361463Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.361470Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.361476Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.361705Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000184
[2m2024-01-03T17:02:40.361710Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.361714Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.361718Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.361722Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.361729Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.361736Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.361963Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.361971Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.362000Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.362013Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.362237Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000186
[2m2024-01-03T17:02:40.362245Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.362248Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.362253Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.362258Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.362265Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.362272Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.362497Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.362505Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.362726Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.362734Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.362957Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000188
[2m2024-01-03T17:02:40.362962Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.362966Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.362968Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.362974Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.362980Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.362987Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.363207Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.363214Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.363252Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.363263Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.363476Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018A
[2m2024-01-03T17:02:40.363479Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.363483Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.363499Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.363504Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.363511Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.363516Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.363518Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.363524Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.363752Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.363759Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.364015Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.364022Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.364264Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.364275Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.364511Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.364520Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.364751Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018C
[2m2024-01-03T17:02:40.364755Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.364760Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.364768Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.364774Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.364781Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.364789Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.365072Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.365079Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.365112Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.365125Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.365357Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018E
[2m2024-01-03T17:02:40.365361Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.365365Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.365370Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.365375Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.365382Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.365389Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.365626Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.365634Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.365870Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.365880Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.366138Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000190
[2m2024-01-03T17:02:40.366143Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.366147Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.366152Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.366156Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.366164Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.366170Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.366427Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.366435Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.366466Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.366480Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.366731Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000192
[2m2024-01-03T17:02:40.366736Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.366740Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.366744Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.366750Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.366757Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.366763Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.367021Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.367031Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.367390Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.367405Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.367675Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000194
[2m2024-01-03T17:02:40.367680Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100010011100
[2m2024-01-03T17:02:40.367684Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 2, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.367689Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.367694Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.367701Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }
[2m2024-01-03T17:02:40.367706Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.367711Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x00000006))
[2m2024-01-03T17:02:40.367773Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x00000006)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000006)))
[2m2024-01-03T17:02:40.367873Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000006)))
[2m2024-01-03T17:02:40.367980Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.367987Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000006))))
[2m2024-01-03T17:02:40.368084Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000196
[2m2024-01-03T17:02:40.368088Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.368092Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.368097Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.368105Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.368112Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.368118Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.368382Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.368391Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.368661Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.368671Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.368955Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000198
[2m2024-01-03T17:02:40.368959Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.368963Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.368967Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.368973Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.368979Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.368987Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.369258Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.369267Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.369515Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.369527Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.369803Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019A
[2m2024-01-03T17:02:40.369808Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.369812Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.369817Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.369825Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.369832Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.369839Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.370096Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.370106Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.370369Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.370379Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.370663Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019C
[2m2024-01-03T17:02:40.370668Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.370673Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.370680Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.370686Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.370694Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.370703Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.370962Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019E
[2m2024-01-03T17:02:40.370966Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.370970Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.370975Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.370979Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.370986Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.370997Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.371262Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.371270Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.371304Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.371319Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.371583Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A0
[2m2024-01-03T17:02:40.371588Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.371593Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.371599Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.371605Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.371613Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.371621Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.371868Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.371877Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.372130Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.372139Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.372404Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A2
[2m2024-01-03T17:02:40.372409Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.372413Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.372417Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.372422Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.372433Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.372443Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.372691Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.372698Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.372734Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.372743Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.372998Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A4
[2m2024-01-03T17:02:40.373004Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.373009Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.373028Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.373033Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.373042Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.373046Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.373050Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.373055Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.373305Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.373314Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.373580Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.373588Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.373896Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.373914Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.374183Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.374192Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.374509Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A6
[2m2024-01-03T17:02:40.374514Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.374518Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.374523Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.374528Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.374536Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.374543Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.374821Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.374829Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.374863Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.374875Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.375152Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A8
[2m2024-01-03T17:02:40.375157Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.375161Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.375166Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.375171Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.375182Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.375188Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.375451Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.375459Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.375837Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.375849Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.376227Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AA
[2m2024-01-03T17:02:40.376233Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.376238Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.376244Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.376249Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.376259Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.376267Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.376636Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.376645Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.376686Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.376697Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.377065Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AC
[2m2024-01-03T17:02:40.377071Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.377076Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.377082Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.377088Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.377101Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.377109Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.377523Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.377533Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.377920Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.377931Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.378203Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AE
[2m2024-01-03T17:02:40.378208Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100011011100
[2m2024-01-03T17:02:40.378211Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 3, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.378217Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.378222Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.378230Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.378236Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.378241Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x00000007))
[2m2024-01-03T17:02:40.378307Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x00000007)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000007)))
[2m2024-01-03T17:02:40.378417Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000007)))
[2m2024-01-03T17:02:40.378511Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.378518Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000007))))
[2m2024-01-03T17:02:40.378616Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B0
[2m2024-01-03T17:02:40.378620Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.378624Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.378628Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.378634Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.378642Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.378649Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.378916Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.378925Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.379213Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.379227Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.379517Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B2
[2m2024-01-03T17:02:40.379521Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.379525Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.379530Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.379534Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.379542Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.379548Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.379852Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.379861Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.380134Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.380145Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.380453Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B4
[2m2024-01-03T17:02:40.380458Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.380462Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.380577Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.380588Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.380595Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.380602Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.380899Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.380907Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.381211Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.381220Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.381511Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B6
[2m2024-01-03T17:02:40.381516Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.381519Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.381523Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.381528Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.381536Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.381542Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.381828Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B8
[2m2024-01-03T17:02:40.381832Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.381841Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.381845Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.381850Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.381857Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.381864Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.382137Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.382146Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.382182Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.382194Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.382458Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BA
[2m2024-01-03T17:02:40.382463Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.382467Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.382472Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.382476Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.382483Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.382490Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.382755Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.382763Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.383148Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.383160Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.383544Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BC
[2m2024-01-03T17:02:40.383553Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.383557Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.383561Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.383566Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.383573Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.383580Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.383908Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.383917Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.383956Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.383965Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.384218Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BE
[2m2024-01-03T17:02:40.384223Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.384227Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.384244Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.384250Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.384258Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.384263Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.384267Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.384276Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.384556Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.384565Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.384920Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.384929Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.385362Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.385396Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.385812Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.385825Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.386252Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C0
[2m2024-01-03T17:02:40.386258Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.386264Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.386270Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.386278Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.386288Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.386300Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.386722Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.386732Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.386777Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.386793Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.387219Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C2
[2m2024-01-03T17:02:40.387225Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.387236Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.387243Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.387250Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.387260Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.387269Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.387694Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.387705Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.388132Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.388144Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.388575Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C4
[2m2024-01-03T17:02:40.388581Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010100
[2m2024-01-03T17:02:40.388585Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.388591Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.388597Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.388606Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.388616Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.389031Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.389041Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.389084Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.389095Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.389511Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C6
[2m2024-01-03T17:02:40.389523Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101100
[2m2024-01-03T17:02:40.389527Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R4 } }
[2m2024-01-03T17:02:40.389534Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.389540Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.389550Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.389559Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.390001Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.390010Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.390444Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.390456Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.391041Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C8
[2m2024-01-03T17:02:40.391048Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001110100011011
[2m2024-01-03T17:02:40.391053Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDImm { imm: 4, n: R3, d: R3 } }
[2m2024-01-03T17:02:40.391060Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.391066Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.391077Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("op"), source: Register("R3") }
[2m2024-01-03T17:02:40.391083Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.391091Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr((bvadd #x00000008 BTOR_2@R1))
[2m2024-01-03T17:02:40.391145Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.391153Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd #x00000008 BTOR_2@R1)))
[2m2024-01-03T17:02:40.391186Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.391196Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((= BTOR_2@R1 #xfffffff8))
[2m2024-01-03T17:02:40.391225Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.391237Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(((_ extract 32 32) (bvadd #b000000000000000000000000000000100 (concat #b0 (bvadd #x00000004 BTOR_2@R1)))))
[2m2024-01-03T17:02:40.391270Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.391281Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((bvand (bvnot ((_ extract 31 31) (bvadd #x00000004 BTOR_2@R1))) ((_ extract 31 31) (bvadd #x00000008 BTOR_2@R1))))
[2m2024-01-03T17:02:40.391316Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CA
[2m2024-01-03T17:02:40.391322Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100001010001011
[2m2024-01-03T17:02:40.391327Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPReg { m: R1, n: R3 } }
[2m2024-01-03T17:02:40.391334Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.391341Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.391351Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }
[2m2024-01-03T17:02:40.391360Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.391367Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd (bvadd #x00000001 (bvnot (bvadd #x00000010 BTOR_2@R1))) (bvadd #x00000008 BTOR_2@R1))))
[2m2024-01-03T17:02:40.391403Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.391410Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.391436Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.391465Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr((let (($e1 (bvadd #x00000010 BTOR_2@R1))) (bvnot (bvand (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvnot $e1)) #b000000000000000000000000000000001))) (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvadd #x00000001 (bvnot $e1))) (concat #b0 (bvadd #x00000008 BTOR_2@R1)))))))))
[2m2024-01-03T17:02:40.391509Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.391526Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((let (($e1 (bvadd #x00000001 (bvnot (bvadd #x00000010 BTOR_2@R1))))) (let (($e2 ((_ extract 31 31) $e1))) (let (($e3 (bvadd #x00000008 BTOR_2@R1))) (let (($e4 ((_ extract 31 31) $e3))) (let (($e5 ((_ extract 31 31) (bvadd $e1 $e3)))) (bvnot (bvand (bvnot (bvand (bvnot $e5) (bvand $e2 $e4))) (bvnot (bvand $e5 (bvand (bvnot $e2) (bvnot $e4))))))))))))
[2m2024-01-03T17:02:40.391574Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CC
[2m2024-01-03T17:02:40.391579Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000111001000
[2m2024-01-03T17:02:40.391584Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: NE, imm: 4294967184 } }
[2m2024-01-03T17:02:40.391590Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.391597Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.391606Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }
[2m2024-01-03T17:02:40.391613Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: NE }
[2m2024-01-03T17:02:40.391619Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(true)
[2m2024-01-03T17:02:40.391649Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000160
[2m2024-01-03T17:02:40.391654Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100000011010
[2m2024-01-03T17:02:40.391659Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 0, n: R3, t: R2 } }
[2m2024-01-03T17:02:40.391666Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.391671Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.391685Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }
[2m2024-01-03T17:02:40.391692Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.391698Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd #x00000008 BTOR_2@R1))
[2m2024-01-03T17:02:40.391758Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd #x00000008 BTOR_2@R1)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000008 BTOR_2@R1)))
[2m2024-01-03T17:02:40.391901Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000008 BTOR_2@R1)))
[2m2024-01-03T17:02:40.392038Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.392047Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd #x00000008 BTOR_2@R1))))
[2m2024-01-03T17:02:40.392185Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000162
[2m2024-01-03T17:02:40.392190Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.392195Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.392201Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.392208Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.392217Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.392226Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.392604Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.392613Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.392911Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.392925Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.393267Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000164
[2m2024-01-03T17:02:40.393271Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100010101
[2m2024-01-03T17:02:40.393275Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.393280Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.393285Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.393292Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.393300Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.393598Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.393606Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.393920Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.393930Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.394231Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000166
[2m2024-01-03T17:02:40.394236Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010101
[2m2024-01-03T17:02:40.394240Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R5 } }
[2m2024-01-03T17:02:40.394244Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.394250Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.394256Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.394263Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.394558Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.394566Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.394860Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.394870Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.395165Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000168
[2m2024-01-03T17:02:40.395170Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011101010
[2m2024-01-03T17:02:40.395173Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R5, d: R2 } }
[2m2024-01-03T17:02:40.395178Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.395183Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.395190Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }
[2m2024-01-03T17:02:40.395196Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.395488Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016A
[2m2024-01-03T17:02:40.395493Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010101
[2m2024-01-03T17:02:40.395497Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.395501Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.395505Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.395512Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.395520Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.395812Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.395820Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.395854Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.395871Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.396157Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016C
[2m2024-01-03T17:02:40.396161Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000100100
[2m2024-01-03T17:02:40.396168Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.396173Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.396177Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.396184Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.396191Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.396480Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.396489Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.396769Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.396778Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.397066Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016E
[2m2024-01-03T17:02:40.397071Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000100100
[2m2024-01-03T17:02:40.397075Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.397079Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.397084Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.397091Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.397099Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.397400Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.397408Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.397445Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.397454Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.397737Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000170
[2m2024-01-03T17:02:40.397742Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100100101100
[2m2024-01-03T17:02:40.397745Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R4, n: R5, d: R4 } }
[2m2024-01-03T17:02:40.397764Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.397769Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.397777Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R4") }
[2m2024-01-03T17:02:40.397782Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R5") }
[2m2024-01-03T17:02:40.397786Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.397791Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.398083Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.398091Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.398391Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.398398Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.398708Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.398718Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.399022Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.399031Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.399329Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000172
[2m2024-01-03T17:02:40.399334Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.399337Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.399342Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.399351Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.399358Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.399365Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.399667Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.399674Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.399709Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.399721Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.400018Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000174
[2m2024-01-03T17:02:40.400023Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.400027Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.400031Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.400036Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.400043Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.400050Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.400357Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.400365Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.400682Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.400691Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.400995Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000176
[2m2024-01-03T17:02:40.401004Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.401008Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.401012Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.401017Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.401024Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.401030Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.401325Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.401331Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.401365Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.401375Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.401666Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000178
[2m2024-01-03T17:02:40.401670Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.401674Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.401679Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.401684Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.401690Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.401697Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.402002Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.402009Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.402314Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.402323Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.402667Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017A
[2m2024-01-03T17:02:40.402671Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100001011100
[2m2024-01-03T17:02:40.402675Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 1, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.402680Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.402685Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.402693Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }
[2m2024-01-03T17:02:40.402699Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.402702Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x00000009))
[2m2024-01-03T17:02:40.402767Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x00000009)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000009)))
[2m2024-01-03T17:02:40.402866Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000009)))
[2m2024-01-03T17:02:40.402960Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.402967Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x00000009))))
[2m2024-01-03T17:02:40.403060Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017C
[2m2024-01-03T17:02:40.403065Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.403069Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.403073Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.403079Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.403089Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.403095Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.403401Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.403410Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.403725Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.403734Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.404064Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017E
[2m2024-01-03T17:02:40.404069Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.404073Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.404077Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.404082Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.404089Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.404095Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.404413Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.404422Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.404733Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.404743Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.405063Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000180
[2m2024-01-03T17:02:40.405068Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.405071Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.405075Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.405084Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.405091Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.405098Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.405417Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.405424Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.405740Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.405749Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.406069Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000182
[2m2024-01-03T17:02:40.406073Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.406077Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.406082Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.406087Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.406093Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.406100Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.406417Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000184
[2m2024-01-03T17:02:40.406421Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.406425Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.406429Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.406434Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.406440Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.406450Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.406770Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.406778Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.406811Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.406827Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.407147Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000186
[2m2024-01-03T17:02:40.407151Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.407156Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.407160Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.407164Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.407172Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.407178Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.407486Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.407494Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.407794Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.407803Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.408108Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000188
[2m2024-01-03T17:02:40.408113Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.408117Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.408121Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.408126Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.408136Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.408143Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.408444Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.408451Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.408488Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.408495Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.408795Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018A
[2m2024-01-03T17:02:40.408800Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.408803Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.408822Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.408827Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.408835Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.408840Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.408843Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.408849Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.409160Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.409167Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.409491Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.409499Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.409827Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.409837Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.410169Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.410177Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.410516Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018C
[2m2024-01-03T17:02:40.410520Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.410525Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.410529Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.410535Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.410542Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.410549Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.410874Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.410881Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.410915Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.410925Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.411244Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018E
[2m2024-01-03T17:02:40.411248Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.411252Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.411256Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.411262Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.411267Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.411277Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.411609Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.411617Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.411979Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.411988Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.412324Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000190
[2m2024-01-03T17:02:40.412329Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.412333Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.412337Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.412342Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.412349Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.412356Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.412681Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.412688Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.412724Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.412737Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.413055Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000192
[2m2024-01-03T17:02:40.413060Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.413064Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.413068Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.413073Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.413083Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.413090Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.413425Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.413433Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.413766Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.413775Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.414206Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000194
[2m2024-01-03T17:02:40.414211Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100010011100
[2m2024-01-03T17:02:40.414215Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 2, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.414220Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.414224Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.414232Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }
[2m2024-01-03T17:02:40.414238Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.414243Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x0000000a))
[2m2024-01-03T17:02:40.414307Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x0000000a)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000a)))
[2m2024-01-03T17:02:40.414409Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000a)))
[2m2024-01-03T17:02:40.414502Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.414508Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000a))))
[2m2024-01-03T17:02:40.414602Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000196
[2m2024-01-03T17:02:40.414609Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.414613Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.414618Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.414624Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.414630Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.414636Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.414980Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.414988Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.415340Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.415349Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.415697Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000198
[2m2024-01-03T17:02:40.415702Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.415705Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.415710Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.415715Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.415722Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.415729Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.416080Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.416088Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.416434Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.416446Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.416801Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019A
[2m2024-01-03T17:02:40.416806Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.416810Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.416814Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.416819Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.416825Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.416832Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.417192Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.417201Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.417548Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.417556Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.417907Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019C
[2m2024-01-03T17:02:40.417911Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.417915Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.417919Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.417924Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.417931Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.417937Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.418283Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019E
[2m2024-01-03T17:02:40.418287Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.418291Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.418299Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.418304Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.418310Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.418317Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.418665Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.418672Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.418710Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.418720Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.419058Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A0
[2m2024-01-03T17:02:40.419062Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.419066Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.419071Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.419076Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.419082Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.419089Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.419423Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.419432Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.419756Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.419765Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.420097Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A2
[2m2024-01-03T17:02:40.420102Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.420109Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.420114Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.420119Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.420125Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.420132Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.420459Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.420521Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.420564Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.420573Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.420892Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A4
[2m2024-01-03T17:02:40.420897Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.420901Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.420920Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.420925Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.420933Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.420938Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.420942Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.420947Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.421305Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.421316Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.421696Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.421704Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.422083Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.422093Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.422454Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.422463Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.422815Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A6
[2m2024-01-03T17:02:40.422820Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.422823Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.422828Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.422834Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.422840Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.422847Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.423196Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.423204Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.423242Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.423253Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.423594Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A8
[2m2024-01-03T17:02:40.423598Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.423602Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.423611Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.423616Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.423623Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.423629Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.424001Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.424009Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.424362Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.424371Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.424728Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AA
[2m2024-01-03T17:02:40.424733Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.424736Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.424741Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.424746Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.424753Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.424760Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.425113Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.425120Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.425158Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.425166Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.425509Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AC
[2m2024-01-03T17:02:40.425513Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.425520Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.425525Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.425530Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.425536Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.425543Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.425902Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.425910Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.426271Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.426280Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.426661Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AE
[2m2024-01-03T17:02:40.426666Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100011011100
[2m2024-01-03T17:02:40.426670Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 3, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.426675Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.426680Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.426688Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.426693Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.426698Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x0000000b))
[2m2024-01-03T17:02:40.426766Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x0000000b)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000b)))
[2m2024-01-03T17:02:40.426870Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000b)))
[2m2024-01-03T17:02:40.426963Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.426971Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000b))))
[2m2024-01-03T17:02:40.427067Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B0
[2m2024-01-03T17:02:40.427072Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.427076Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.427080Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.427086Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.427094Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.427100Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.427485Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.427494Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.427869Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.427878Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.428251Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B2
[2m2024-01-03T17:02:40.428255Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.428259Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.428264Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.428268Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.428279Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.428286Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.428658Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.428667Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.429033Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.429043Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.429415Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B4
[2m2024-01-03T17:02:40.429419Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.429423Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.429428Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.429433Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.429440Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.429446Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.429814Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.429821Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.430187Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.430196Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.430582Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B6
[2m2024-01-03T17:02:40.430586Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.430591Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.430595Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.430604Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.430611Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.430617Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.431033Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B8
[2m2024-01-03T17:02:40.431038Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.431041Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.431046Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.431050Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.431058Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.431065Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.431437Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.431444Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.431484Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.431494Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.431856Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BA
[2m2024-01-03T17:02:40.431860Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.431864Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.431869Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.431874Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.431881Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.431887Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.432259Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.432267Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.432627Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.432636Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.433001Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BC
[2m2024-01-03T17:02:40.433005Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.433009Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.433014Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.433019Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.433026Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.433033Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.433388Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.433396Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.433434Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.433442Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.433789Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BE
[2m2024-01-03T17:02:40.433793Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.433938Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.433965Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.433970Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.433983Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.433988Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.433991Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.433997Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.434364Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.434371Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.434747Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.434755Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.435137Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.435148Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.435526Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.435536Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.435915Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C0
[2m2024-01-03T17:02:40.435920Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.435923Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.435928Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.435934Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.435941Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.435948Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.436322Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.436329Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.436369Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.436380Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.436744Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C2
[2m2024-01-03T17:02:40.436748Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.436752Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.436756Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.436762Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.436769Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.436776Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.437168Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.437176Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.437555Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.437565Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.437944Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C4
[2m2024-01-03T17:02:40.437948Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010100
[2m2024-01-03T17:02:40.437952Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.437957Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.437962Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.437968Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.437978Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.438348Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.438355Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.438394Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.438403Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.438765Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C6
[2m2024-01-03T17:02:40.438769Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101100
[2m2024-01-03T17:02:40.438772Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R4 } }
[2m2024-01-03T17:02:40.438777Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.438782Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.438788Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.438795Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.439172Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.439180Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.439555Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.439564Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.439961Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C8
[2m2024-01-03T17:02:40.439966Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001110100011011
[2m2024-01-03T17:02:40.439970Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDImm { imm: 4, n: R3, d: R3 } }
[2m2024-01-03T17:02:40.439975Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.439980Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.439992Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("op"), source: Register("R3") }
[2m2024-01-03T17:02:40.439996Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.440002Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr((bvadd BTOR_2@R1 #x0000000c))
[2m2024-01-03T17:02:40.440047Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.440053Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd BTOR_2@R1 #x0000000c)))
[2m2024-01-03T17:02:40.440077Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.440083Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((= BTOR_2@R1 #xfffffff4))
[2m2024-01-03T17:02:40.440106Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.440114Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(((_ extract 32 32) (bvadd #b000000000000000000000000000000100 (concat #b0 (bvadd #x00000008 BTOR_2@R1)))))
[2m2024-01-03T17:02:40.440139Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.440148Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((bvand (bvnot ((_ extract 31 31) (bvadd #x00000008 BTOR_2@R1))) ((_ extract 31 31) (bvadd BTOR_2@R1 #x0000000c))))
[2m2024-01-03T17:02:40.440207Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CA
[2m2024-01-03T17:02:40.440213Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100001010001011
[2m2024-01-03T17:02:40.440218Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPReg { m: R1, n: R3 } }
[2m2024-01-03T17:02:40.440225Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.440233Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.440259Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }
[2m2024-01-03T17:02:40.440270Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.440275Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd (bvadd #x00000001 (bvnot (bvadd #x00000010 BTOR_2@R1))) (bvadd BTOR_2@R1 #x0000000c))))
[2m2024-01-03T17:02:40.440310Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.440316Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.440337Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.440355Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr((let (($e1 (bvadd #x00000010 BTOR_2@R1))) (bvnot (bvand (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvnot $e1)) #b000000000000000000000000000000001))) (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvadd #x00000001 (bvnot $e1))) (concat #b0 (bvadd BTOR_2@R1 #x0000000c)))))))))
[2m2024-01-03T17:02:40.440390Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.440402Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((let (($e1 (bvadd #x00000001 (bvnot (bvadd #x00000010 BTOR_2@R1))))) (let (($e2 ((_ extract 31 31) $e1))) (let (($e3 (bvadd BTOR_2@R1 #x0000000c))) (let (($e4 ((_ extract 31 31) $e3))) (let (($e5 ((_ extract 31 31) (bvadd $e1 $e3)))) (bvnot (bvand (bvnot (bvand (bvnot $e5) (bvand $e2 $e4))) (bvnot (bvand $e5 (bvand (bvnot $e2) (bvnot $e4))))))))))))
[2m2024-01-03T17:02:40.440439Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CC
[2m2024-01-03T17:02:40.440442Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000111001000
[2m2024-01-03T17:02:40.440446Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: NE, imm: 4294967184 } }
[2m2024-01-03T17:02:40.440451Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.440456Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.440474Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }
[2m2024-01-03T17:02:40.440482Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: NE }
[2m2024-01-03T17:02:40.440486Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(true)
[2m2024-01-03T17:02:40.440512Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000160
[2m2024-01-03T17:02:40.440520Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100000011010
[2m2024-01-03T17:02:40.440524Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 0, n: R3, t: R2 } }
[2m2024-01-03T17:02:40.440529Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.440534Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.440541Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }
[2m2024-01-03T17:02:40.440546Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.440550Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x0000000c))
[2m2024-01-03T17:02:40.440599Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x0000000c)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000c)))
[2m2024-01-03T17:02:40.440702Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000c)))
[2m2024-01-03T17:02:40.440797Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.440804Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000c))))
[2m2024-01-03T17:02:40.440899Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000162
[2m2024-01-03T17:02:40.440903Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.440907Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.440911Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(0)) }, Move { destination: Register("R2"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.440917Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.440927Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.440933Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.441336Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.441351Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.441736Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.441751Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.442133Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000164
[2m2024-01-03T17:02:40.442138Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100010101
[2m2024-01-03T17:02:40.442142Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.442147Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.442151Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.442159Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.442172Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.442548Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.442562Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.442935Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.442946Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.443335Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000166
[2m2024-01-03T17:02:40.443339Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010101
[2m2024-01-03T17:02:40.443343Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R5 } }
[2m2024-01-03T17:02:40.443348Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.443352Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.443364Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.443371Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.443747Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.443755Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.444170Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.444179Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.444574Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000168
[2m2024-01-03T17:02:40.444579Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011101010
[2m2024-01-03T17:02:40.444582Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R5, d: R2 } }
[2m2024-01-03T17:02:40.444587Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R2") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.444592Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.444598Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }
[2m2024-01-03T17:02:40.444605Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.445008Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016A
[2m2024-01-03T17:02:40.445012Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010101
[2m2024-01-03T17:02:40.445016Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.445021Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R5"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.445025Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.445033Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.445045Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.445432Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.445440Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.445470Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.445481Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.445860Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016C
[2m2024-01-03T17:02:40.445865Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000100100
[2m2024-01-03T17:02:40.445868Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.445873Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.445878Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.445884Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.445891Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.446280Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.446289Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.446673Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.446682Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.447073Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100016E
[2m2024-01-03T17:02:40.447077Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000100100
[2m2024-01-03T17:02:40.447081Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R4, d: R4 } }
[2m2024-01-03T17:02:40.447085Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.447090Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.447097Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.447107Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.447549Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.447556Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.447590Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.447600Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.447974Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000170
[2m2024-01-03T17:02:40.447978Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100100101100
[2m2024-01-03T17:02:40.447982Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R4, n: R5, d: R4 } }
[2m2024-01-03T17:02:40.448002Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R4"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.448008Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.448016Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R4") }
[2m2024-01-03T17:02:40.448021Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R5") }
[2m2024-01-03T17:02:40.448025Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.448030Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.448423Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.448435Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.448809Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.448816Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.449214Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.449225Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.449694Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.449710Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.450116Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000172
[2m2024-01-03T17:02:40.450121Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.450125Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.450130Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R4") }, Move { destination: Local("n"), source: Register("R5") }, Add { destination: Register("R4"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.450136Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.450143Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.450150Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.450577Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.450586Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.450616Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.450627Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.451024Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000174
[2m2024-01-03T17:02:40.451028Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.451032Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.451037Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.451043Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.451050Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.451057Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.451462Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.451475Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.451856Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.451865Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.452268Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000176
[2m2024-01-03T17:02:40.452272Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.452276Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.452281Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.452285Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.452292Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.452385Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.452768Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.452776Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.452817Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.452825Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.453207Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000178
[2m2024-01-03T17:02:40.453212Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.453216Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.453220Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.453225Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.453232Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.453243Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.453643Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.453652Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.454062Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.454071Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.454472Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017A
[2m2024-01-03T17:02:40.454477Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100001011100
[2m2024-01-03T17:02:40.454481Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 1, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.454486Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.454490Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.454498Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }
[2m2024-01-03T17:02:40.454504Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.454509Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x0000000d))
[2m2024-01-03T17:02:40.454580Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x0000000d)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000d)))
[2m2024-01-03T17:02:40.454684Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000d)))
[2m2024-01-03T17:02:40.454774Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.454781Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000d))))
[2m2024-01-03T17:02:40.454875Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017C
[2m2024-01-03T17:02:40.454879Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.454886Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.454891Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(1)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.454896Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.454903Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.454910Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.455303Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.455312Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.455718Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.455727Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.456141Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100017E
[2m2024-01-03T17:02:40.456146Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.456150Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.456154Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.456160Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.456167Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.456173Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.456580Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.456589Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.456990Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.457000Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.457430Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000180
[2m2024-01-03T17:02:40.457435Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.457438Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.457443Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.457448Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.457455Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.457462Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.457867Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.457875Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.458279Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.458289Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.458704Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000182
[2m2024-01-03T17:02:40.458708Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.458712Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.458717Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.458722Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.458729Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.458735Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.459233Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000184
[2m2024-01-03T17:02:40.459238Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.459242Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.459251Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.459256Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.459264Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.459271Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.459699Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.459707Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.459737Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.459750Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.460152Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000186
[2m2024-01-03T17:02:40.460157Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.460160Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.460164Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.460170Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.460177Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.460184Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.460604Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.460613Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.461011Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.461021Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.461423Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000188
[2m2024-01-03T17:02:40.461427Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.461431Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.461440Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.461445Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.461451Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.461459Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.461856Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.461863Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.461913Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.461926Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.462475Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018A
[2m2024-01-03T17:02:40.462481Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.462486Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.462508Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.462514Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.462524Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.462529Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.462532Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.462537Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.462945Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.462958Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.463379Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.463387Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.463900Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.463913Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.464332Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.464342Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.464752Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018C
[2m2024-01-03T17:02:40.464756Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.464760Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.464765Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.464771Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.464778Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.464786Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.465204Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.465212Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.465247Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.465259Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.465660Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100018E
[2m2024-01-03T17:02:40.465665Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.465668Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.465674Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.465682Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.465688Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.465695Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.466113Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.466121Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.466531Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.466541Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.466964Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000190
[2m2024-01-03T17:02:40.466968Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.466972Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.466977Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.466981Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.466989Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.467002Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.467419Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.467427Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.467463Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.467473Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.467875Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000192
[2m2024-01-03T17:02:40.467879Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.467883Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.467891Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.467896Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.467903Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.467908Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.468339Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.468354Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.468828Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.468845Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.469273Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000194
[2m2024-01-03T17:02:40.469277Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100010011100
[2m2024-01-03T17:02:40.469281Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 2, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.469286Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.469292Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.469300Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }
[2m2024-01-03T17:02:40.469306Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.469311Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x0000000e))
[2m2024-01-03T17:02:40.469374Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x0000000e)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000e)))
[2m2024-01-03T17:02:40.469480Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000e)))
[2m2024-01-03T17:02:40.469574Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.469581Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000e))))
[2m2024-01-03T17:02:40.469680Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000196
[2m2024-01-03T17:02:40.469684Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.469688Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.469693Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(2)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.469697Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.469704Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.469710Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.470123Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.470131Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.470668Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.470679Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.471111Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x21000198
[2m2024-01-03T17:02:40.471114Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.471117Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.471122Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.471127Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.471138Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.471144Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.471570Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.471578Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.472002Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.472011Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.472438Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019A
[2m2024-01-03T17:02:40.472443Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.472446Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.472451Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.472456Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.472462Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.472468Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.472899Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.472913Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.473333Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.473348Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.473768Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019C
[2m2024-01-03T17:02:40.473772Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.473777Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.473781Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.473786Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.473807Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.473823Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.474249Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x2100019E
[2m2024-01-03T17:02:40.474253Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.474257Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.474262Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.474266Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.474273Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.474287Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.474709Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.474716Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.474760Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.474771Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.475206Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A0
[2m2024-01-03T17:02:40.475211Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.475214Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.475219Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.475224Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.475231Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.475244Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.475656Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.475664Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.476084Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.476094Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.476513Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A2
[2m2024-01-03T17:02:40.476518Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.476521Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.476526Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.476531Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.476538Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.476545Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.476961Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.476968Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.477011Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.477019Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.477442Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A4
[2m2024-01-03T17:02:40.477447Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.477450Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.477473Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.477479Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.477491Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.477495Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.477499Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.477504Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.477990Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.478000Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.478457Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.478466Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.478902Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.478912Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.479363Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.479373Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.479795Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A6
[2m2024-01-03T17:02:40.479800Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.479804Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.479809Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.479815Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.479822Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.479829Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.480293Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.480307Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.480339Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.480350Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.480798Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001A8
[2m2024-01-03T17:02:40.480803Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.480808Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.480813Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.480818Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.480825Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.480839Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.481280Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.481289Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.481742Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.481757Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.482185Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AA
[2m2024-01-03T17:02:40.482190Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010010
[2m2024-01-03T17:02:40.482193Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R2 } }
[2m2024-01-03T17:02:40.482198Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.482203Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.482210Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.482217Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.482667Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.482675Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.482706Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.482716Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.483143Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AC
[2m2024-01-03T17:02:40.483147Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101010
[2m2024-01-03T17:02:40.483151Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R2 } }
[2m2024-01-03T17:02:40.483156Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R2"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.483160Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.483168Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.483175Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.483620Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.483629Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.484091Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.484101Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.484550Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001AE
[2m2024-01-03T17:02:40.484554Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0111100011011100
[2m2024-01-03T17:02:40.484558Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LDRBImm { imm: 3, n: R3, t: R4 } }
[2m2024-01-03T17:02:40.484563Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R5") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.484568Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) }
[2m2024-01-03T17:02:40.484576Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.484587Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }
[2m2024-01-03T17:02:40.484592Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr((bvadd BTOR_2@R1 #x0000000f))
[2m2024-01-03T17:02:40.484664Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr((bvadd BTOR_2@R1 #x0000000f)) [3mbits[0m[2m=[0m8[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000f)))
[2m2024-01-03T17:02:40.484765Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000f)))
[2m2024-01-03T17:02:40.484856Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }
[2m2024-01-03T17:02:40.484866Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((concat #x000000 (select (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store (store memory #x2101fff0 ((_ extract 7 0) BTOR_2@R4)) #x2101fff1 ((_ extract 15 8) BTOR_2@R4)) #x2101fff2 ((_ extract 23 16) BTOR_2@R4)) #x2101fff3 ((_ extract 31 24) BTOR_2@R4)) #x2101fff4 ((_ extract 7 0) BTOR_2@R5)) #x2101fff5 ((_ extract 15 8) BTOR_2@R5)) #x2101fff6 ((_ extract 23 16) BTOR_2@R5)) #x2101fff7 ((_ extract 31 24) BTOR_2@R5)) #x2101fff8 ((_ extract 7 0) BTOR_2@R7)) #x2101fff9 ((_ extract 15 8) BTOR_2@R7)) #x2101fffa ((_ extract 23 16) BTOR_2@R7)) #x2101fffb ((_ extract 31 24) BTOR_2@R7)) #x2101fffc #xfe) #x2101fffd #xff) #x2101fffe #xff) #x2101ffff #xff) #x2101ffdc ((_ extract 7 0) BTOR_2@R1)) #x2101ffdd ((_ extract 15 8) BTOR_2@R1)) #x2101ffde ((_ extract 23 16) BTOR_2@R1)) #x2101ffdf ((_ extract 31 24) BTOR_2@R1)) #x2101ffe0 ((_ extract 7 0) BTOR_2@R0)) #x2101ffe1 ((_ extract 15 8) BTOR_2@R0)) #x2101ffe2 ((_ extract 23 16) BTOR_2@R0)) #x2101ffe3 ((_ extract 31 24) BTOR_2@R0)) #x2101ffe4 ((_ extract 7 0) BTOR_2@R6)) #x2101ffe5 ((_ extract 15 8) BTOR_2@R6)) #x2101ffe6 ((_ extract 23 16) BTOR_2@R6)) #x2101ffe7 ((_ extract 31 24) BTOR_2@R6)) #x2101ffe8 #xf8) #x2101ffe9 #xff) #x2101ffea #x01) #x2101ffeb #x21) #x2101ffec #xc1) #x2101ffed #x00) #x2101ffee #x00) #x2101ffef #x21) (bvadd BTOR_2@R1 #x0000000f))))
[2m2024-01-03T17:02:40.484962Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B0
[2m2024-01-03T17:02:40.484967Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001010100
[2m2024-01-03T17:02:40.484970Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R2, dn: R4 } }
[2m2024-01-03T17:02:40.484975Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 2, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("addr"), operand1: Register("R3"), operand2: Immidiate(Word32(3)) }, Move { destination: Register("R4"), source: AddressInLocal("addr", 8) }, ZeroExtend { destination: Register("R4"), operand: Register("R4"), bits: 8 }], max_cycle: Value(2) })
[2m2024-01-03T17:02:40.484980Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.484988Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }
[2m2024-01-03T17:02:40.484994Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.485429Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.485437Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.485888Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.485898Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.486356Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B2
[2m2024-01-03T17:02:40.486361Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000100100010
[2m2024-01-03T17:02:40.486367Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 4, m: R4, d: R2 } }
[2m2024-01-03T17:02:40.486372Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R2") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.486377Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.486384Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.486392Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.486853Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.486867Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.487375Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.487391Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.487893Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B4
[2m2024-01-03T17:02:40.487899Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100010
[2m2024-01-03T17:02:40.487903Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R2 } }
[2m2024-01-03T17:02:40.487908Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R2"), operand: Register("R4"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.487913Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.487922Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.487936Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.488386Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R2"))
[2m2024-01-03T17:02:40.488396Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.488864Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R2"))
[2m2024-01-03T17:02:40.488874Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.489339Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B6
[2m2024-01-03T17:02:40.489344Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011001011010010
[2m2024-01-03T17:02:40.489348Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: UXTB { m: R2, d: R2 } }
[2m2024-01-03T17:02:40.489353Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R2"), operand1: Register("R2"), operand2: Register("R4") }, SetNFlag(Register("R2")), SetZFlag(Register("R2"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.489357Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.489365Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }
[2m2024-01-03T17:02:40.489371Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R2 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.489837Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001B8
[2m2024-01-03T17:02:40.489842Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000001000010100
[2m2024-01-03T17:02:40.489845Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 8, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.489849Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [ZeroExtend { destination: Register("R2"), operand: Register("R2"), bits: 8 }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.489854Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.489860Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }
[2m2024-01-03T17:02:40.489867Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.490329Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.490337Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.490381Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.490393Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.490953Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BA
[2m2024-01-03T17:02:40.490959Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000010000101101
[2m2024-01-03T17:02:40.490963Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 16, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.490969Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(8)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.490980Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.490990Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.490999Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.491678Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.491688Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.492145Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.492154Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.492637Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BC
[2m2024-01-03T17:02:40.492642Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000111000101101
[2m2024-01-03T17:02:40.492645Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 24, m: R5, d: R5 } }
[2m2024-01-03T17:02:40.492650Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(16)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.492654Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.492662Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }
[2m2024-01-03T17:02:40.492669Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.493134Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.493140Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.493184Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.493193Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.493631Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001BE
[2m2024-01-03T17:02:40.493636Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001100101100100
[2m2024-01-03T17:02:40.493640Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDReg { m: R5, n: R4, d: R4 } }
[2m2024-01-03T17:02:40.493668Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R5"), operand: Register("R5"), shift: Immidiate(Word32(24)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.493674Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.493682Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("m"), source: Register("R5") }
[2m2024-01-03T17:02:40.493687Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R4") }
[2m2024-01-03T17:02:40.493690Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.493696Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.494173Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.494184Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.494924Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.494933Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.495471Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.495483Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.495964Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }
[2m2024-01-03T17:02:40.495974Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.496433Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C0
[2m2024-01-03T17:02:40.496438Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000000011010101
[2m2024-01-03T17:02:40.496442Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSLImm { imm: 3, m: R2, d: R5 } }
[2m2024-01-03T17:02:40.496446Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("m"), source: Register("R5") }, Move { destination: Local("n"), source: Register("R4") }, Add { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4")), SetCFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }, SetVFlag { operand1: Local("n"), operand2: Local("m"), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.496456Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.496464Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }
[2m2024-01-03T17:02:40.496471Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.496973Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.496984Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.497014Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.497026Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.497490Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C2
[2m2024-01-03T17:02:40.497495Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100101
[2m2024-01-03T17:02:40.497499Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R5 } }
[2m2024-01-03T17:02:40.497504Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sl { destination: Register("R5"), operand: Register("R2"), shift: Immidiate(Word32(3)) }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.497509Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.497516Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.497523Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.497986Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R5"))
[2m2024-01-03T17:02:40.497994Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.498604Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R5"))
[2m2024-01-03T17:02:40.498617Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.499182Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C4
[2m2024-01-03T17:02:40.499186Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0000100100010100
[2m2024-01-03T17:02:40.499190Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: LSRImm { imm: 4, m: R2, d: R4 } }
[2m2024-01-03T17:02:40.499195Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R5"), operand1: Register("R5"), operand2: Register("R4") }, SetNFlag(Register("R5")), SetZFlag(Register("R5"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.499204Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.499213Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.499219Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.499678Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.499684Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.499729Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.499738Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.500186Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C6
[2m2024-01-03T17:02:40.500190Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001101100
[2m2024-01-03T17:02:40.500194Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R5, dn: R4 } }
[2m2024-01-03T17:02:40.500199Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Srl { destination: Register("R4"), operand: Register("R2"), shift: Immidiate(Word32(4)) }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.500204Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.500211Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }
[2m2024-01-03T17:02:40.500218Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.500713Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R4"))
[2m2024-01-03T17:02:40.500730Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.501185Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R4"))
[2m2024-01-03T17:02:40.501201Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.501655Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001C8
[2m2024-01-03T17:02:40.501659Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0001110100011011
[2m2024-01-03T17:02:40.501664Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: ADDImm { imm: 4, n: R3, d: R3 } }
[2m2024-01-03T17:02:40.501672Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R4"), operand1: Register("R4"), operand2: Register("R5") }, SetNFlag(Register("R4")), SetZFlag(Register("R4"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.501677Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.501685Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("op"), source: Register("R3") }
[2m2024-01-03T17:02:40.501690Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.501695Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R3 to BoolectorExpr((bvadd #x00000010 BTOR_2@R1))
[2m2024-01-03T17:02:40.501744Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R3"))
[2m2024-01-03T17:02:40.501750Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd #x00000010 BTOR_2@R1)))
[2m2024-01-03T17:02:40.501776Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R3"))
[2m2024-01-03T17:02:40.501782Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr((= BTOR_2@R1 #xfffffff0))
[2m2024-01-03T17:02:40.501805Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.501814Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(((_ extract 32 32) (bvadd #b000000000000000000000000000000100 (concat #b0 (bvadd BTOR_2@R1 #x0000000c)))))
[2m2024-01-03T17:02:40.501841Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }
[2m2024-01-03T17:02:40.501850Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((bvand ((_ extract 31 31) (bvadd #x00000010 BTOR_2@R1)) (bvnot ((_ extract 31 31) (bvadd BTOR_2@R1 #x0000000c)))))
[2m2024-01-03T17:02:40.501878Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CA
[2m2024-01-03T17:02:40.501882Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100001010001011
[2m2024-01-03T17:02:40.501886Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: CMPReg { m: R1, n: R3 } }
[2m2024-01-03T17:02:40.501891Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("op"), source: Register("R3") }, Add { destination: Register("R3"), operand1: Register("R3"), operand2: Immidiate(Word32(4)) }, SetNFlag(Register("R3")), SetZFlag(Register("R3")), SetCFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }, SetVFlag { operand1: Local("op"), operand2: Immidiate(Word32(4)), sub: false, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.501900Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.501907Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }
[2m2024-01-03T17:02:40.501914Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Local("result"))
[2m2024-01-03T17:02:40.501919Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.501942Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Local("result"))
[2m2024-01-03T17:02:40.501947Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.501965Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.501981Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr((let (($e1 (bvadd #x00000010 BTOR_2@R1))) (bvnot (bvand (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvnot $e1)) #b000000000000000000000000000000001))) (bvnot ((_ extract 32 32) (bvadd (concat #b0 (bvadd #x00000001 (bvnot $e1))) (concat #b0 $e1))))))))
[2m2024-01-03T17:02:40.502015Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }
[2m2024-01-03T17:02:40.502027Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr((let (($e1 (bvadd #x00000010 BTOR_2@R1))) (bvand ((_ extract 31 31) $e1) ((_ extract 31 31) (bvadd #x00000001 (bvnot $e1))))))
[2m2024-01-03T17:02:40.502057Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CC
[2m2024-01-03T17:02:40.502061Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1101000111001000
[2m2024-01-03T17:02:40.502065Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: B { cond: NE, imm: 4294967184 } }
[2m2024-01-03T17:02:40.502070Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Sub { destination: Local("result"), operand1: Register("R3"), operand2: Register("R1") }, SetNFlag(Local("result")), SetZFlag(Local("result")), SetCFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }, SetVFlag { operand1: Register("R3"), operand2: Register("R1"), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.502075Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) }
[2m2024-01-03T17:02:40.502082Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }
[2m2024-01-03T17:02:40.502087Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: ConditionalJump { destination: Local("new_pc"), condition: NE }
[2m2024-01-03T17:02:40.502096Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m conditional expr: BoolectorExpr(false)
[2m2024-01-03T17:02:40.502120Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001CE
[2m2024-01-03T17:02:40.502124Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100001001000000
[2m2024-01-03T17:02:40.502127Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: RSBImm { n: R0, d: R0 } }
[2m2024-01-03T17:02:40.502132Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Add { destination: Local("new_pc"), operand1: Register("PC"), operand2: Immidiate(Word32(4294967186)) }, ConditionalJump { destination: Local("new_pc"), condition: NE }], max_cycle: Function(0x55d302f58a30) })
[2m2024-01-03T17:02:40.502137Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("n"), source: Register("R0") }, Sub { destination: Register("R0"), operand1: Immidiate(Word32(0)), operand2: Register("R0") }, SetNFlag(Register("R0")), SetZFlag(Register("R0")), SetCFlag { operand1: Immidiate(Word32(0)), operand2: Local("n"), sub: true, carry: false }, SetVFlag { operand1: Immidiate(Word32(0)), operand2: Local("n"), sub: true, carry: false }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.502144Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("n"), source: Register("R0") }
[2m2024-01-03T17:02:40.502148Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Sub { destination: Register("R0"), operand1: Immidiate(Word32(0)), operand2: Register("R0") }
[2m2024-01-03T17:02:40.502155Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R0 to BoolectorExpr((bvadd #x00000001 (bvnot BTOR_2@R0)))
[2m2024-01-03T17:02:40.502179Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R0"))
[2m2024-01-03T17:02:40.502184Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(((_ extract 31 31) (bvadd #x00000001 (bvnot BTOR_2@R0))))
[2m2024-01-03T17:02:40.502207Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R0"))
[2m2024-01-03T17:02:40.502214Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(true)
[2m2024-01-03T17:02:40.502234Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetCFlag { operand1: Immidiate(Word32(0)), operand2: Local("n"), sub: true, carry: false }
[2m2024-01-03T17:02:40.502248Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag C set to BoolectorExpr(((_ extract 32 32) (bvadd #b000000000000000000000000000000001 (concat #b0 (bvnot BTOR_2@R0)))))
[2m2024-01-03T17:02:40.502274Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetVFlag { operand1: Immidiate(Word32(0)), operand2: Local("n"), sub: true, carry: false }
[2m2024-01-03T17:02:40.502285Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag V set to BoolectorExpr(false)
[2m2024-01-03T17:02:40.502306Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001D0
[2m2024-01-03T17:02:40.502310Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100000001100000
[2m2024-01-03T17:02:40.502313Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: EORReg { m: R4, dn: R0 } }
[2m2024-01-03T17:02:40.502321Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("n"), source: Register("R0") }, Sub { destination: Register("R0"), operand1: Immidiate(Word32(0)), operand2: Register("R0") }, SetNFlag(Register("R0")), SetZFlag(Register("R0")), SetCFlag { operand1: Immidiate(Word32(0)), operand2: Local("n"), sub: true, carry: false }, SetVFlag { operand1: Immidiate(Word32(0)), operand2: Local("n"), sub: true, carry: false }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.502327Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Xor { destination: Register("R0"), operand1: Register("R0"), operand2: Register("R4") }, SetNFlag(Register("R0")), SetZFlag(Register("R0"))], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.502333Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Xor { destination: Register("R0"), operand1: Register("R0"), operand2: Register("R4") }
[2m2024-01-03T17:02:40.502340Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R0 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.502808Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetNFlag(Register("R0"))
[2m2024-01-03T17:02:40.502823Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag N set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.503295Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: SetZFlag(Register("R0"))
[2m2024-01-03T17:02:40.503311Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m flag Z set to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.503783Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210001D2
[2m2024-01-03T17:02:40.503787Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011110111110000
[2m2024-01-03T17:02:40.503793Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: POP { reg_list: [R4, R5, R6, R7, PC] } }
[2m2024-01-03T17:02:40.503823Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Xor { destination: Register("R0"), operand1: Register("R0"), operand2: Register("R4") }, SetNFlag(Register("R0")), SetZFlag(Register("R0"))], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.503831Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("Address"), source: Register("SP") }, Move { destination: Register("R4"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R5"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R6"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R7"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("PC"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Add { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(20)) }], max_cycle: Value(8) }
[2m2024-01-03T17:02:40.503842Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("Address"), source: Register("SP") }
[2m2024-01-03T17:02:40.503850Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.503854Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101ffdc)
[2m2024-01-03T17:02:40.503906Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101ffdc) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((declare-fun BTOR_2@R1 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.503931Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((declare-fun BTOR_2@R1 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.503950Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.503956Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R5"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.503961Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101ffe0)
[2m2024-01-03T17:02:40.504000Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101ffe0) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((declare-fun BTOR_2@R0 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.504021Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((declare-fun BTOR_2@R0 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.504040Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.504045Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R6"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.504050Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101ffe4)
[2m2024-01-03T17:02:40.504089Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101ffe4) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((declare-fun BTOR_2@R6 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.504110Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R6 to BoolectorExpr((declare-fun BTOR_2@R6 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.504129Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.504135Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R7"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.504139Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101ffe8)
[2m2024-01-03T17:02:40.504177Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101ffe8) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr(#x2101fff8)
[2m2024-01-03T17:02:40.504199Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R7 to BoolectorExpr(#x2101fff8)
[2m2024-01-03T17:02:40.504219Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.504228Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("PC"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.504232Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101ffec)
[2m2024-01-03T17:02:40.504273Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101ffec) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr(#x210000c1)
[2m2024-01-03T17:02:40.504294Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register PC to BoolectorExpr(#x210000c1)
[2m2024-01-03T17:02:40.504314Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.504320Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(20)) }
[2m2024-01-03T17:02:40.504324Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register SP to BoolectorExpr(#x2101fff0)
[2m2024-01-03T17:02:40.504343Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000C0
[2m2024-01-03T17:02:40.504348Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100011000000100
[2m2024-01-03T17:02:40.504351Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVReg { m: R0, d: R4, set_flags: false } }
[2m2024-01-03T17:02:40.504356Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 8, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Local("Address"), source: Register("SP") }, Move { destination: Register("R4"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R5"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R6"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R7"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("PC"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Add { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(20)) }], max_cycle: Value(8) })
[2m2024-01-03T17:02:40.504364Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R4"), source: Register("R0") }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.504370Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: Register("R0") }
[2m2024-01-03T17:02:40.504374Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.504839Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000C2
[2m2024-01-03T17:02:40.504843Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011111000000001
[2m2024-01-03T17:02:40.504847Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: BKPT { imm: 1 } }
[2m2024-01-03T17:02:40.504854Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 1, for Some(Instruction { instruction_size: 16, operations: [Move { destination: Register("R4"), source: Register("R0") }], max_cycle: Value(1) })
[2m2024-01-03T17:02:40.504859Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [], max_cycle: Value(0) }
[2m2024-01-03T17:02:40.504865Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000C4
[2m2024-01-03T17:02:40.504869Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b11110000000000011111110100001100
[2m2024-01-03T17:02:40.504872Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit32, operation: BL { imm: 6680 } }
[2m2024-01-03T17:02:40.504877Z[0m [35mTRACE[0m [2msymex::general_assembly::state[0m[2m:[0m Incrementing cycles: 0, for Some(Instruction { instruction_size: 16, operations: [], max_cycle: Value(0) })
[2m2024-01-03T17:02:40.504880Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 32, operations: [Move { destination: Local("PC"), source: Register("PC") }, Move { destination: Register("LR"), source: Local("PC") }, Add { destination: Local("newPC"), operand1: Local("PC"), operand2: Immidiate(Word32(6680)) }, Move { destination: Register("PC"), source: Local("newPC") }], max_cycle: Value(3) }
[2m2024-01-03T17:02:40.504887Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("PC"), source: Register("PC") }
[2m2024-01-03T17:02:40.504891Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("LR"), source: Local("PC") }
[2m2024-01-03T17:02:40.504895Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register LR to BoolectorExpr(#x210000c9)
[2m2024-01-03T17:02:40.504933Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("newPC"), operand1: Local("PC"), operand2: Immidiate(Word32(6680)) }
[2m2024-01-03T17:02:40.504939Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("PC"), source: Local("newPC") }
[2m2024-01-03T17:02:40.504943Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register PC to BoolectorExpr(#x21001ae1)
[2m2024-01-03T17:02:40.504964Z[0m [35mTRACE[0m [2msymex::run_elf[0m[2m:[0m Stopped counting cycles (cycle count: 279)
[2m2024-01-03T17:02:40.504969Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000C8
[2m2024-01-03T17:02:40.504973Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b0100011000100000
[2m2024-01-03T17:02:40.504976Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: MOVReg { m: R4, d: R0, set_flags: false } }
[2m2024-01-03T17:02:40.504981Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Register("R0"), source: Register("R4") }], max_cycle: Value(1) }
[2m2024-01-03T17:02:40.504986Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R0"), source: Register("R4") }
[2m2024-01-03T17:02:40.504990Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R0 to BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.505461Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m Reading instruction from address: 0x210000CA
[2m2024-01-03T17:02:40.505469Z[0m [34mDEBUG[0m [2marmv6_m_instruction_parser[0m[2m:[0m instruction bits: 0b1011110110110000
[2m2024-01-03T17:02:40.505473Z[0m [34mDEBUG[0m [2msymex::general_assembly::project[0m[2m:[0m instruction read: Instruction { width: Bit16, operation: POP { reg_list: [R4, R5, R7, PC] } }
[2m2024-01-03T17:02:40.505490Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m executing instruction: Instruction { instruction_size: 16, operations: [Move { destination: Local("Address"), source: Register("SP") }, Move { destination: Register("R4"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R5"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("R7"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Move { destination: Register("PC"), source: AddressInLocal("Address", 32) }, Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }, Add { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(16)) }], max_cycle: Value(7) }
[2m2024-01-03T17:02:40.505500Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Local("Address"), source: Register("SP") }
[2m2024-01-03T17:02:40.505504Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R4"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.505508Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101fff0)
[2m2024-01-03T17:02:40.505551Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101fff0) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((declare-fun BTOR_2@R4 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.505573Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R4 to BoolectorExpr((declare-fun BTOR_2@R4 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.505592Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.505598Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R5"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.505602Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101fff4)
[2m2024-01-03T17:02:40.505641Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101fff4) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((declare-fun BTOR_2@R5 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.505662Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R5 to BoolectorExpr((declare-fun BTOR_2@R5 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.505680Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.505686Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("R7"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.505690Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101fff8)
[2m2024-01-03T17:02:40.505729Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101fff8) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr((declare-fun BTOR_2@R7 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.505753Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register R7 to BoolectorExpr((declare-fun BTOR_2@R7 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.505774Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.505780Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Move { destination: Register("PC"), source: AddressInLocal("Address", 32) }
[2m2024-01-03T17:02:40.505784Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Getting memmory addr: BoolectorExpr(#x2101fffc)
[2m2024-01-03T17:02:40.505822Z[0m [35mTRACE[0m [1mread[0m[1m{[0m[3maddr[0m[2m=[0mBoolectorExpr(#x2101fffc) [3mbits[0m[2m=[0m32[1m}[0m[2m:[0m [2msymex::memory::array_memory[0m[2m:[0m Read value: BoolectorExpr(#xfffffffe)
[2m2024-01-03T17:02:40.505844Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register PC to BoolectorExpr(#xfffffffe)
[2m2024-01-03T17:02:40.505863Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Local("Address"), operand1: Local("Address"), operand2: Immidiate(Word32(4)) }
[2m2024-01-03T17:02:40.505869Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Executing operation: Add { destination: Register("SP"), operand1: Register("SP"), operand2: Immidiate(Word32(16)) }
[2m2024-01-03T17:02:40.505873Z[0m [35mTRACE[0m [2msymex::general_assembly::executor[0m[2m:[0m Setting register SP to BoolectorExpr(#x21020000)
[2m2024-01-03T17:02:40.505892Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m Symbolic execution ended succesfully
[2m2024-01-03T17:02:40.505896Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R5: BoolectorExpr((declare-fun BTOR_2@R5 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.505914Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R0: BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.506399Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R6: BoolectorExpr((declare-fun BTOR_2@R6 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.506434Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m PC: BoolectorExpr(#xfffffffe)
[2m2024-01-03T17:02:40.506454Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R4: BoolectorExpr((declare-fun BTOR_2@R4 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.506473Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m LR: BoolectorExpr(#x210000c9)
[2m2024-01-03T17:02:40.506490Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m SP: BoolectorExpr(#x21020000)
[2m2024-01-03T17:02:40.506508Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R3: BoolectorExpr((bvadd #x00000010 BTOR_2@R1))
[2m2024-01-03T17:02:40.506527Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R7: BoolectorExpr((declare-fun BTOR_2@R7 () (_ BitVec 32))
)
[2m2024-01-03T17:02:40.506544Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R2: BoolectorExpr(<output too large to display>)
[2m2024-01-03T17:02:40.506980Z[0m [34mDEBUG[0m [2msymex::general_assembly::executor[0m[2m:[0m R1: BoolectorExpr((bvadd #x00000010 BTOR_2@R1))
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ PATH 2 ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
Success: returned void

Symbolic:
    R4: 0x00000000 (32-bits)
    R5: 0x00000000 (32-bits)
    R7: 0x00000000 (32-bits)
    R1: 0x00000000 (32-bits)
    R0: 0x00000000 (32-bits)
    R6: 0x00000000 (32-bits)

End state:
    R5: 0x00000000 (32-bits)
    R0: 0x00004937 (32-bits)
    R6: 0x00000000 (32-bits)
    PC: 0xfffffffe (32-bits)
    R4: 0x00000000 (32-bits)
    LR: 0x210000c9 (32-bits)
    SP: 0x21020000 (32-bits)
    R3: 0x00000010 (32-bits)
    R7: 0x00000000 (32-bits)
    R2: 0x0000004b (32-bits)
    R1: 0x00000010 (32-bits)
Instructions executed: 252
Max number of cycles: 279

time: 538.189672ms
