- status: 0 - openlane design prep
  runtime_s: 3.79
  runtime_ts: 0h0m3s788ms
- status: 1 - synthesis - yosys
  runtime_s: 1.45
  runtime_ts: 0h0m1s453ms
- status: 2 - sta - openroad
  runtime_s: 0.49
  runtime_ts: 0h0m0s486ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.82
  runtime_ts: 0h0m0s824ms
- status: 4 - ioplace - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s594ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.62
  runtime_ts: 0h0m0s616ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.67
  runtime_ts: 0h0m0s668ms
- status: 7 - global placement - openroad
  runtime_s: 0.94
  runtime_ts: 0h0m0s938ms
- status: 8 - sta - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s537ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 2.56
  runtime_ts: 0h0m2s562ms
- status: 10 - detailed placement - openroad
  runtime_s: 0.63
  runtime_ts: 0h0m0s630ms
- status: 11 - sta - openroad
  runtime_s: 0.55
  runtime_ts: 0h0m0s546ms
- status: 12 - resizer design optimizations - openroad
  runtime_s: 1.92
  runtime_ts: 0h0m1s915ms
- status: 13 - sta - openroad
  runtime_s: 0.55
  runtime_ts: 0h0m0s546ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 1.65
  runtime_ts: 0h0m1s653ms
- status: 15 - sta - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s537ms
- status: 17 - write verilog - openroad
  runtime_s: 0.57
  runtime_ts: 0h0m0s567ms
- status: 18 - sta - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s542ms
- status: 18 - global routing - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s542ms
- status: 19 - fill insertion - openroad
  runtime_s: 0.78
  runtime_ts: 0h0m0s782ms
- status: 20 - detailed_routing - openroad
  runtime_s: 4.45
  runtime_ts: 0h0m4s448ms
- status: 21 - wire lengths - openlane
  runtime_s: 0.51
  runtime_ts: 0h0m0s511ms
- status: 22 - gdsii - magic
  runtime_s: 1.28
  runtime_ts: 0h0m1s277ms
- status: 22 - lef - magic
  runtime_s: 1.13
  runtime_ts: 0h0m1s131ms
- status: 23 - drc - magic
  runtime_s: 1.3
  runtime_ts: 0h0m1s302ms
- status: 25 - write verilog - openroad
  runtime_s: 0.68
  runtime_ts: 0h0m0s676ms
- status: 25 - write powered verilog - openlane
  runtime_s: 0.79
  runtime_ts: 0h0m0s791ms
- status: 27 - antenna check - openroad
  runtime_s: 0.76
  runtime_ts: 0h0m0s759ms
- status: 28 - spice extraction - magic
  runtime_s: 1.87
  runtime_ts: 0h0m1s869ms
