{
  "creator": "Yosys 0.10+12 (open-tool-forge build) (git sha1 356ec7bb, clang 11.0.3 )",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2068.1-2352.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$2133": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2163.2-2163.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$2134": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2165.2-2165.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$2135": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2167.2-2167.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$2136": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2169.2-2169.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$2137": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2171.2-2171.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$2138": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2173.2-2173.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$2139": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2175.2-2175.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$2140": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2177.2-2177.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$2141": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2179.2-2179.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$2142": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2181.2-2181.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$2143": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2183.2-2183.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$2144": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2185.2-2185.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$2145": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2187.2-2187.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$2146": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2189.2-2189.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2147": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2191.2-2191.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2148": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2192.2-2192.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2149": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2193.2-2193.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2150": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2195.2-2195.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2151": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2197.2-2197.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2152": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2198.2-2198.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2153": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2199.2-2199.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2154": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2201.2-2201.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2155": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2203.2-2203.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2156": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2204.2-2204.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2157": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2205.2-2205.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2158": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2207.2-2207.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2159": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2209.2-2209.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2160": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2210.2-2210.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2161": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2211.2-2211.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2162": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2213.2-2213.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2163": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2215.2-2215.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2164": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2217.2-2217.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2165": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2219.2-2219.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2166": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2220.2-2220.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2167": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2221.2-2221.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.24-2069.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.29-2069.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2072.9-2072.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.8-2069.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.12-2069.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.16-2069.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.20-2069.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2070.9-2070.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2071.9-2071.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2069.39-2069.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3099.1-3434.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.135-3105.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.127-3105.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.54-3105.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.45-3105.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.36-3105.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.27-3105.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.18-3105.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.9-3105.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.119-3105.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.111-3105.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.103-3105.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.95-3105.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.87-3105.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.79-3105.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.71-3105.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3105.63-3105.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.100-3102.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.91-3102.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.9-3102.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.82-3102.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.73-3102.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.64-3102.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.55-3102.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.46-3102.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.37-3102.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.28-3102.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3102.19-3102.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3101.9-3101.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3101.15-3101.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.150-3100.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.141-3100.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.59-3100.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.49-3100.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.39-3100.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.29-3100.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.19-3100.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.9-3100.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.132-3100.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.123-3100.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.114-3100.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.105-3100.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.96-3100.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.87-3100.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.78-3100.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3100.69-3100.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3101.22-3101.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.100-3104.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.91-3104.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.9-3104.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.82-3104.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.73-3104.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.64-3104.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.55-3104.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.46-3104.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.37-3104.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.28-3104.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3104.19-3104.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3103.9-3103.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3103.15-3103.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.150-3106.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.141-3106.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.59-3106.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.49-3106.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.39-3106.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.29-3106.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.19-3106.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.9-3106.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.132-3106.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.123-3106.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.114-3106.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.105-3106.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.96-3106.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.87-3106.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.78-3106.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3106.69-3106.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3103.22-3103.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:265.1-298.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:301.1-341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:303.8-303.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:303.21-303.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:303.11-303.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:302.13-302.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:634.1-706.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:636.8-636.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:636.24-636.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:636.11-636.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:635.13-635.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:636.21-636.22"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:765.1-837.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:767.8-767.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:767.24-767.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:767.11-767.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:766.13-766.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:767.21-767.22"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:578.1-631.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:580.8-580.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:580.24-580.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:580.11-580.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:579.13-579.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:580.21-580.22"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:709.1-762.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:711.8-711.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:711.24-711.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:711.11-711.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:710.13-710.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:711.21-711.22"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:842.1-875.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:844.8-844.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:844.11-844.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:843.13-843.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:878.1-918.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:880.8-880.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:880.21-880.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:880.11-880.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:879.13-879.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1211.1-1283.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1213.8-1213.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1213.24-1213.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1213.11-1213.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1212.13-1212.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1213.21-1213.22"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1342.1-1415.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1344.8-1344.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1344.24-1344.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1344.11-1344.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1343.13-1343.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1344.21-1344.22"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1155.1-1208.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1157.8-1157.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1157.24-1157.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1157.11-1157.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1156.13-1156.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1157.21-1157.22"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1286.1-1339.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1288.8-1288.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1288.24-1288.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1288.11-1288.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1287.13-1287.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1288.21-1288.22"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:969.1-1035.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:971.8-971.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:971.14-971.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:970.13-970.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:971.11-971.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1086.1-1152.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1088.8-1088.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1088.14-1088.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1087.13-1087.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1088.11-1088.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:921.1-966.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.8-923.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.14-923.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:922.13-922.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.11-923.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1038.1-1083.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.8-1040.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.14-1040.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1039.13-1039.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.11-1040.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:392.1-458.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:394.8-394.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:394.14-394.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:393.13-393.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:394.11-394.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:509.1-575.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:511.8-511.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:511.14-511.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:510.13-510.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:511.11-511.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:344.1-389.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.8-346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.14-346.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:345.13-345.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.11-346.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:461.1-506.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.8-463.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.14-463.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:462.13-462.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.11-463.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2788.1-2792.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2789.8-2789.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2790.9-2790.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2596.1-2613.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2609.9-2609.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2608.8-2608.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2607.8-2607.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2597.8-2597.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2598.8-2598.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2599.8-2599.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2600.8-2600.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2601.8-2601.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2602.8-2602.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2603.8-2603.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2604.8-2604.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2605.8-2605.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2606.8-2606.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2665.1-2705.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2696.9-2696.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2695.9-2695.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2675.9-2675.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2674.9-2674.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2673.9-2673.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2672.9-2672.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2671.9-2671.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2670.9-2670.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2669.9-2669.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2666.9-2666.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2694.9-2694.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2693.9-2693.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2692.9-2692.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2667.9-2667.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2668.9-2668.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2685.9-2685.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2686.9-2686.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2701.9-2701.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2794.1-2861.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2797.9-2797.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2803.9-2803.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2804.9-2804.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2798.9-2798.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2796.9-2796.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2799.9-2799.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2800.9-2800.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2795.9-2795.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2805.9-2805.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2806.9-2806.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2863.1-2925.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2866.9-2866.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2873.9-2873.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2872.9-2872.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2871.9-2871.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2870.9-2870.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2867.9-2867.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2865.9-2865.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2868.9-2868.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2869.9-2869.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2864.9-2864.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2762.1-2785.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2776.8-2776.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2775.8-2775.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2774.8-2774.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2773.8-2773.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2764.8-2764.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2763.8-2763.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2772.8-2772.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2771.8-2771.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2770.8-2770.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2769.8-2769.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2768.8-2768.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2767.8-2767.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2766.8-2766.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2765.8-2765.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2777.8-2777.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2778.8-2778.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2783.9-2783.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2779.8-2779.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2641.1-2645.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2642.8-2642.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2643.9-2643.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2616.1-2621.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2619.9-2619.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2618.8-2618.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2617.8-2617.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2928.1-3096.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2930.18-2930.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2937.12-2937.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2939.13-2939.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2935.19-2935.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2935.8-2935.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2931.8-2931.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2930.21-2930.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2931.15-2931.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2930.15-2930.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2929.13-2929.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2931.22-2931.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2937.8-2937.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2929.8-2929.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2939.9-2939.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2930.24-2930.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2931.29-2931.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2932.17-2932.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2932.8-2932.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2938.16-2938.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2936.18-2936.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2936.8-2936.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2934.18-2934.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2934.8-2934.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2933.17-2933.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2933.8-2933.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2937.21-2937.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2939.22-2939.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2453.1-2485.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2460.16-2460.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2459.10-2459.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2461.10-2461.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2455.10-2455.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2456.10-2456.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2454.10-2454.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2467.10-2467.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2488.1-2520.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2495.16-2495.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2494.10-2494.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2499.10-2499.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2496.10-2496.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2489.10-2489.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2490.10-2490.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2492.10-2492.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2491.10-2491.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2493.10-2493.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2498.10-2498.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2502.10-2502.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2501.10-2501.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2419.1-2450.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2426.16-2426.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2425.10-2425.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2430.10-2430.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2420.10-2420.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2424.10-2424.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2433.10-2433.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2432.10-2432.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2357.1-2385.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2364.10-2364.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2362.16-2362.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2361.10-2361.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2366.10-2366.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2363.10-2363.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2359.10-2359.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2360.10-2360.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2358.10-2358.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2365.10-2365.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2369.10-2369.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2368.10-2368.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2367.10-2367.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2388.1-2416.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2395.10-2395.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2393.16-2393.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2392.10-2392.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2397.10-2397.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2394.10-2394.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2389.10-2389.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2390.10-2390.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2391.10-2391.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2396.10-2396.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2400.10-2400.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2399.10-2399.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2398.10-2398.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1419.1-1656.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593$2252": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595$2253": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601$2254": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605$2255": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2097": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593.3-1593.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2098": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595.3-1595.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2099": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1597.3-1597.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2100": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1599.3-1599.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2101": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601.3-1601.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2102": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1603.3-1603.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2103": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605.3-1605.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2104": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1607.3-1607.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2105": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1609.3-1609.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593$2252_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595$2253_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601$2254_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605$2255_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1429.16-1429.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1424.16-1424.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1421.16-1421.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1422.16-1422.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1420.16-1420.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1423.16-1423.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1428.16-1428.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1425.16-1425.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1426.16-1426.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1430.16-1430.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1427.16-1427.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1658.1-1792.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729$2256": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731$2257": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737$2258": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741$2259": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2106": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729.3-1729.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2107": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731.3-1731.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2108": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1733.3-1733.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2109": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1735.3-1735.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2110": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737.3-1737.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2111": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1739.3-1739.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2112": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741.3-1741.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2113": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1743.3-1743.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2114": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1745.3-1745.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729$2256_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731$2257_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737$2258_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741$2259_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1668.16-1668.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1663.16-1663.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1661.16-1661.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1660.16-1660.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1659.16-1659.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1662.16-1662.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1667.16-1667.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1664.16-1664.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1665.16-1665.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1669.16-1669.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1666.16-1666.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1930.1-2064.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001$2264": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003$2265": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009$2266": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013$2267": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2124": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001.3-2001.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2125": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003.3-2003.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2126": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2005.3-2005.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2127": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2007.3-2007.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2128": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009.3-2009.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2129": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2011.3-2011.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2130": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013.3-2013.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2131": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2015.3-2015.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2132": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2017.3-2017.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001$2264_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003$2265_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009$2266_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013$2267_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1940.16-1940.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1935.16-1935.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1933.16-1933.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1932.16-1932.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1931.16-1931.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1934.16-1934.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1939.16-1939.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1937.16-1937.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1936.16-1936.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1941.16-1941.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1938.16-1938.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1794.1-1928.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865$2260": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867$2261": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873$2262": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877$2263": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$2115": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865.3-1865.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2116": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867.3-1867.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2117": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1869.3-1869.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2118": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1871.3-1871.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2119": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873.3-1873.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2120": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1875.3-1875.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2121": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877.3-1877.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2122": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1879.3-1879.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$2123": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1881.3-1881.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865$2260_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867$2261_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873$2262_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          }
        },
        "$logic_and$/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877$2263_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1804.16-1804.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1799.16-1799.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1796.16-1796.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1797.16-1797.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1795.16-1795.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1798.16-1798.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1803.16-1803.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1801.16-1801.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1800.16-1800.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1805.16-1805.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1802.16-1802.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2624.1-2638.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2625.8-2625.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2630.9-2630.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2627.8-2627.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2631.9-2631.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2628.8-2628.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2632.9-2632.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2629.8-2629.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2626.8-2626.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2648.1-2662.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2654.9-2654.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2650.8-2650.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2655.9-2655.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2651.8-2651.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2656.9-2656.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2652.8-2652.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2649.8-2649.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2653.8-2653.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2708.1-2759.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2752.9-2752.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2751.9-2751.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2750.9-2750.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2749.9-2749.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2753.9-2753.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2728.9-2728.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2740.9-2740.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2716.9-2716.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2715.9-2715.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2714.9-2714.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2713.9-2713.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2712.9-2712.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2709.9-2709.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2727.9-2727.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2726.9-2726.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2725.9-2725.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2724.9-2724.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2723.9-2723.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2722.9-2722.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2721.9-2721.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2736.9-2736.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2735.9-2735.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2734.9-2734.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2733.9-2733.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2732.9-2732.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2710.9-2710.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2730.9-2730.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2748.9-2748.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2731.9-2731.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2729.9-2729.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2743.9-2743.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2741.9-2741.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2532.1-2593.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2533.15-2533.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.14-2536.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.26-2536.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2534.15-2534.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2537.20-2537.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2535.14-2535.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.49-2536.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.42-2536.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.33-2536.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2536.8-2536.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "keep": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2525.1-2530.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2526.8-2526.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2528.8-2528.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2527.8-2527.10"
          }
        }
      }
    },
    "delay_toggle": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/delay.v:76.1-86.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000001"
      },
      "ports": {
        "d": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "q": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/delay.v:81.14-81.17"
          }
        },
        "d": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/delay.v:79.14-79.15"
          }
        },
        "q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/delay.v:80.14-80.15"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:13.1-497.10"
      },
      "ports": {
        "clk_in": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "btn": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "usb_dp": {
          "direction": "inout",
          "bits": [ 4 ]
        },
        "usb_dn": {
          "direction": "inout",
          "bits": [ 5 ]
        },
        "usb_pu": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "spi_mosi": {
          "direction": "inout",
          "bits": [ 7 ]
        },
        "spi_miso": {
          "direction": "inout",
          "bits": [ 8 ]
        },
        "spi_clk": {
          "direction": "inout",
          "bits": [ 9 ]
        },
        "spi_cs_n": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "boot_now_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:232.2-239.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 12 ],
            "Q": [ 13 ],
            "R": [ 14 ]
          }
        },
        "boot_now_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 13 ],
            "I2": [ 15 ],
            "I3": [ 16 ],
            "O": [ 12 ]
          }
        },
        "boot_sel_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:232.2-239.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 17 ],
            "Q": [ 18 ],
            "R": [ 14 ]
          }
        },
        "boot_sel_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:232.2-239.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 19 ],
            "Q": [ 20 ],
            "R": [ 14 ]
          }
        },
        "boot_sel_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 20 ],
            "I2": [ 21 ],
            "I3": [ 16 ],
            "O": [ 19 ]
          }
        },
        "boot_sel_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 18 ],
            "I2": [ 22 ],
            "I3": [ 16 ],
            "O": [ 17 ]
          }
        },
        "bram_I.mem.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0010010000100011000001011001001100100010001000110000010110010011001000000010001100000101100100110000010100110111111100000110111100100000001000111000001010010011000000101011011100000000111011110000011000110111000001011011011100000101001101110000000011101111",
            "INIT_1": "0000000011101111011101010001001101010101000100110000000011101111000001010001001110101110001000110000001100010011000000101011011110001001000100111000010010010011000001000001001110000000011001110010111000100011000001011001001100100110001000110000010110010011",
            "INIT_2": "0000001010110111000000000110011110101110001000110000001100010011000000101011011110010110111000111000010010010011000001000001001100000000001000110000000011101111000001010001001100000000111011110111010100010011000000001110111101110101000100110101010100010011",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1000000001100111101001010000001100011100111000110111010100110011101001010000001110101010001000110000001100010011",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 23, 23, 23, 23, 23, 23, 23, 23, 24, 24, 24, 24, 24, 24, 24, 24 ],
            "RADDR": [ 25, 26, 27, 28, 29, 30, 31, 32, "0", "0", "0" ],
            "RCLK": [ 11 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ],
            "RE": [ "1" ],
            "WADDR": [ 25, 26, 27, 28, 29, 30, 31, 32, "0", "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 49 ],
            "WDATA": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ],
            "WE": [ "1" ]
          }
        },
        "bram_I.mem.0.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 24 ],
            "I3": [ 23 ],
            "O": [ 49 ]
          }
        },
        "bram_I.mem.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000001010110101000011000000000000000010101101010000100000000000000000101011010100001111111100001000001000000000011111100001000100000000010100000000011011110010000000000000001000000100010000000000000000000110000000000000000100000000000000100000001001000000",
            "INIT_1": "0000010000000000000011111111010100000001000001100000010011000000000000000011000000000010011000100000000011100000100000100000000000000000000000000000000000000101000000000000010100000000000000000000001010110101000000001111000000000010101101010000000000110000",
            "INIT_2": "1000001000000000000000000000100100000010011000100000000011110000100000100000000011111110000001001111111111110100000000000001010000000000101001000000001001000000000000000000000000000010110000000000111111110110000000110100000000001111111101010000000010000110",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000000000111000001011111110011001010000000001100101000000110000001000000010101000100000000010000000",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 63, 63, 63, 63, 63, 63, 63, 63, 64, 64, 64, 64, 64, 64, 64, 64 ],
            "RADDR": [ 25, 26, 27, 28, 29, 30, 31, 32, "0", "0", "0" ],
            "RCLK": [ 11 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80 ],
            "RE": [ "1" ],
            "WADDR": [ 25, 26, 27, 28, 29, 30, 31, 32, "0", "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 81 ],
            "WDATA": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
            "WE": [ "1" ]
          }
        },
        "bram_I.mem.1.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 64 ],
            "I3": [ 63 ],
            "O": [ 81 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 98 ],
            "I3": [ 99 ],
            "O": [ 100 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 101 ],
            "I3": [ 102 ],
            "O": [ 103 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 105 ],
            "I2": [ 106 ],
            "I3": [ 107 ],
            "O": [ 108 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 111 ],
            "I3": [ 112 ],
            "O": [ 107 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 113 ],
            "I1": [ 114 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 106 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 117 ],
            "I3": [ 118 ],
            "O": [ 119 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 120 ],
            "I2": [ 121 ],
            "I3": [ 122 ],
            "O": [ 118 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 123 ],
            "I1": [ 124 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 117 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 120 ],
            "I3": [ 121 ],
            "O": [ 122 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 126 ],
            "O": [ 127 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 128 ],
            "I2": [ 129 ],
            "I3": [ 130 ],
            "O": [ 126 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 131 ],
            "I1": [ 132 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 125 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 128 ],
            "I3": [ 129 ],
            "O": [ 130 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 133 ],
            "I2": [ 134 ],
            "I3": [ 135 ],
            "O": [ 136 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 137 ],
            "I3": [ 138 ],
            "O": [ 135 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 139 ],
            "I1": [ 140 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 134 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 141 ],
            "I3": [ 142 ],
            "O": [ 143 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 144 ],
            "I2": [ 145 ],
            "I3": [ 146 ],
            "O": [ 142 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 147 ],
            "I1": [ 148 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 141 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 144 ],
            "I3": [ 145 ],
            "O": [ 146 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 149 ],
            "I3": [ 150 ],
            "O": [ 151 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 152 ],
            "I2": [ 153 ],
            "I3": [ 154 ],
            "O": [ 150 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 155 ],
            "I1": [ 156 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 149 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 152 ],
            "I3": [ 153 ],
            "O": [ 154 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 158 ],
            "O": [ 159 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 160 ],
            "I2": [ 161 ],
            "I3": [ 162 ],
            "O": [ 158 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 163 ],
            "I1": [ 164 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 157 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 160 ],
            "I3": [ 161 ],
            "O": [ 162 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 165 ],
            "I2": [ 166 ],
            "I3": [ 167 ],
            "O": [ 168 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 169 ],
            "I3": [ 170 ],
            "O": [ 167 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 171 ],
            "I1": [ 172 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 166 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 173 ],
            "I2": [ 174 ],
            "I3": [ 175 ],
            "O": [ 176 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 177 ],
            "I3": [ 178 ],
            "O": [ 175 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 179 ],
            "I1": [ 180 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 174 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 181 ],
            "I3": [ 182 ],
            "O": [ 183 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 184 ],
            "I2": [ 185 ],
            "I3": [ 186 ],
            "O": [ 182 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 187 ],
            "I1": [ 188 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 181 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 184 ],
            "I3": [ 185 ],
            "O": [ 186 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 189 ],
            "I2": [ 190 ],
            "I3": [ 191 ],
            "O": [ 102 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 192 ],
            "I1": [ 193 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 101 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 189 ],
            "I3": [ 190 ],
            "O": [ 191 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 194 ],
            "I3": [ 195 ],
            "O": [ 196 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 197 ],
            "I2": [ 198 ],
            "I3": [ 199 ],
            "O": [ 200 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 201 ],
            "I3": [ 202 ],
            "O": [ 199 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_20_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 203 ],
            "I1": [ 204 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 198 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 205 ],
            "I2": [ 206 ],
            "I3": [ 207 ],
            "O": [ 208 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 209 ],
            "I3": [ 210 ],
            "O": [ 207 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 211 ],
            "I1": [ 212 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 206 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 213 ],
            "I2": [ 214 ],
            "I3": [ 215 ],
            "O": [ 216 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_22_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 111 ],
            "I3": [ 112 ],
            "O": [ 105 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_22_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 201 ],
            "I3": [ 202 ],
            "O": [ 197 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_22_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 209 ],
            "I3": [ 210 ],
            "O": [ 205 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_22_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 217 ],
            "I3": [ 218 ],
            "O": [ 213 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 217 ],
            "I3": [ 218 ],
            "O": [ 215 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 220 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 214 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 221 ],
            "I3": [ 222 ],
            "O": [ 223 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 224 ],
            "I2": [ 225 ],
            "I3": [ 226 ],
            "O": [ 222 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 227 ],
            "I1": [ 228 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 221 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 224 ],
            "I3": [ 225 ],
            "O": [ 226 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 229 ],
            "I2": [ 230 ],
            "I3": [ 231 ],
            "O": [ 232 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 233 ],
            "I3": [ 234 ],
            "O": [ 231 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 235 ],
            "I1": [ 236 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 230 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 237 ],
            "I3": [ 238 ],
            "O": [ 239 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 240 ],
            "I2": [ 241 ],
            "I3": [ 242 ],
            "O": [ 238 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 243 ],
            "I1": [ 244 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 237 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 240 ],
            "I3": [ 241 ],
            "O": [ 242 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 245 ],
            "I2": [ 246 ],
            "I3": [ 247 ],
            "O": [ 248 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 250 ],
            "I2": [ 161 ],
            "I3": [ 160 ],
            "O": [ 251 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 252 ],
            "I3": [ 253 ],
            "O": [ 245 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 252 ],
            "I3": [ 253 ],
            "O": [ 247 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 255 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 246 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 256 ],
            "I2": [ 257 ],
            "I3": [ 258 ],
            "O": [ 259 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 260 ],
            "I3": [ 261 ],
            "O": [ 258 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 262 ],
            "I1": [ 263 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 257 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 264 ],
            "I3": [ 265 ],
            "O": [ 266 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 267 ],
            "I2": [ 268 ],
            "I3": [ 269 ],
            "O": [ 265 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 270 ],
            "I1": [ 271 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 264 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 267 ],
            "I3": [ 268 ],
            "O": [ 269 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 272 ],
            "I2": [ 273 ],
            "I3": [ 274 ],
            "O": [ 275 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 276 ],
            "I3": [ 277 ],
            "O": [ 272 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 260 ],
            "I3": [ 261 ],
            "O": [ 256 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 177 ],
            "I3": [ 178 ],
            "O": [ 173 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 233 ],
            "I3": [ 234 ],
            "O": [ 229 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 276 ],
            "I3": [ 277 ],
            "O": [ 274 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 278 ],
            "I1": [ 279 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 273 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 280 ],
            "I2": [ 281 ],
            "I3": [ 282 ],
            "O": [ 195 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 283 ],
            "I1": [ 284 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 194 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 280 ],
            "I3": [ 281 ],
            "O": [ 282 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 285 ],
            "I3": [ 286 ],
            "O": [ 287 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 288 ],
            "I2": [ 289 ],
            "I3": [ 290 ],
            "O": [ 291 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ 121 ],
            "I2": [ 292 ],
            "I3": [ 293 ],
            "O": [ 294 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 169 ],
            "I3": [ 170 ],
            "O": [ 165 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 295 ],
            "I3": [ 296 ],
            "O": [ 288 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 213 ],
            "I1": [ 205 ],
            "I2": [ 197 ],
            "I3": [ 105 ],
            "O": [ 297 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 295 ],
            "I3": [ 296 ],
            "O": [ 290 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 299 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 289 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 300 ],
            "I1": [ 301 ],
            "I2": [ 302 ],
            "I3": [ 303 ],
            "O": [ 304 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 305 ],
            "I1": [ 306 ],
            "I2": [ 307 ],
            "I3": [ 308 ],
            "O": [ 309 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 310 ],
            "I3": [ 311 ],
            "O": [ 312 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 249 ],
            "I3": [ 250 ],
            "O": [ 302 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 249 ],
            "I2": [ 250 ],
            "I3": [ 313 ],
            "O": [ 303 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 314 ],
            "I1": [ 315 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 313 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 316 ],
            "I2": [ 317 ],
            "I3": [ 318 ],
            "O": [ 286 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 319 ],
            "I1": [ 320 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 285 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 316 ],
            "I3": [ 317 ],
            "O": [ 318 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 321 ],
            "I3": [ 322 ],
            "O": [ 323 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 324 ],
            "I2": [ 325 ],
            "I3": [ 326 ],
            "O": [ 322 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 327 ],
            "I1": [ 328 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 321 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 324 ],
            "I3": [ 325 ],
            "O": [ 326 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 329 ],
            "I2": [ 330 ],
            "I3": [ 331 ],
            "O": [ 332 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 333 ],
            "I1": [ 334 ],
            "I2": [ 335 ],
            "I3": [ 336 ],
            "O": [ 337 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 267 ],
            "I1": [ 268 ],
            "I2": [ 185 ],
            "I3": [ 184 ],
            "O": [ 338 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 339 ],
            "I3": [ 340 ],
            "O": [ 329 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 245 ],
            "I1": [ 240 ],
            "I2": [ 241 ],
            "I3": [ 251 ],
            "O": [ 341 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 339 ],
            "I3": [ 340 ],
            "O": [ 331 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 343 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 330 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 344 ],
            "I3": [ 345 ],
            "O": [ 346 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 336 ],
            "I2": [ 335 ],
            "I3": [ 347 ],
            "O": [ 345 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 348 ],
            "I1": [ 349 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 344 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 336 ],
            "I3": [ 335 ],
            "O": [ 347 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 350 ],
            "I2": [ 351 ],
            "I3": [ 352 ],
            "O": [ 353 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 324 ],
            "I1": [ 325 ],
            "I2": [ 189 ],
            "I3": [ 190 ],
            "O": [ 354 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 144 ],
            "I1": [ 145 ],
            "I2": [ 280 ],
            "I3": [ 281 ],
            "O": [ 355 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 137 ],
            "I3": [ 138 ],
            "O": [ 133 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 356 ],
            "I3": [ 357 ],
            "O": [ 350 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 356 ],
            "I3": [ 357 ],
            "O": [ 352 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 358 ],
            "I1": [ 359 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 351 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 360 ],
            "I2": [ 361 ],
            "I3": [ 362 ],
            "O": [ 363 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 292 ],
            "I3": [ 293 ],
            "O": [ 362 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 104 ],
            "I2": [ 292 ],
            "I3": [ 293 ],
            "O": [ 361 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_8_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 364 ],
            "I1": [ 365 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 360 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 366 ],
            "I2": [ 367 ],
            "I3": [ 368 ],
            "O": [ 369 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 370 ],
            "I3": [ 371 ],
            "O": [ 366 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 229 ],
            "I1": [ 173 ],
            "I2": [ 256 ],
            "I3": [ 272 ],
            "O": [ 372 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 370 ],
            "I3": [ 371 ],
            "O": [ 368 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ 374 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 367 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 104 ],
            "I1": [ 333 ],
            "I2": [ 334 ],
            "I3": [ 375 ],
            "O": [ 99 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 376 ],
            "I1": [ 377 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 98 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 217 ],
            "I2": [ 218 ],
            "I3": [ 378 ],
            "O": [ 219 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 224 ],
            "I2": [ 225 ],
            "I3": [ 379 ],
            "O": [ 227 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 281 ],
            "I2": [ 280 ],
            "I3": [ 380 ],
            "O": [ 283 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 317 ],
            "I2": [ 316 ],
            "I3": [ 381 ],
            "O": [ 319 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 324 ],
            "I2": [ 325 ],
            "I3": [ 382 ],
            "O": [ 327 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 339 ],
            "I2": [ 340 ],
            "I3": [ 383 ],
            "O": [ 342 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 336 ],
            "I2": [ 335 ],
            "I3": [ 384 ],
            "O": [ 348 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 356 ],
            "I2": [ 357 ],
            "I3": [ 385 ],
            "O": [ 358 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 292 ],
            "I3": [ 386 ],
            "O": [ 364 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 371 ],
            "I2": [ 370 ],
            "I3": [ 387 ],
            "O": [ 373 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 112 ],
            "I2": [ 111 ],
            "I3": [ 388 ],
            "O": [ 113 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 120 ],
            "I3": [ 389 ],
            "O": [ 123 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 233 ],
            "I2": [ 234 ],
            "I3": [ 390 ],
            "O": [ 235 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 295 ],
            "I2": [ 296 ],
            "I3": [ 391 ],
            "O": [ 298 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 129 ],
            "I2": [ 128 ],
            "I3": [ 392 ],
            "O": [ 131 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 138 ],
            "I2": [ 137 ],
            "I3": [ 393 ],
            "O": [ 139 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 144 ],
            "I2": [ 145 ],
            "I3": [ 394 ],
            "O": [ 147 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 153 ],
            "I2": [ 152 ],
            "I3": [ 395 ],
            "O": [ 155 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 161 ],
            "I3": [ 396 ],
            "O": [ 163 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 169 ],
            "I2": [ 170 ],
            "I3": [ 397 ],
            "O": [ 171 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 177 ],
            "I2": [ 178 ],
            "I3": [ 398 ],
            "O": [ 179 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 184 ],
            "I2": [ 185 ],
            "I3": [ 399 ],
            "O": [ 187 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 201 ],
            "I2": [ 202 ],
            "I3": [ 400 ],
            "O": [ 203 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 240 ],
            "I2": [ 241 ],
            "I3": [ 401 ],
            "O": [ 243 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 209 ],
            "I2": [ 210 ],
            "I3": [ 402 ],
            "O": [ 211 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 249 ],
            "I2": [ 250 ],
            "I3": [ "0" ],
            "O": [ 315 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 252 ],
            "I2": [ 253 ],
            "I3": [ 403 ],
            "O": [ 254 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 260 ],
            "I2": [ 261 ],
            "I3": [ 404 ],
            "O": [ 262 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 267 ],
            "I2": [ 268 ],
            "I3": [ 405 ],
            "O": [ 270 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 333 ],
            "I2": [ 334 ],
            "I3": [ 406 ],
            "O": [ 376 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 190 ],
            "I2": [ 189 ],
            "I3": [ 407 ],
            "O": [ 192 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 277 ],
            "I3": [ 408 ],
            "O": [ 278 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 378 ],
            "CO": [ 402 ],
            "I0": [ 217 ],
            "I1": [ 218 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 379 ],
            "CO": [ 378 ],
            "I0": [ 224 ],
            "I1": [ 225 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 381 ],
            "CO": [ 380 ],
            "I0": [ 317 ],
            "I1": [ 316 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 382 ],
            "CO": [ 381 ],
            "I0": [ 324 ],
            "I1": [ 325 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 383 ],
            "CO": [ 382 ],
            "I0": [ 339 ],
            "I1": [ 340 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 384 ],
            "CO": [ 383 ],
            "I0": [ 336 ],
            "I1": [ 335 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 385 ],
            "CO": [ 384 ],
            "I0": [ 356 ],
            "I1": [ 357 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 386 ],
            "CO": [ 385 ],
            "I0": [ 293 ],
            "I1": [ 292 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 387 ],
            "CO": [ 386 ],
            "I0": [ 371 ],
            "I1": [ 370 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 388 ],
            "CO": [ 387 ],
            "I0": [ 112 ],
            "I1": [ 111 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 389 ],
            "CO": [ 388 ],
            "I0": [ 121 ],
            "I1": [ 120 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 391 ],
            "CO": [ 408 ],
            "I0": [ 295 ],
            "I1": [ 296 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 390 ],
            "CO": [ 379 ],
            "I0": [ 233 ],
            "I1": [ 234 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 392 ],
            "CO": [ 389 ],
            "I0": [ 129 ],
            "I1": [ 128 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 393 ],
            "CO": [ 392 ],
            "I0": [ 138 ],
            "I1": [ 137 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 394 ],
            "CO": [ 393 ],
            "I0": [ 144 ],
            "I1": [ 145 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 395 ],
            "CO": [ 394 ],
            "I0": [ 153 ],
            "I1": [ 152 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 396 ],
            "CO": [ 395 ],
            "I0": [ 160 ],
            "I1": [ 161 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 397 ],
            "CO": [ 396 ],
            "I0": [ 169 ],
            "I1": [ 170 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 398 ],
            "CO": [ 397 ],
            "I0": [ 177 ],
            "I1": [ 178 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 399 ],
            "CO": [ 398 ],
            "I0": [ 184 ],
            "I1": [ 185 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 400 ],
            "CO": [ 399 ],
            "I0": [ 201 ],
            "I1": [ 202 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 402 ],
            "CO": [ 400 ],
            "I0": [ 209 ],
            "I1": [ 210 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 401 ],
            "CO": [ 390 ],
            "I0": [ 240 ],
            "I1": [ 241 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 391 ],
            "I0": [ 249 ],
            "I1": [ 250 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 403 ],
            "CO": [ 401 ],
            "I0": [ 252 ],
            "I1": [ 253 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 404 ],
            "CO": [ 403 ],
            "I0": [ 260 ],
            "I1": [ 261 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 405 ],
            "CO": [ 404 ],
            "I0": [ 267 ],
            "I1": [ 268 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 407 ],
            "CO": [ 406 ],
            "I0": [ 190 ],
            "I1": [ 189 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 408 ],
            "CO": [ 405 ],
            "I0": [ 276 ],
            "I1": [ 277 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 380 ],
            "CO": [ 407 ],
            "I0": [ 281 ],
            "I1": [ 280 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 217 ],
            "I2": [ 409 ],
            "I3": [ 410 ],
            "O": [ 220 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 224 ],
            "I2": [ 411 ],
            "I3": [ 412 ],
            "O": [ 228 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 281 ],
            "I2": [ 413 ],
            "I3": [ 414 ],
            "O": [ 284 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 317 ],
            "I2": [ 415 ],
            "I3": [ 416 ],
            "O": [ 320 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 324 ],
            "I2": [ 417 ],
            "I3": [ 418 ],
            "O": [ 328 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 339 ],
            "I2": [ 419 ],
            "I3": [ 420 ],
            "O": [ 343 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 336 ],
            "I2": [ 421 ],
            "I3": [ 422 ],
            "O": [ 349 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 356 ],
            "I2": [ 423 ],
            "I3": [ 424 ],
            "O": [ 359 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 425 ],
            "I3": [ 426 ],
            "O": [ 365 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 371 ],
            "I2": [ 427 ],
            "I3": [ 428 ],
            "O": [ 374 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 112 ],
            "I2": [ 429 ],
            "I3": [ 430 ],
            "O": [ 114 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 431 ],
            "I3": [ 432 ],
            "O": [ 124 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 233 ],
            "I2": [ 433 ],
            "I3": [ 434 ],
            "O": [ 236 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 295 ],
            "I2": [ 435 ],
            "I3": [ 436 ],
            "O": [ 299 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 129 ],
            "I2": [ 437 ],
            "I3": [ 438 ],
            "O": [ 132 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 138 ],
            "I2": [ 439 ],
            "I3": [ 440 ],
            "O": [ 140 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 144 ],
            "I2": [ 441 ],
            "I3": [ 442 ],
            "O": [ 148 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 153 ],
            "I2": [ 443 ],
            "I3": [ 444 ],
            "O": [ 156 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 445 ],
            "I3": [ 446 ],
            "O": [ 164 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 169 ],
            "I2": [ 447 ],
            "I3": [ 448 ],
            "O": [ 172 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 177 ],
            "I2": [ 449 ],
            "I3": [ 450 ],
            "O": [ 180 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 184 ],
            "I2": [ 451 ],
            "I3": [ 452 ],
            "O": [ 188 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 201 ],
            "I2": [ 453 ],
            "I3": [ 454 ],
            "O": [ 204 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 240 ],
            "I2": [ 455 ],
            "I3": [ 456 ],
            "O": [ 244 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 209 ],
            "I2": [ 457 ],
            "I3": [ 458 ],
            "O": [ 212 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 249 ],
            "I2": [ 459 ],
            "I3": [ "1" ],
            "O": [ 314 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 252 ],
            "I2": [ 460 ],
            "I3": [ 461 ],
            "O": [ 255 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 260 ],
            "I2": [ 462 ],
            "I3": [ 463 ],
            "O": [ 263 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 267 ],
            "I2": [ 464 ],
            "I3": [ 465 ],
            "O": [ 271 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 333 ],
            "I2": [ 466 ],
            "I3": [ 467 ],
            "O": [ 377 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 190 ],
            "I2": [ 468 ],
            "I3": [ 469 ],
            "O": [ 193 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 470 ],
            "I3": [ 471 ],
            "O": [ 279 ]
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 333 ],
            "I3": [ 334 ],
            "O": [ 375 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 100 ],
            "Q": [ 472 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 103 ],
            "Q": [ 473 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 108 ],
            "Q": [ 474 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 119 ],
            "Q": [ 475 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 127 ],
            "Q": [ 476 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 136 ],
            "Q": [ 477 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 143 ],
            "Q": [ 478 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 151 ],
            "Q": [ 479 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 159 ],
            "Q": [ 480 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 168 ],
            "Q": [ 481 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 176 ],
            "Q": [ 482 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 183 ],
            "Q": [ 483 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 196 ],
            "Q": [ 484 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 200 ],
            "Q": [ 485 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 208 ],
            "Q": [ 486 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 216 ],
            "Q": [ 487 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 223 ],
            "Q": [ 488 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 232 ],
            "Q": [ 489 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 239 ],
            "Q": [ 490 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 248 ],
            "Q": [ 491 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 259 ],
            "Q": [ 492 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 266 ],
            "Q": [ 493 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 275 ],
            "Q": [ 494 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 287 ],
            "Q": [ 495 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 291 ],
            "Q": [ 496 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 304 ],
            "Q": [ 497 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 323 ],
            "Q": [ 498 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 332 ],
            "Q": [ 499 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 346 ],
            "Q": [ 500 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 353 ],
            "Q": [ 501 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 363 ],
            "Q": [ 502 ]
          }
        },
        "cpu_I.alu_out_q_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 369 ],
            "Q": [ 503 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 504 ],
            "Q": [ 311 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 505 ],
            "Q": [ 506 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 507 ],
            "I1": [ 508 ],
            "I2": [ 506 ],
            "I3": [ 509 ],
            "O": [ 505 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 510 ],
            "I2": [ 511 ],
            "I3": [ 512 ],
            "O": [ 509 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 513 ],
            "Q": [ 310 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 514 ],
            "I2": [ 515 ],
            "I3": [ 516 ],
            "O": [ 513 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 517 ],
            "I1": [ 512 ],
            "I2": [ 518 ],
            "I3": [ 508 ],
            "O": [ 516 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 519 ],
            "Q": [ 308 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 520 ],
            "I1": [ 521 ],
            "I2": [ 508 ],
            "I3": [ 522 ],
            "O": [ 519 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 523 ],
            "I2": [ 507 ],
            "I3": [ 524 ],
            "O": [ 525 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 308 ],
            "I3": [ 307 ],
            "O": [ 520 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 526 ],
            "Q": [ 512 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 514 ],
            "I2": [ 527 ],
            "I3": [ 528 ],
            "O": [ 526 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 14 ],
            "I3": [ 305 ],
            "O": [ 527 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 528 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 531 ],
            "Q": [ 305 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 532 ],
            "I1": [ 533 ],
            "I2": [ 534 ],
            "I3": [ 514 ],
            "O": [ 531 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 528 ],
            "I3": [ 305 ],
            "O": [ 532 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 523 ],
            "I3": [ 507 ],
            "O": [ 533 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 535 ],
            "Q": [ 536 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 14 ],
            "I2": [ 536 ],
            "I3": [ 514 ],
            "O": [ 535 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 537 ],
            "I3": [ 508 ],
            "O": [ 504 ]
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 538 ],
            "I1": [ 512 ],
            "I2": [ 507 ],
            "I3": [ 311 ],
            "O": [ 537 ]
          }
        },
        "cpu_I.cpuregs.regs[0].genblk2.genblk1.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4KNR",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000000",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] genblk2.genblk1.ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:142.6-154.5|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLKE": "input",
            "RCLKN": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 539, 540, 541, 542, 543, "0", "0", "0", "0", "0", "0" ],
            "RCLKE": [ "1" ],
            "RCLKN": [ 11 ],
            "RDATA": [ 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559 ],
            "RE": [ "1" ],
            "WADDR": [ 560, 561, 562, 563, 564, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 565 ],
            "WDATA": [ 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581 ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.cpuregs.regs[0].wr_ena_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 306 ],
            "I2": [ 582 ],
            "I3": [ 583 ],
            "O": [ 565 ]
          }
        },
        "cpu_I.cpuregs.regs[0].wr_ena_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 560 ],
            "I1": [ 561 ],
            "I2": [ 584 ],
            "I3": [ 527 ],
            "O": [ 583 ]
          }
        },
        "cpu_I.cpuregs.regs[0].wr_ena_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 562 ],
            "I2": [ 563 ],
            "I3": [ 564 ],
            "O": [ 584 ]
          }
        },
        "cpu_I.cpuregs.regs[1].genblk2.genblk1.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4KNR",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000000",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] genblk2.genblk1.ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:142.6-154.5|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLKE": "input",
            "RCLKN": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 539, 540, 541, 542, 543, "0", "0", "0", "0", "0", "0" ],
            "RCLKE": [ "1" ],
            "RCLKN": [ 11 ],
            "RDATA": [ 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600 ],
            "RE": [ "1" ],
            "WADDR": [ 560, 561, 562, 563, 564, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 565 ],
            "WDATA": [ 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616 ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.cpuregs.regs[2].genblk2.genblk1.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4KNR",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000000",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] genblk2.genblk1.ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:142.6-154.5|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLKE": "input",
            "RCLKN": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 617, 618, 619, 620, 621, "0", "0", "0", "0", "0", "0" ],
            "RCLKE": [ "1" ],
            "RCLKN": [ 11 ],
            "RDATA": [ 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637 ],
            "RE": [ "1" ],
            "WADDR": [ 560, 561, 562, 563, 564, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 565 ],
            "WDATA": [ 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581 ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.cpuregs.regs[3].genblk2.genblk1.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4KNR",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000000",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] genblk2.genblk1.ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:142.6-154.5|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLKE": "input",
            "RCLKN": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 617, 618, 619, 620, 621, "0", "0", "0", "0", "0", "0" ],
            "RCLKE": [ "1" ],
            "RCLKN": [ 11 ],
            "RDATA": [ 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653 ],
            "RE": [ "1" ],
            "WADDR": [ 560, 561, 562, 563, 564, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 565 ],
            "WDATA": [ 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616 ],
            "WE": [ "1" ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100011101110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 654 ],
            "I1": [ 655 ],
            "I2": [ 656 ],
            "I3": [ 657 ],
            "O": [ 616 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 658 ],
            "I2": [ 659 ],
            "I3": [ 655 ],
            "O": [ 608 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 660 ],
            "I2": [ 661 ],
            "I3": [ 655 ],
            "O": [ 611 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_10_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 661 ],
            "I1": [ 662 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 663 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 664 ],
            "I2": [ 474 ],
            "I3": [ 665 ],
            "O": [ 661 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 666 ],
            "I2": [ 667 ],
            "I3": [ 655 ],
            "O": [ 603 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 667 ],
            "I1": [ 668 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 669 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 670 ],
            "I2": [ 475 ],
            "I3": [ 665 ],
            "O": [ 667 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 671 ],
            "I2": [ 672 ],
            "I3": [ 655 ],
            "O": [ 613 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 672 ],
            "I1": [ 673 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 674 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 675 ],
            "I2": [ 476 ],
            "I3": [ 665 ],
            "O": [ 672 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 676 ],
            "I2": [ 677 ],
            "I3": [ 655 ],
            "O": [ 605 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 677 ],
            "I1": [ 678 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 679 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 680 ],
            "I2": [ 477 ],
            "I3": [ 665 ],
            "O": [ 677 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 681 ],
            "I2": [ 682 ],
            "I3": [ 655 ],
            "O": [ 609 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 682 ],
            "I1": [ 683 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 684 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 685 ],
            "I2": [ 478 ],
            "I3": [ 665 ],
            "O": [ 682 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 686 ],
            "I2": [ 687 ],
            "I3": [ 655 ],
            "O": [ 601 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 687 ],
            "I1": [ 688 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 689 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 690 ],
            "I2": [ 479 ],
            "I3": [ 665 ],
            "O": [ 687 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 691 ],
            "I2": [ 692 ],
            "I3": [ 655 ],
            "O": [ 581 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 692 ],
            "I1": [ 693 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 694 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 695 ],
            "I2": [ 480 ],
            "I3": [ 665 ],
            "O": [ 692 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 696 ],
            "I2": [ 697 ],
            "I3": [ 655 ],
            "O": [ 573 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 697 ],
            "I1": [ 698 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 699 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 700 ],
            "I2": [ 481 ],
            "I3": [ 665 ],
            "O": [ 697 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 655 ],
            "O": [ 577 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 702 ],
            "I1": [ 703 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 704 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 705 ],
            "I2": [ 482 ],
            "I3": [ 665 ],
            "O": [ 702 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 706 ],
            "I2": [ 707 ],
            "I3": [ 655 ],
            "O": [ 569 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 707 ],
            "I1": [ 708 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 709 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 710 ],
            "I2": [ 483 ],
            "I3": [ 665 ],
            "O": [ 707 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 659 ],
            "I1": [ 711 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 712 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 713 ],
            "I2": [ 473 ],
            "I3": [ 665 ],
            "O": [ 659 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 714 ],
            "I2": [ 715 ],
            "I3": [ 655 ],
            "O": [ 612 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 716 ],
            "I2": [ 717 ],
            "I3": [ 655 ],
            "O": [ 579 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 717 ],
            "I1": [ 718 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 719 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 720 ],
            "I2": [ 485 ],
            "I3": [ 665 ],
            "O": [ 717 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 721 ],
            "I2": [ 722 ],
            "I3": [ 655 ],
            "O": [ 571 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 722 ],
            "I1": [ 723 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 724 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 725 ],
            "I2": [ 486 ],
            "I3": [ 665 ],
            "O": [ 722 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 726 ],
            "I2": [ 727 ],
            "I3": [ 655 ],
            "O": [ 575 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 727 ],
            "I1": [ 728 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 729 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 730 ],
            "I2": [ 487 ],
            "I3": [ 665 ],
            "O": [ 727 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 731 ],
            "I2": [ 732 ],
            "I3": [ 655 ],
            "O": [ 567 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 732 ],
            "I1": [ 733 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 734 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 735 ],
            "I2": [ 488 ],
            "I3": [ 665 ],
            "O": [ 732 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 736 ],
            "I2": [ 737 ],
            "I3": [ 655 ],
            "O": [ 580 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 737 ],
            "I1": [ 738 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 739 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 740 ],
            "I2": [ 489 ],
            "I3": [ 665 ],
            "O": [ 737 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 741 ],
            "I2": [ 742 ],
            "I3": [ 655 ],
            "O": [ 572 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 742 ],
            "I1": [ 743 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 744 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 745 ],
            "I2": [ 490 ],
            "I3": [ 665 ],
            "O": [ 742 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 746 ],
            "I2": [ 747 ],
            "I3": [ 655 ],
            "O": [ 576 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 747 ],
            "I1": [ 748 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 749 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 750 ],
            "I2": [ 491 ],
            "I3": [ 665 ],
            "O": [ 747 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 751 ],
            "I2": [ 752 ],
            "I3": [ 655 ],
            "O": [ 568 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 754 ],
            "I3": [ 655 ],
            "O": [ 578 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 754 ],
            "I1": [ 755 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 756 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 757 ],
            "I2": [ 493 ],
            "I3": [ 665 ],
            "O": [ 754 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 758 ],
            "I2": [ 759 ],
            "I3": [ 655 ],
            "O": [ 570 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 759 ],
            "I1": [ 760 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 761 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 762 ],
            "I2": [ 494 ],
            "I3": [ 665 ],
            "O": [ 759 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 715 ],
            "I1": [ 763 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 764 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 765 ],
            "I2": [ 484 ],
            "I3": [ 665 ],
            "O": [ 715 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 766 ],
            "I2": [ 767 ],
            "I3": [ 655 ],
            "O": [ 604 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 768 ],
            "I3": [ 655 ],
            "O": [ 574 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 768 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 769 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 770 ],
            "I0": [ 769 ],
            "I1": [ 618 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 771 ],
            "CO": [ 772 ],
            "I0": [ 724 ],
            "I1": [ 773 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 774 ],
            "CO": [ 771 ],
            "I0": [ 729 ],
            "I1": [ 775 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 776 ],
            "CO": [ 777 ],
            "I0": [ 778 ],
            "I1": [ 779 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 780 ],
            "CO": [ 776 ],
            "I0": [ 781 ],
            "I1": [ 779 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 782 ],
            "CO": [ 780 ],
            "I0": [ 783 ],
            "I1": [ 779 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 784 ],
            "CO": [ 782 ],
            "I0": [ 785 ],
            "I1": [ 779 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 786 ],
            "CO": [ 784 ],
            "I0": [ 787 ],
            "I1": [ 779 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 788 ],
            "CO": [ 786 ],
            "I0": [ 789 ],
            "I1": [ 779 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 790 ],
            "CO": [ 788 ],
            "I0": [ 791 ],
            "I1": [ 779 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 792 ],
            "CO": [ 790 ],
            "I0": [ 663 ],
            "I1": [ 779 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 770 ],
            "CO": [ 793 ],
            "I0": [ 761 ],
            "I1": [ 619 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 794 ],
            "CO": [ 792 ],
            "I0": [ 669 ],
            "I1": [ 779 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 795 ],
            "CO": [ 774 ],
            "I0": [ 734 ],
            "I1": [ 796 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 797 ],
            "CO": [ 794 ],
            "I0": [ 674 ],
            "I1": [ 543 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 798 ],
            "CO": [ 797 ],
            "I0": [ 679 ],
            "I1": [ 542 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 799 ],
            "CO": [ 798 ],
            "I0": [ 684 ],
            "I1": [ 541 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 800 ],
            "CO": [ 799 ],
            "I0": [ 689 ],
            "I1": [ 540 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 801 ],
            "CO": [ 800 ],
            "I0": [ 694 ],
            "I1": [ 539 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 802 ],
            "CO": [ 801 ],
            "I0": [ 699 ],
            "I1": [ 803 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 804 ],
            "CO": [ 802 ],
            "I0": [ 704 ],
            "I1": [ 805 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 806 ],
            "CO": [ 804 ],
            "I0": [ 709 ],
            "I1": [ 807 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 772 ],
            "CO": [ 806 ],
            "I0": [ 719 ],
            "I1": [ 617 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 808 ],
            "CO": [ 795 ],
            "I0": [ 739 ],
            "I1": [ 809 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 810 ],
            "CO": [ 808 ],
            "I0": [ 744 ],
            "I1": [ 811 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 812 ],
            "CO": [ 810 ],
            "I0": [ 749 ],
            "I1": [ 813 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 814 ],
            "CO": [ 812 ],
            "I0": [ 815 ],
            "I1": [ 621 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 793 ],
            "CO": [ 814 ],
            "I0": [ 756 ],
            "I1": [ 620 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 816 ],
            "CO": [ 817 ],
            "I0": [ 712 ],
            "I1": [ 779 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 777 ],
            "CO": [ 816 ],
            "I0": [ 764 ],
            "I1": [ 779 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 818 ],
            "I2": [ 496 ],
            "I3": [ 665 ],
            "O": [ 768 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 819 ],
            "I1": [ 497 ],
            "I2": [ 665 ],
            "I3": [ 655 ],
            "O": [ 566 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 767 ],
            "I1": [ 820 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 778 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 821 ],
            "I2": [ 495 ],
            "I3": [ 665 ],
            "O": [ 767 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 822 ],
            "I2": [ 823 ],
            "I3": [ 655 ],
            "O": [ 614 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 823 ],
            "I1": [ 824 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 781 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 825 ],
            "I2": [ 498 ],
            "I3": [ 665 ],
            "O": [ 823 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 826 ],
            "I2": [ 827 ],
            "I3": [ 655 ],
            "O": [ 606 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 827 ],
            "I1": [ 828 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 783 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 829 ],
            "I2": [ 499 ],
            "I3": [ 665 ],
            "O": [ 827 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 830 ],
            "I2": [ 831 ],
            "I3": [ 655 ],
            "O": [ 610 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 831 ],
            "I1": [ 832 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 785 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 833 ],
            "I2": [ 500 ],
            "I3": [ 665 ],
            "O": [ 831 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 834 ],
            "I2": [ 835 ],
            "I3": [ 655 ],
            "O": [ 602 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 835 ],
            "I1": [ 836 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 787 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 837 ],
            "I2": [ 501 ],
            "I3": [ 665 ],
            "O": [ 835 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 838 ],
            "I2": [ 839 ],
            "I3": [ 655 ],
            "O": [ 615 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 839 ],
            "I1": [ 840 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 789 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 841 ],
            "I2": [ 502 ],
            "I3": [ 665 ],
            "O": [ 839 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 842 ],
            "I2": [ 843 ],
            "I3": [ 655 ],
            "O": [ 607 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 844 ],
            "I3": [ 845 ],
            "O": [ 716 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 847 ],
            "O": [ 721 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 848 ],
            "I3": [ 849 ],
            "O": [ 766 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 850 ],
            "I3": [ 851 ],
            "O": [ 822 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 852 ],
            "I3": [ 853 ],
            "O": [ 826 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 854 ],
            "I3": [ 855 ],
            "O": [ 830 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 856 ],
            "I3": [ 857 ],
            "O": [ 834 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 858 ],
            "I3": [ 859 ],
            "O": [ 838 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 860 ],
            "I3": [ 861 ],
            "O": [ 842 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 862 ],
            "I3": [ 758 ],
            "O": [ 753 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 863 ],
            "I3": [ 864 ],
            "O": [ 660 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 865 ],
            "I3": [ 866 ],
            "O": [ 666 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 867 ],
            "I3": [ 868 ],
            "O": [ 726 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 869 ],
            "I3": [ 870 ],
            "O": [ 671 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 871 ],
            "I3": [ 872 ],
            "O": [ 676 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 873 ],
            "I3": [ 874 ],
            "O": [ 681 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 875 ],
            "I3": [ 876 ],
            "O": [ 686 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 877 ],
            "I3": [ 878 ],
            "O": [ 691 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 879 ],
            "I3": [ 880 ],
            "O": [ 696 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 881 ],
            "I3": [ 882 ],
            "O": [ 701 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 883 ],
            "I3": [ 884 ],
            "O": [ 706 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 885 ],
            "I3": [ 886 ],
            "O": [ 731 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 887 ],
            "I3": [ 888 ],
            "O": [ 736 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 889 ],
            "I3": [ 890 ],
            "O": [ 741 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 891 ],
            "I3": [ 892 ],
            "O": [ 746 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 893 ],
            "I3": [ 894 ],
            "O": [ 751 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 895 ],
            "I3": [ 896 ],
            "O": [ 658 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 897 ],
            "I3": [ 898 ],
            "O": [ 714 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 843 ],
            "I1": [ 899 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 791 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 900 ],
            "I2": [ 503 ],
            "I3": [ 665 ],
            "O": [ 843 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 654 ],
            "I1": [ 901 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 902 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 752 ],
            "I1": [ 903 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 815 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 904 ],
            "I2": [ 472 ],
            "I3": [ 665 ],
            "O": [ 654 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 845 ],
            "CO": [ 884 ],
            "I0": [ "0" ],
            "I1": [ 844 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 847 ],
            "CO": [ 845 ],
            "I0": [ "0" ],
            "I1": [ 846 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 849 ],
            "CO": [ 898 ],
            "I0": [ "0" ],
            "I1": [ 848 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 851 ],
            "CO": [ 849 ],
            "I0": [ "0" ],
            "I1": [ 850 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 853 ],
            "CO": [ 851 ],
            "I0": [ "0" ],
            "I1": [ 852 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 855 ],
            "CO": [ 853 ],
            "I0": [ "0" ],
            "I1": [ 854 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 857 ],
            "CO": [ 855 ],
            "I0": [ "0" ],
            "I1": [ 856 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 859 ],
            "CO": [ 857 ],
            "I0": [ "0" ],
            "I1": [ 858 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 861 ],
            "CO": [ 859 ],
            "I0": [ "0" ],
            "I1": [ 860 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 758 ],
            "CO": [ 894 ],
            "I0": [ "0" ],
            "I1": [ 862 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 864 ],
            "CO": [ 861 ],
            "I0": [ "0" ],
            "I1": [ 863 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 866 ],
            "CO": [ 864 ],
            "I0": [ "0" ],
            "I1": [ 865 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 868 ],
            "CO": [ 847 ],
            "I0": [ "0" ],
            "I1": [ 867 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 870 ],
            "CO": [ 866 ],
            "I0": [ "0" ],
            "I1": [ 869 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 872 ],
            "CO": [ 870 ],
            "I0": [ "0" ],
            "I1": [ 871 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 874 ],
            "CO": [ 872 ],
            "I0": [ "0" ],
            "I1": [ 873 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 876 ],
            "CO": [ 874 ],
            "I0": [ "0" ],
            "I1": [ 875 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 878 ],
            "CO": [ 876 ],
            "I0": [ "0" ],
            "I1": [ 877 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 880 ],
            "CO": [ 878 ],
            "I0": [ "0" ],
            "I1": [ 879 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 882 ],
            "CO": [ 880 ],
            "I0": [ "0" ],
            "I1": [ 881 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 884 ],
            "CO": [ 882 ],
            "I0": [ "0" ],
            "I1": [ 883 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 886 ],
            "CO": [ 868 ],
            "I0": [ "0" ],
            "I1": [ 885 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 888 ],
            "CO": [ 886 ],
            "I0": [ "0" ],
            "I1": [ 887 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 890 ],
            "CO": [ 888 ],
            "I0": [ "0" ],
            "I1": [ 889 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 892 ],
            "CO": [ 890 ],
            "I0": [ "0" ],
            "I1": [ 891 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 894 ],
            "CO": [ 892 ],
            "I0": [ "0" ],
            "I1": [ 893 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 896 ],
            "CO": [ 657 ],
            "I0": [ "0" ],
            "I1": [ 895 ]
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 898 ],
            "CO": [ 896 ],
            "I0": [ "0" ],
            "I1": [ 897 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 905 ],
            "E": [ 906 ],
            "Q": [ 907 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 909 ],
            "E": [ 906 ],
            "Q": [ 910 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 911 ],
            "E": [ 906 ],
            "Q": [ 912 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 913 ],
            "E": [ 906 ],
            "Q": [ 914 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 915 ],
            "E": [ 906 ],
            "Q": [ 916 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 917 ],
            "E": [ 906 ],
            "Q": [ 918 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 919 ],
            "E": [ 906 ],
            "Q": [ 920 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 921 ],
            "E": [ 906 ],
            "Q": [ 922 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 923 ],
            "E": [ 906 ],
            "Q": [ 924 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 925 ],
            "E": [ 906 ],
            "Q": [ 926 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 927 ],
            "E": [ 906 ],
            "Q": [ 928 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 929 ],
            "E": [ 906 ],
            "Q": [ 930 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 931 ],
            "E": [ 906 ],
            "Q": [ 932 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 933 ],
            "E": [ 906 ],
            "Q": [ 934 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 935 ],
            "E": [ 906 ],
            "Q": [ 936 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 937 ],
            "E": [ 906 ],
            "Q": [ 938 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 939 ],
            "E": [ 906 ],
            "Q": [ 940 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 941 ],
            "E": [ 906 ],
            "Q": [ 942 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 943 ],
            "E": [ 906 ],
            "Q": [ 944 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 945 ],
            "E": [ 906 ],
            "Q": [ 946 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 947 ],
            "E": [ 906 ],
            "Q": [ 948 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 949 ],
            "E": [ 906 ],
            "Q": [ 950 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 951 ],
            "E": [ 906 ],
            "Q": [ 952 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 953 ],
            "E": [ 906 ],
            "Q": [ 954 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 955 ],
            "E": [ 906 ],
            "Q": [ 956 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 957 ],
            "E": [ 906 ],
            "Q": [ 958 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 959 ],
            "E": [ 906 ],
            "Q": [ 960 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 961 ],
            "E": [ 906 ],
            "Q": [ 962 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 963 ],
            "E": [ 906 ],
            "Q": [ 964 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 965 ],
            "E": [ 906 ],
            "Q": [ 966 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 967 ],
            "E": [ 906 ],
            "Q": [ 968 ],
            "R": [ 908 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 969 ],
            "E": [ 906 ],
            "Q": [ 970 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 971 ],
            "I1": [ 511 ],
            "I2": [ 972 ],
            "I3": [ 973 ],
            "O": [ 969 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 511 ],
            "I1": [ 972 ],
            "I2": [ 974 ],
            "I3": [ 975 ],
            "O": [ 911 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 971 ],
            "I2": [ 529 ],
            "I3": [ 617 ],
            "O": [ 975 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 803 ],
            "I1": [ 529 ],
            "I2": [ 976 ],
            "I3": [ 977 ],
            "O": [ 917 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 980 ],
            "I3": [ 981 ],
            "O": [ 937 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 511 ],
            "I1": [ 307 ],
            "I2": [ 982 ],
            "I3": [ 983 ],
            "O": [ 909 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 511 ],
            "I1": [ 307 ],
            "I2": [ 984 ],
            "I3": [ 985 ],
            "O": [ 905 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 986 ],
            "I3": [ 981 ],
            "O": [ 935 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 529 ],
            "I2": [ 541 ],
            "I3": [ 987 ],
            "O": [ 923 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 988 ],
            "I3": [ 976 ],
            "O": [ 987 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 989 ],
            "I3": [ 981 ],
            "O": [ 949 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 990 ],
            "I3": [ 981 ],
            "O": [ 933 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 529 ],
            "I2": [ 805 ],
            "I3": [ 991 ],
            "O": [ 915 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 992 ],
            "I3": [ 976 ],
            "O": [ 991 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 993 ],
            "I3": [ 981 ],
            "O": [ 941 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 994 ],
            "I3": [ 981 ],
            "O": [ 945 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 974 ],
            "I3": [ 981 ],
            "O": [ 955 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 529 ],
            "I2": [ 543 ],
            "I3": [ 995 ],
            "O": [ 927 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 996 ],
            "I3": [ 981 ],
            "O": [ 951 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 807 ],
            "I1": [ 529 ],
            "I2": [ 976 ],
            "I3": [ 997 ],
            "O": [ 913 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 529 ],
            "I2": [ 539 ],
            "I3": [ 998 ],
            "O": [ 919 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 999 ],
            "I3": [ 976 ],
            "O": [ 998 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 1000 ],
            "I3": [ 981 ],
            "O": [ 939 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 1001 ],
            "I3": [ 976 ],
            "O": [ 995 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 540 ],
            "I1": [ 529 ],
            "I2": [ 976 ],
            "I3": [ 1002 ],
            "O": [ 921 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 979 ],
            "I2": [ 978 ],
            "I3": [ 1003 ],
            "O": [ 1002 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 973 ],
            "I3": [ 981 ],
            "O": [ 929 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 1004 ],
            "I3": [ 981 ],
            "O": [ 947 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 542 ],
            "I1": [ 529 ],
            "I2": [ 976 ],
            "I3": [ 1005 ],
            "O": [ 925 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 979 ],
            "I2": [ 978 ],
            "I3": [ 1006 ],
            "O": [ 1005 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 511 ],
            "I1": [ 307 ],
            "I2": [ 1007 ],
            "I3": [ 1008 ],
            "O": [ 953 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 1009 ],
            "I3": [ 981 ],
            "O": [ 943 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 511 ],
            "I1": [ 307 ],
            "I2": [ 1010 ],
            "I3": [ 1011 ],
            "O": [ 931 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 979 ],
            "I2": [ 978 ],
            "I3": [ 1012 ],
            "O": [ 977 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 621 ],
            "I1": [ 529 ],
            "I2": [ 972 ],
            "I3": [ 1000 ],
            "O": [ 1008 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 620 ],
            "I1": [ 529 ],
            "I2": [ 972 ],
            "I3": [ 980 ],
            "O": [ 1011 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 619 ],
            "I1": [ 529 ],
            "I2": [ 972 ],
            "I3": [ 986 ],
            "O": [ 983 ]
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 618 ],
            "I1": [ 529 ],
            "I2": [ 972 ],
            "I3": [ 990 ],
            "O": [ 985 ]
          }
        },
        "cpu_I.decoded_imm_uj_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1013 ],
            "E": [ 524 ],
            "Q": [ 779 ]
          }
        },
        "cpu_I.decoded_imm_uj_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1014 ],
            "E": [ 524 ],
            "Q": [ 543 ]
          }
        },
        "cpu_I.decoded_imm_uj_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1015 ],
            "E": [ 524 ],
            "Q": [ 813 ]
          }
        },
        "cpu_I.decoded_imm_uj_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1016 ],
            "E": [ 524 ],
            "Q": [ 621 ]
          }
        },
        "cpu_I.decoded_imm_uj_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1017 ],
            "E": [ 524 ],
            "Q": [ 803 ]
          }
        },
        "cpu_I.decoded_imm_uj_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1018 ],
            "E": [ 524 ],
            "Q": [ 805 ]
          }
        },
        "cpu_I.decoded_imm_uj_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1019 ],
            "E": [ 524 ],
            "Q": [ 807 ]
          }
        },
        "cpu_I.decoded_imm_uj_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1020 ],
            "E": [ 524 ],
            "Q": [ 773 ]
          }
        },
        "cpu_I.decoded_imm_uj_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1021 ],
            "E": [ 524 ],
            "Q": [ 775 ]
          }
        },
        "cpu_I.decoded_imm_uj_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1022 ],
            "E": [ 524 ],
            "Q": [ 796 ]
          }
        },
        "cpu_I.decoded_imm_uj_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1023 ],
            "E": [ 524 ],
            "Q": [ 809 ]
          }
        },
        "cpu_I.decoded_imm_uj_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1024 ],
            "E": [ 524 ],
            "Q": [ 811 ]
          }
        },
        "cpu_I.decoded_rd_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1025 ],
            "E": [ 524 ],
            "Q": [ 1026 ]
          }
        },
        "cpu_I.decoded_rd_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1027 ],
            "E": [ 524 ],
            "Q": [ 1028 ]
          }
        },
        "cpu_I.decoded_rd_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1029 ],
            "E": [ 524 ],
            "Q": [ 1030 ]
          }
        },
        "cpu_I.decoded_rd_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1031 ],
            "E": [ 524 ],
            "Q": [ 1032 ]
          }
        },
        "cpu_I.decoded_rd_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1033 ],
            "E": [ 524 ],
            "Q": [ 1034 ]
          }
        },
        "cpu_I.decoded_rs1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1035 ],
            "E": [ 524 ],
            "Q": [ 542 ]
          }
        },
        "cpu_I.decoded_rs1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1036 ],
            "E": [ 524 ],
            "Q": [ 541 ]
          }
        },
        "cpu_I.decoded_rs1_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1037 ],
            "E": [ 524 ],
            "Q": [ 540 ]
          }
        },
        "cpu_I.decoded_rs1_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1038 ],
            "E": [ 524 ],
            "Q": [ 539 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 679 ],
            "I2": [ 542 ],
            "I3": [ 798 ],
            "O": [ 1039 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 684 ],
            "I2": [ 541 ],
            "I3": [ 799 ],
            "O": [ 1040 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 689 ],
            "I2": [ 540 ],
            "I3": [ 800 ],
            "O": [ 1041 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 694 ],
            "I2": [ 539 ],
            "I3": [ 801 ],
            "O": [ 1042 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 724 ],
            "I2": [ 773 ],
            "I3": [ 771 ],
            "O": [ 1043 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 729 ],
            "I2": [ 775 ],
            "I3": [ 774 ],
            "O": [ 1044 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 778 ],
            "I2": [ 779 ],
            "I3": [ 776 ],
            "O": [ 1045 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 781 ],
            "I2": [ 779 ],
            "I3": [ 780 ],
            "O": [ 1046 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 783 ],
            "I2": [ 779 ],
            "I3": [ 782 ],
            "O": [ 1047 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 785 ],
            "I2": [ 779 ],
            "I3": [ 784 ],
            "O": [ 1048 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 787 ],
            "I2": [ 779 ],
            "I3": [ 786 ],
            "O": [ 1049 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 789 ],
            "I2": [ 779 ],
            "I3": [ 788 ],
            "O": [ 1050 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 791 ],
            "I2": [ 779 ],
            "I3": [ 790 ],
            "O": [ 1051 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 663 ],
            "I2": [ 779 ],
            "I3": [ 792 ],
            "O": [ 1052 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 669 ],
            "I2": [ 779 ],
            "I3": [ 794 ],
            "O": [ 1053 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 674 ],
            "I2": [ 543 ],
            "I3": [ 797 ],
            "O": [ 1054 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 734 ],
            "I2": [ 796 ],
            "I3": [ 795 ],
            "O": [ 1055 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 803 ],
            "I3": [ 802 ],
            "O": [ 1056 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 704 ],
            "I2": [ 805 ],
            "I3": [ 804 ],
            "O": [ 1057 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 709 ],
            "I2": [ 807 ],
            "I3": [ 806 ],
            "O": [ 1058 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 739 ],
            "I2": [ 809 ],
            "I3": [ 808 ],
            "O": [ 1059 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 744 ],
            "I2": [ 811 ],
            "I3": [ 810 ],
            "O": [ 1060 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 749 ],
            "I2": [ 813 ],
            "I3": [ 812 ],
            "O": [ 1061 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 815 ],
            "I2": [ 621 ],
            "I3": [ 814 ],
            "O": [ 1062 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 902 ],
            "I2": [ 779 ],
            "I3": [ 817 ],
            "O": [ 1063 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 712 ],
            "I2": [ 779 ],
            "I3": [ 816 ],
            "O": [ 1064 ]
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 764 ],
            "I2": [ 779 ],
            "I3": [ 777 ],
            "O": [ 1065 ]
          }
        },
        "cpu_I.decoded_rs2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1066 ],
            "E": [ 524 ],
            "Q": [ 620 ]
          }
        },
        "cpu_I.decoded_rs2_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1067 ],
            "E": [ 524 ],
            "Q": [ 619 ]
          }
        },
        "cpu_I.decoded_rs2_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1068 ],
            "E": [ 524 ],
            "Q": [ 618 ]
          }
        },
        "cpu_I.decoded_rs2_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1069 ],
            "E": [ 524 ],
            "Q": [ 617 ]
          }
        },
        "cpu_I.decoded_rs2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 619 ],
            "I2": [ 620 ],
            "I3": [ 621 ],
            "O": [ 1070 ]
          }
        },
        "cpu_I.decoded_rs2_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 617 ],
            "I2": [ 618 ],
            "I3": [ 1070 ],
            "O": [ 1071 ]
          }
        },
        "cpu_I.decoded_rs2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 756 ],
            "I2": [ 620 ],
            "I3": [ 793 ],
            "O": [ 1072 ]
          }
        },
        "cpu_I.decoded_rs2_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 761 ],
            "I2": [ 619 ],
            "I3": [ 770 ],
            "O": [ 1073 ]
          }
        },
        "cpu_I.decoded_rs2_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 719 ],
            "I2": [ 617 ],
            "I3": [ 772 ],
            "O": [ 1074 ]
          }
        },
        "cpu_I.decoder_pseudo_trigger_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 507 ],
            "Q": [ 1075 ],
            "R": [ 1076 ]
          }
        },
        "cpu_I.decoder_pseudo_trigger_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1077 ],
            "I2": [ 523 ],
            "I3": [ 14 ],
            "O": [ 1076 ]
          }
        },
        "cpu_I.decoder_pseudo_trigger_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1075 ],
            "I3": [ 530 ],
            "O": [ 906 ]
          }
        },
        "cpu_I.decoder_pseudo_trigger_q_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1075 ],
            "Q": [ 1078 ]
          }
        },
        "cpu_I.decoder_trigger_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1079 ],
            "Q": [ 530 ]
          }
        },
        "cpu_I.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 301 ],
            "I1": [ 523 ],
            "I2": [ 520 ],
            "I3": [ 525 ],
            "O": [ 1079 ]
          }
        },
        "cpu_I.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 506 ],
            "I3": [ 311 ],
            "O": [ 523 ]
          }
        },
        "cpu_I.decoder_trigger_q_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 530 ],
            "Q": [ 1080 ]
          }
        },
        "cpu_I.decoder_trigger_q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1078 ],
            "I2": [ 1081 ],
            "I3": [ 1080 ],
            "O": [ 514 ]
          }
        },
        "cpu_I.decoder_trigger_q_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 514 ],
            "I3": [ 14 ],
            "O": [ 508 ]
          }
        },
        "cpu_I.instr_and_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1082 ],
            "E": [ 1083 ],
            "Q": [ 1084 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_and_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1085 ],
            "I1": [ 1086 ],
            "I2": [ 992 ],
            "I3": [ 1012 ],
            "O": [ 1082 ]
          }
        },
        "cpu_I.instr_and_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1087 ],
            "I3": [ 1084 ],
            "O": [ 109 ]
          }
        },
        "cpu_I.instr_andi_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1088 ],
            "E": [ 1083 ],
            "Q": [ 1087 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_andi_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 992 ],
            "I2": [ 1012 ],
            "I3": [ 1089 ],
            "O": [ 1088 ]
          }
        },
        "cpu_I.instr_auipc_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1090 ],
            "E": [ 524 ],
            "Q": [ 978 ]
          }
        },
        "cpu_I.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1091 ],
            "I1": [ 1092 ],
            "I2": [ 1093 ],
            "I3": [ 1094 ],
            "O": [ 1090 ]
          }
        },
        "cpu_I.instr_bge_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1095 ],
            "E": [ 1083 ],
            "Q": [ 1096 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_bge_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1097 ],
            "I3": [ 307 ],
            "O": [ 1095 ]
          }
        },
        "cpu_I.instr_bge_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1096 ],
            "I1": [ 1098 ],
            "I2": [ 1099 ],
            "I3": [ 1100 ],
            "O": [ 1101 ]
          }
        },
        "cpu_I.instr_bge_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1102 ],
            "I2": [ 1096 ],
            "I3": [ 1103 ],
            "O": [ 1104 ]
          }
        },
        "cpu_I.instr_bge_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1105 ],
            "I1": [ 1106 ],
            "I2": [ 1107 ],
            "I3": [ 1108 ],
            "O": [ 1109 ]
          }
        },
        "cpu_I.instr_bge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 288 ],
            "I1": [ 165 ],
            "I2": [ 297 ],
            "I3": [ 294 ],
            "O": [ 1108 ]
          }
        },
        "cpu_I.instr_bge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 366 ],
            "I1": [ 224 ],
            "I2": [ 225 ],
            "I3": [ 372 ],
            "O": [ 1107 ]
          }
        },
        "cpu_I.instr_bge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 329 ],
            "I1": [ 341 ],
            "I2": [ 338 ],
            "I3": [ 337 ],
            "O": [ 1106 ]
          }
        },
        "cpu_I.instr_bge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 153 ],
            "I2": [ 1110 ],
            "I3": [ 1111 ],
            "O": [ 1105 ]
          }
        },
        "cpu_I.instr_bge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 128 ],
            "I1": [ 129 ],
            "I2": [ 316 ],
            "I3": [ 317 ],
            "O": [ 1111 ]
          }
        },
        "cpu_I.instr_bge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 350 ],
            "I1": [ 133 ],
            "I2": [ 355 ],
            "I3": [ 354 ],
            "O": [ 1110 ]
          }
        },
        "cpu_I.instr_bgeu_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1112 ],
            "E": [ 1083 ],
            "Q": [ 1102 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_bgeu_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 992 ],
            "I2": [ 1012 ],
            "I3": [ 307 ],
            "O": [ 1112 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1102 ],
            "I2": [ 1113 ],
            "I3": [ 1114 ],
            "O": [ 1099 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 467 ],
            "CO": [ 1114 ],
            "I0": [ 333 ],
            "I1": [ 466 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 410 ],
            "CO": [ 458 ],
            "I0": [ 217 ],
            "I1": [ 409 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 412 ],
            "CO": [ 410 ],
            "I0": [ 224 ],
            "I1": [ 411 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 416 ],
            "CO": [ 414 ],
            "I0": [ 317 ],
            "I1": [ 415 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 418 ],
            "CO": [ 416 ],
            "I0": [ 324 ],
            "I1": [ 417 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 420 ],
            "CO": [ 418 ],
            "I0": [ 339 ],
            "I1": [ 419 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 422 ],
            "CO": [ 420 ],
            "I0": [ 336 ],
            "I1": [ 421 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 424 ],
            "CO": [ 422 ],
            "I0": [ 356 ],
            "I1": [ 423 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 426 ],
            "CO": [ 424 ],
            "I0": [ 293 ],
            "I1": [ 425 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 428 ],
            "CO": [ 426 ],
            "I0": [ 371 ],
            "I1": [ 427 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 430 ],
            "CO": [ 428 ],
            "I0": [ 112 ],
            "I1": [ 429 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 432 ],
            "CO": [ 430 ],
            "I0": [ 121 ],
            "I1": [ 431 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 436 ],
            "CO": [ 471 ],
            "I0": [ 295 ],
            "I1": [ 435 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 434 ],
            "CO": [ 412 ],
            "I0": [ 233 ],
            "I1": [ 433 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 438 ],
            "CO": [ 432 ],
            "I0": [ 129 ],
            "I1": [ 437 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 440 ],
            "CO": [ 438 ],
            "I0": [ 138 ],
            "I1": [ 439 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 442 ],
            "CO": [ 440 ],
            "I0": [ 144 ],
            "I1": [ 441 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 444 ],
            "CO": [ 442 ],
            "I0": [ 153 ],
            "I1": [ 443 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 446 ],
            "CO": [ 444 ],
            "I0": [ 160 ],
            "I1": [ 445 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 448 ],
            "CO": [ 446 ],
            "I0": [ 169 ],
            "I1": [ 447 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 450 ],
            "CO": [ 448 ],
            "I0": [ 177 ],
            "I1": [ 449 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 452 ],
            "CO": [ 450 ],
            "I0": [ 184 ],
            "I1": [ 451 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 454 ],
            "CO": [ 452 ],
            "I0": [ 201 ],
            "I1": [ 453 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 458 ],
            "CO": [ 454 ],
            "I0": [ 209 ],
            "I1": [ 457 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 456 ],
            "CO": [ 434 ],
            "I0": [ 240 ],
            "I1": [ 455 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 436 ],
            "I0": [ 249 ],
            "I1": [ 459 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 461 ],
            "CO": [ 456 ],
            "I0": [ 252 ],
            "I1": [ 460 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 463 ],
            "CO": [ 461 ],
            "I0": [ 260 ],
            "I1": [ 462 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 465 ],
            "CO": [ 463 ],
            "I0": [ 267 ],
            "I1": [ 464 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 469 ],
            "CO": [ 467 ],
            "I0": [ 190 ],
            "I1": [ 468 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 471 ],
            "CO": [ 465 ],
            "I0": [ 276 ],
            "I1": [ 470 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 414 ],
            "CO": [ 469 ],
            "I0": [ 281 ],
            "I1": [ 413 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011010010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1115 ],
            "I1": [ 333 ],
            "I2": [ 466 ],
            "I3": [ 1116 ],
            "O": [ 1100 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1116 ],
            "CO": [ 1115 ],
            "I0": [ 333 ],
            "I1": [ 466 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 334 ],
            "O": [ 466 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 189 ],
            "O": [ 468 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 111 ],
            "O": [ 429 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 120 ],
            "O": [ 431 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 128 ],
            "O": [ 437 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 137 ],
            "O": [ 439 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 145 ],
            "O": [ 441 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 152 ],
            "O": [ 443 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 161 ],
            "O": [ 445 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 170 ],
            "O": [ 447 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 178 ],
            "O": [ 449 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 185 ],
            "O": [ 451 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 280 ],
            "O": [ 413 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 202 ],
            "O": [ 453 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 210 ],
            "O": [ 457 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 218 ],
            "O": [ 409 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 225 ],
            "O": [ 411 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 234 ],
            "O": [ 433 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 241 ],
            "O": [ 455 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 253 ],
            "O": [ 460 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 261 ],
            "O": [ 462 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 268 ],
            "O": [ 464 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 277 ],
            "O": [ 470 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 316 ],
            "O": [ 415 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 296 ],
            "O": [ 435 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 250 ],
            "O": [ 459 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 325 ],
            "O": [ 417 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 340 ],
            "O": [ 419 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 335 ],
            "O": [ 421 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 357 ],
            "O": [ 423 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 292 ],
            "O": [ 425 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 370 ],
            "O": [ 427 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1117 ],
            "CO": [ 1118 ],
            "I0": [ 217 ],
            "I1": [ 409 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1119 ],
            "CO": [ 1117 ],
            "I0": [ 224 ],
            "I1": [ 411 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1120 ],
            "CO": [ 1121 ],
            "I0": [ 317 ],
            "I1": [ 415 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1122 ],
            "CO": [ 1120 ],
            "I0": [ 324 ],
            "I1": [ 417 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1123 ],
            "CO": [ 1122 ],
            "I0": [ 339 ],
            "I1": [ 419 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1124 ],
            "CO": [ 1123 ],
            "I0": [ 336 ],
            "I1": [ 421 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1125 ],
            "CO": [ 1124 ],
            "I0": [ 356 ],
            "I1": [ 423 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1126 ],
            "CO": [ 1125 ],
            "I0": [ 293 ],
            "I1": [ 425 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1127 ],
            "CO": [ 1126 ],
            "I0": [ 371 ],
            "I1": [ 427 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1128 ],
            "CO": [ 1127 ],
            "I0": [ 112 ],
            "I1": [ 429 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1129 ],
            "CO": [ 1128 ],
            "I0": [ 121 ],
            "I1": [ 431 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1130 ],
            "CO": [ 1131 ],
            "I0": [ 295 ],
            "I1": [ 435 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1132 ],
            "CO": [ 1119 ],
            "I0": [ 233 ],
            "I1": [ 433 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1133 ],
            "CO": [ 1129 ],
            "I0": [ 129 ],
            "I1": [ 437 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1134 ],
            "CO": [ 1133 ],
            "I0": [ 138 ],
            "I1": [ 439 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1135 ],
            "CO": [ 1134 ],
            "I0": [ 144 ],
            "I1": [ 441 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1136 ],
            "CO": [ 1135 ],
            "I0": [ 153 ],
            "I1": [ 443 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1137 ],
            "CO": [ 1136 ],
            "I0": [ 160 ],
            "I1": [ 445 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1138 ],
            "CO": [ 1137 ],
            "I0": [ 169 ],
            "I1": [ 447 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1139 ],
            "CO": [ 1138 ],
            "I0": [ 177 ],
            "I1": [ 449 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1140 ],
            "CO": [ 1139 ],
            "I0": [ 184 ],
            "I1": [ 451 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1141 ],
            "CO": [ 1140 ],
            "I0": [ 201 ],
            "I1": [ 453 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1118 ],
            "CO": [ 1141 ],
            "I0": [ 209 ],
            "I1": [ 457 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1142 ],
            "CO": [ 1132 ],
            "I0": [ 240 ],
            "I1": [ 455 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1130 ],
            "I0": [ 249 ],
            "I1": [ 459 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1143 ],
            "CO": [ 1142 ],
            "I0": [ 252 ],
            "I1": [ 460 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1144 ],
            "CO": [ 1143 ],
            "I0": [ 260 ],
            "I1": [ 462 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1145 ],
            "CO": [ 1144 ],
            "I0": [ 267 ],
            "I1": [ 464 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1146 ],
            "CO": [ 1116 ],
            "I0": [ 190 ],
            "I1": [ 468 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1131 ],
            "CO": [ 1145 ],
            "I0": [ 276 ],
            "I1": [ 470 ]
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1121 ],
            "CO": [ 1146 ],
            "I0": [ 281 ],
            "I1": [ 413 ]
          }
        },
        "cpu_I.instr_blt_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1147 ],
            "E": [ 1083 ],
            "Q": [ 1148 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_blt_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 992 ],
            "I2": [ 1012 ],
            "I3": [ 307 ],
            "O": [ 1147 ]
          }
        },
        "cpu_I.instr_blt_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1149 ],
            "I2": [ 1150 ],
            "I3": [ 1148 ],
            "O": [ 1151 ]
          }
        },
        "cpu_I.instr_bltu_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1152 ],
            "E": [ 1083 ],
            "Q": [ 1153 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_bltu_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 992 ],
            "I2": [ 1012 ],
            "I3": [ 307 ],
            "O": [ 1152 ]
          }
        },
        "cpu_I.instr_bltu_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1154 ],
            "I2": [ 1155 ],
            "I3": [ 1153 ],
            "O": [ 1156 ]
          }
        },
        "cpu_I.instr_bne_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1157 ],
            "E": [ 1083 ],
            "Q": [ 1103 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_bne_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1158 ],
            "I3": [ 307 ],
            "O": [ 1157 ]
          }
        },
        "cpu_I.instr_bne_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1109 ],
            "I3": [ 1103 ],
            "O": [ 1159 ]
          }
        },
        "cpu_I.instr_bne_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1159 ],
            "I1": [ 1160 ],
            "I2": [ 1101 ],
            "I3": [ 307 ],
            "O": [ 1161 ]
          }
        },
        "cpu_I.instr_bne_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1160 ],
            "I2": [ 1159 ],
            "I3": [ 1101 ],
            "O": [ 301 ]
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1162 ],
            "E": [ 906 ],
            "Q": [ 1081 ]
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1163 ],
            "I1": [ 1164 ],
            "I2": [ 1165 ],
            "I3": [ 1166 ],
            "O": [ 1162 ]
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1167 ],
            "I1": [ 1168 ],
            "I2": [ 1169 ],
            "I3": [ 1170 ],
            "O": [ 1165 ]
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 986 ],
            "I1": [ 980 ],
            "I2": [ 1000 ],
            "I3": [ 1171 ],
            "O": [ 1164 ]
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 988 ],
            "I1": [ 1006 ],
            "I2": [ 1001 ],
            "I3": [ 990 ],
            "O": [ 1171 ]
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1172 ],
            "I1": [ 1173 ],
            "I2": [ 1167 ],
            "I3": [ 1174 ],
            "O": [ 1175 ]
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1176 ],
            "I2": [ 1175 ],
            "I3": [ 1094 ],
            "O": [ 1177 ]
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1178 ],
            "I2": [ 1179 ],
            "I3": [ 1174 ],
            "O": [ 1176 ]
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1180 ],
            "I3": [ 1181 ],
            "O": [ 1167 ]
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1182 ],
            "I1": [ 971 ],
            "I2": [ 984 ],
            "I3": [ 982 ],
            "O": [ 1170 ]
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1010 ],
            "I1": [ 1007 ],
            "I2": [ 999 ],
            "I3": [ 1003 ],
            "O": [ 1169 ]
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1178 ],
            "I1": [ 1183 ],
            "I2": [ 1184 ],
            "I3": [ 1185 ],
            "O": [ 1168 ]
          }
        },
        "cpu_I.instr_jal_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1186 ],
            "E": [ 524 ],
            "Q": [ 529 ]
          }
        },
        "cpu_I.instr_jal_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1094 ],
            "I2": [ 1092 ],
            "I3": [ 1187 ],
            "O": [ 1186 ]
          }
        },
        "cpu_I.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1019 ],
            "I1": [ 1018 ],
            "I2": [ 1017 ],
            "I3": [ 1187 ],
            "O": [ 1188 ]
          }
        },
        "cpu_I.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1176 ],
            "I3": [ 1175 ],
            "O": [ 1092 ]
          }
        },
        "cpu_I.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1182 ],
            "I2": [ 1189 ],
            "I3": [ 1174 ],
            "O": [ 1094 ]
          }
        },
        "cpu_I.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1093 ],
            "I2": [ 1190 ],
            "I3": [ 1191 ],
            "O": [ 1187 ]
          }
        },
        "cpu_I.instr_jalr_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1192 ],
            "E": [ 524 ],
            "Q": [ 1193 ]
          }
        },
        "cpu_I.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1188 ],
            "I2": [ 1092 ],
            "I3": [ 1094 ],
            "O": [ 1192 ]
          }
        },
        "cpu_I.instr_jalr_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 538 ],
            "I2": [ 1089 ],
            "I3": [ 1193 ],
            "O": [ 972 ]
          }
        },
        "cpu_I.instr_lb_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1194 ],
            "E": [ 906 ],
            "Q": [ 1195 ]
          }
        },
        "cpu_I.instr_lb_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1166 ],
            "I3": [ 538 ],
            "O": [ 1194 ]
          }
        },
        "cpu_I.instr_lb_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1196 ],
            "I1": [ 1197 ],
            "I2": [ 1195 ],
            "I3": [ 1198 ],
            "O": [ 1199 ]
          }
        },
        "cpu_I.instr_lb_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 311 ],
            "I3": [ 305 ],
            "O": [ 1196 ]
          }
        },
        "cpu_I.instr_lbu_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1200 ],
            "E": [ 906 ],
            "Q": [ 1201 ]
          }
        },
        "cpu_I.instr_lbu_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 992 ],
            "I2": [ 1012 ],
            "I3": [ 538 ],
            "O": [ 1200 ]
          }
        },
        "cpu_I.instr_lbu_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1195 ],
            "I3": [ 1201 ],
            "O": [ 1202 ]
          }
        },
        "cpu_I.instr_lh_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1203 ],
            "E": [ 906 ],
            "Q": [ 1204 ]
          }
        },
        "cpu_I.instr_lh_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1158 ],
            "I3": [ 538 ],
            "O": [ 1203 ]
          }
        },
        "cpu_I.instr_lh_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1196 ],
            "I1": [ 1205 ],
            "I2": [ 1204 ],
            "I3": [ 1198 ],
            "O": [ 1206 ]
          }
        },
        "cpu_I.instr_lhu_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1207 ],
            "E": [ 906 ],
            "Q": [ 1208 ]
          }
        },
        "cpu_I.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1097 ],
            "I3": [ 538 ],
            "O": [ 1207 ]
          }
        },
        "cpu_I.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 992 ],
            "I2": [ 1086 ],
            "I3": [ 1012 ],
            "O": [ 1097 ]
          }
        },
        "cpu_I.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 989 ],
            "I1": [ 974 ],
            "I2": [ 1209 ],
            "I3": [ 996 ],
            "O": [ 1210 ]
          }
        },
        "cpu_I.instr_lhu_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1204 ],
            "I3": [ 1208 ],
            "O": [ 1211 ]
          }
        },
        "cpu_I.instr_lui_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1212 ],
            "E": [ 524 ],
            "Q": [ 979 ]
          }
        },
        "cpu_I.instr_lui_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1093 ],
            "I1": [ 1092 ],
            "I2": [ 1091 ],
            "I3": [ 1094 ],
            "O": [ 1212 ]
          }
        },
        "cpu_I.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1185 ],
            "I2": [ 1213 ],
            "I3": [ 1174 ],
            "O": [ 1093 ]
          }
        },
        "cpu_I.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1183 ],
            "I2": [ 1214 ],
            "I3": [ 1174 ],
            "O": [ 1191 ]
          }
        },
        "cpu_I.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1184 ],
            "I2": [ 1215 ],
            "I3": [ 1174 ],
            "O": [ 1190 ]
          }
        },
        "cpu_I.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1191 ],
            "I3": [ 1190 ],
            "O": [ 1091 ]
          }
        },
        "cpu_I.instr_lw_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1216 ],
            "E": [ 906 ],
            "Q": [ 1217 ]
          }
        },
        "cpu_I.instr_lw_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 1012 ],
            "I2": [ 992 ],
            "I3": [ 538 ],
            "O": [ 1216 ]
          }
        },
        "cpu_I.instr_lw_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1218 ],
            "I1": [ 1217 ],
            "I2": [ 1211 ],
            "I3": [ 1202 ],
            "O": [ 1219 ]
          }
        },
        "cpu_I.instr_lw_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 305 ],
            "I1": [ 506 ],
            "I2": [ 1219 ],
            "I3": [ 311 ],
            "O": [ 1220 ]
          }
        },
        "cpu_I.instr_or_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1221 ],
            "E": [ 1083 ],
            "Q": [ 1222 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_or_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 1085 ],
            "I2": [ 992 ],
            "I3": [ 1012 ],
            "O": [ 1221 ]
          }
        },
        "cpu_I.instr_or_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 906 ],
            "I3": [ 14 ],
            "O": [ 1083 ]
          }
        },
        "cpu_I.instr_or_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1223 ],
            "I3": [ 1222 ],
            "O": [ 110 ]
          }
        },
        "cpu_I.instr_ori_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1224 ],
            "E": [ 1083 ],
            "Q": [ 1223 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_ori_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 992 ],
            "I2": [ 1012 ],
            "I3": [ 1089 ],
            "O": [ 1224 ]
          }
        },
        "cpu_I.instr_sb_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1225 ],
            "E": [ 906 ],
            "Q": [ 1226 ]
          }
        },
        "cpu_I.instr_sb_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1166 ],
            "I3": [ 511 ],
            "O": [ 1225 ]
          }
        },
        "cpu_I.instr_sb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1086 ],
            "I2": [ 992 ],
            "I3": [ 1012 ],
            "O": [ 1166 ]
          }
        },
        "cpu_I.instr_sb_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1202 ],
            "I1": [ 1227 ],
            "I2": [ 1228 ],
            "I3": [ 1226 ],
            "O": [ 1229 ]
          }
        },
        "cpu_I.instr_sh_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1230 ],
            "E": [ 906 ],
            "Q": [ 1231 ]
          }
        },
        "cpu_I.instr_sh_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1158 ],
            "I3": [ 511 ],
            "O": [ 1230 ]
          }
        },
        "cpu_I.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 992 ],
            "I2": [ 1012 ],
            "I3": [ 1086 ],
            "O": [ 1158 ]
          }
        },
        "cpu_I.instr_sh_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1211 ],
            "I1": [ 1227 ],
            "I2": [ 1228 ],
            "I3": [ 1231 ],
            "O": [ 1232 ]
          }
        },
        "cpu_I.instr_sh_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1220 ],
            "I3": [ 1233 ],
            "O": [ 1234 ]
          }
        },
        "cpu_I.instr_sh_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1235 ],
            "I2": [ 1228 ],
            "I3": [ 1236 ],
            "O": [ 1237 ]
          }
        },
        "cpu_I.instr_sh_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1238 ],
            "I1": [ 1077 ],
            "I2": [ 506 ],
            "I3": [ 14 ],
            "O": [ 1233 ]
          }
        },
        "cpu_I.instr_sll_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1239 ],
            "E": [ 1083 ],
            "Q": [ 1240 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_sll_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1085 ],
            "I3": [ 1158 ],
            "O": [ 1239 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1241 ],
            "I1": [ 1240 ],
            "I2": [ 518 ],
            "I3": [ 1242 ],
            "O": [ 1243 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1243 ],
            "I2": [ 1244 ],
            "I3": [ 1245 ],
            "O": [ 1246 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 14 ],
            "I1": [ 305 ],
            "I2": [ 536 ],
            "I3": [ 1244 ],
            "O": [ 1247 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1248 ],
            "I1": [ 307 ],
            "I2": [ 308 ],
            "I3": [ 1245 ],
            "O": [ 534 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1249 ],
            "I1": [ 310 ],
            "I2": [ 1250 ],
            "I3": [ 14 ],
            "O": [ 1245 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 512 ],
            "I3": [ 1251 ],
            "O": [ 1244 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1249 ],
            "I2": [ 1250 ],
            "I3": [ 1252 ],
            "O": [ 1253 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1814.37-1814.48|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1254 ],
            "CO": [ 1252 ],
            "I0": [ "0" ],
            "I1": [ 1255 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1814.37-1814.48|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1256 ],
            "CO": [ 1254 ],
            "I0": [ "0" ],
            "I1": [ 1257 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1814.37-1814.48|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1258 ],
            "CO": [ 1256 ],
            "I0": [ "1" ],
            "I1": [ 1259 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1814.37-1814.48|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1260 ],
            "CO": [ 1258 ],
            "I0": [ "0" ],
            "I1": [ 1261 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1249 ],
            "O": [ 1259 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1262 ],
            "O": [ 1257 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1263 ],
            "O": [ 1260 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1264 ],
            "O": [ 1261 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1265 ],
            "O": [ 1255 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1253 ],
            "I3": [ 310 ],
            "O": [ 1266 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1253 ],
            "I3": [ 310 ],
            "O": [ 1267 ]
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1263 ],
            "I1": [ 1264 ],
            "I2": [ 1265 ],
            "I3": [ 1262 ],
            "O": [ 1250 ]
          }
        },
        "cpu_I.instr_slli_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1268 ],
            "E": [ 906 ],
            "Q": [ 1241 ]
          }
        },
        "cpu_I.instr_slli_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1163 ],
            "I2": [ 1158 ],
            "I3": [ 1089 ],
            "O": [ 1268 ]
          }
        },
        "cpu_I.instr_slt_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1269 ],
            "E": [ 1083 ],
            "Q": [ 1149 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_slt_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 1012 ],
            "I2": [ 992 ],
            "I3": [ 1085 ],
            "O": [ 1269 ]
          }
        },
        "cpu_I.instr_slt_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1154 ],
            "I1": [ 1149 ],
            "I2": [ 1155 ],
            "I3": [ 1150 ],
            "O": [ 1270 ]
          }
        },
        "cpu_I.instr_slti_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1271 ],
            "E": [ 1083 ],
            "Q": [ 1150 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_slti_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 1012 ],
            "I2": [ 992 ],
            "I3": [ 1089 ],
            "O": [ 1271 ]
          }
        },
        "cpu_I.instr_sltiu_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1272 ],
            "E": [ 1083 ],
            "Q": [ 1155 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_sltiu_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1012 ],
            "I1": [ 992 ],
            "I2": [ 1086 ],
            "I3": [ 1089 ],
            "O": [ 1272 ]
          }
        },
        "cpu_I.instr_sltu_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1273 ],
            "E": [ 1083 ],
            "Q": [ 1154 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_sltu_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1012 ],
            "I1": [ 1086 ],
            "I2": [ 992 ],
            "I3": [ 1085 ],
            "O": [ 1273 ]
          }
        },
        "cpu_I.instr_sra_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1274 ],
            "E": [ 1083 ],
            "Q": [ 1275 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_sra_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1276 ],
            "I3": [ 1277 ],
            "O": [ 1274 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1278 ],
            "I2": [ 1275 ],
            "I3": [ 333 ],
            "O": [ 1279 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1278 ],
            "I2": [ 1275 ],
            "I3": [ 518 ],
            "O": [ 1280 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1236 ],
            "I1": [ 1281 ],
            "I2": [ 1280 ],
            "I3": [ 1246 ],
            "O": [ 1282 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1242 ],
            "I1": [ 339 ],
            "I2": [ 1279 ],
            "I3": [ 1267 ],
            "O": [ 1283 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1242 ],
            "I1": [ 336 ],
            "I2": [ 1279 ],
            "I3": [ 1267 ],
            "O": [ 1284 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 596 ],
            "I2": [ 1285 ],
            "I3": [ 1284 ],
            "O": [ 1286 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1287 ],
            "I1": [ 523 ],
            "I2": [ 1288 ],
            "I3": [ 1286 ],
            "O": [ 1289 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 897 ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 1291 ],
            "O": [ 1288 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 190 ],
            "I1": [ 317 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1291 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1242 ],
            "I1": [ 356 ],
            "I2": [ 1279 ],
            "I3": [ 1267 ],
            "O": [ 1292 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1293 ],
            "I1": [ 523 ],
            "I2": [ 1292 ],
            "I3": [ 1294 ],
            "O": [ 1295 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 588 ],
            "I1": [ 1285 ],
            "I2": [ 1296 ],
            "I3": [ 1295 ],
            "O": [ 1297 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 324 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1296 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 848 ],
            "O": [ 1294 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 592 ],
            "I1": [ 1285 ],
            "I2": [ 1283 ],
            "I3": [ 1298 ],
            "O": [ 1299 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1300 ],
            "I3": [ 1299 ],
            "O": [ 1301 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 556 ],
            "I2": [ 1285 ],
            "I3": [ 1302 ],
            "O": [ 1303 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1304 ],
            "I1": [ 523 ],
            "I2": [ 1305 ],
            "I3": [ 1306 ],
            "O": [ 1307 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1308 ],
            "I1": [ 523 ],
            "I2": [ 1309 ],
            "I3": [ 1310 ],
            "O": [ 1311 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 129 ],
            "I1": [ 144 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1309 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 589 ],
            "I1": [ 1285 ],
            "I2": [ 1312 ],
            "I3": [ 1313 ],
            "O": [ 1310 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 871 ],
            "O": [ 1312 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 371 ],
            "I1": [ 169 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1313 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1314 ],
            "I1": [ 523 ],
            "I2": [ 1315 ],
            "I3": [ 1316 ],
            "O": [ 1317 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 138 ],
            "I1": [ 153 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1315 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 593 ],
            "I1": [ 1285 ],
            "I2": [ 1318 ],
            "I3": [ 1319 ],
            "O": [ 1316 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 873 ],
            "O": [ 1318 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 177 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1319 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1320 ],
            "I1": [ 523 ],
            "I2": [ 1321 ],
            "I3": [ 1322 ],
            "O": [ 1323 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 144 ],
            "I1": [ 160 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1321 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 1285 ],
            "I2": [ 1324 ],
            "I3": [ 1325 ],
            "O": [ 1322 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 875 ],
            "O": [ 1324 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 184 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1325 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1326 ],
            "I1": [ 523 ],
            "I2": [ 1327 ],
            "I3": [ 1328 ],
            "O": [ 1329 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 169 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1327 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 559 ],
            "I1": [ 1285 ],
            "I2": [ 1330 ],
            "I3": [ 1331 ],
            "O": [ 1328 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 877 ],
            "O": [ 1330 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 129 ],
            "I1": [ 201 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1331 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1332 ],
            "I1": [ 1333 ],
            "I2": [ 1334 ],
            "I3": [ 1335 ],
            "O": [ 1336 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 879 ],
            "O": [ 1334 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 523 ],
            "I1": [ 1337 ],
            "I2": [ 1285 ],
            "I3": [ 551 ],
            "O": [ 1335 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 177 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1333 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 138 ],
            "I1": [ 209 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1332 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1339 ],
            "I2": [ 1340 ],
            "I3": [ 1341 ],
            "O": [ 1342 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 881 ],
            "O": [ 1340 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 523 ],
            "I1": [ 1343 ],
            "I2": [ 1285 ],
            "I3": [ 555 ],
            "O": [ 1341 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 169 ],
            "I1": [ 184 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1339 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 144 ],
            "I1": [ 217 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1338 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1344 ],
            "I1": [ 523 ],
            "I2": [ 1345 ],
            "I3": [ 1346 ],
            "O": [ 1347 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 177 ],
            "I1": [ 201 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1345 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 547 ],
            "I1": [ 1285 ],
            "I2": [ 1348 ],
            "I3": [ 1349 ],
            "O": [ 1346 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 883 ],
            "O": [ 1348 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 224 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1349 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1350 ],
            "I1": [ 523 ],
            "I2": [ 1351 ],
            "I3": [ 1352 ],
            "O": [ 1353 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 1285 ],
            "I3": [ 1354 ],
            "O": [ 1352 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 844 ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 1355 ],
            "O": [ 1351 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 184 ],
            "I1": [ 209 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1355 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 233 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1354 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1356 ],
            "I3": [ 1357 ],
            "O": [ 1358 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 201 ],
            "I1": [ 217 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1356 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 549 ],
            "I1": [ 1285 ],
            "I2": [ 1359 ],
            "I3": [ 1360 ],
            "O": [ 1357 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 310 ],
            "I1": [ 1361 ],
            "I2": [ 1362 ],
            "I3": [ 523 ],
            "O": [ 1360 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 169 ],
            "I1": [ 240 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1359 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1290 ],
            "I3": [ 846 ],
            "O": [ 1361 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1363 ],
            "I1": [ 1364 ],
            "I2": [ 1365 ],
            "I3": [ 1366 ],
            "O": [ 1367 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 867 ],
            "O": [ 1365 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 523 ],
            "I1": [ 1368 ],
            "I2": [ 1285 ],
            "I3": [ 553 ],
            "O": [ 1366 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 224 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1364 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 177 ],
            "I1": [ 252 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1363 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 317 ],
            "I1": [ 339 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1305 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 598 ],
            "I1": [ 1285 ],
            "I2": [ 1369 ],
            "I3": [ 1370 ],
            "O": [ 1306 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 850 ],
            "O": [ 1369 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 333 ],
            "I1": [ 293 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1370 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1371 ],
            "I1": [ 523 ],
            "I2": [ 1372 ],
            "I3": [ 1373 ],
            "O": [ 1374 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1375 ],
            "I1": [ 523 ],
            "I2": [ 1376 ],
            "I3": [ 1377 ],
            "O": [ 1378 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 184 ],
            "I1": [ 260 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1376 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 545 ],
            "I1": [ 1285 ],
            "I2": [ 1379 ],
            "I3": [ 1380 ],
            "O": [ 1377 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 885 ],
            "O": [ 1379 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 217 ],
            "I1": [ 233 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1380 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1381 ],
            "I1": [ 523 ],
            "I2": [ 1382 ],
            "I3": [ 1383 ],
            "O": [ 1384 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 224 ],
            "I1": [ 240 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1382 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 558 ],
            "I1": [ 1285 ],
            "I2": [ 1385 ],
            "I3": [ 1386 ],
            "O": [ 1383 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 887 ],
            "O": [ 1385 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 201 ],
            "I1": [ 267 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1386 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1387 ],
            "I1": [ 523 ],
            "I2": [ 1388 ],
            "I3": [ 1389 ],
            "O": [ 1390 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 233 ],
            "I1": [ 252 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1388 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 550 ],
            "I1": [ 1285 ],
            "I2": [ 1391 ],
            "I3": [ 1392 ],
            "O": [ 1389 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 889 ],
            "O": [ 1391 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 276 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1392 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1393 ],
            "I2": [ 1394 ],
            "I3": [ 1395 ],
            "O": [ 1396 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 523 ],
            "I1": [ 1397 ],
            "I2": [ 1285 ],
            "I3": [ 554 ],
            "O": [ 1395 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 240 ],
            "I1": [ 260 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1393 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 891 ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 1398 ],
            "O": [ 1394 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 217 ],
            "I1": [ 295 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1398 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 546 ],
            "I1": [ 1285 ],
            "I2": [ 1399 ],
            "I3": [ 1400 ],
            "O": [ 1401 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 224 ],
            "I1": [ 249 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1399 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1402 ],
            "I1": [ 523 ],
            "I2": [ 1403 ],
            "I3": [ 1404 ],
            "O": [ 1400 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 893 ],
            "O": [ 1404 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 252 ],
            "I1": [ 267 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1403 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 548 ],
            "I1": [ 1285 ],
            "I2": [ 1405 ],
            "I3": [ 1406 ],
            "O": [ 1407 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1253 ],
            "I1": [ 240 ],
            "I2": [ 1408 ],
            "I3": [ 310 ],
            "O": [ 1405 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 758 ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 1409 ],
            "O": [ 1406 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 523 ],
            "I1": [ 276 ],
            "I2": [ 910 ],
            "I3": [ 1410 ],
            "O": [ 1409 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 267 ],
            "I2": [ 1253 ],
            "I3": [ 1242 ],
            "O": [ 1408 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 552 ],
            "I1": [ 1285 ],
            "I2": [ 1411 ],
            "I3": [ 1412 ],
            "O": [ 1413 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 276 ],
            "I1": [ 249 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1411 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1414 ],
            "I2": [ 523 ],
            "I3": [ 1415 ],
            "O": [ 1412 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1242 ],
            "I2": [ 1267 ],
            "I3": [ 252 ],
            "O": [ 1415 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1285 ],
            "I2": [ 544 ],
            "I3": [ 1416 ],
            "O": [ 1417 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 523 ],
            "I1": [ 1418 ],
            "I2": [ 1419 ],
            "I3": [ 310 ],
            "O": [ 1416 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 260 ],
            "I1": [ 295 ],
            "I2": [ 1242 ],
            "I3": [ 1253 ],
            "O": [ 1419 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 190 ],
            "I1": [ 371 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1372 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 590 ],
            "I1": [ 1285 ],
            "I2": [ 1420 ],
            "I3": [ 1421 ],
            "O": [ 1373 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 852 ],
            "O": [ 1420 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 324 ],
            "I1": [ 336 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1421 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 523 ],
            "I2": [ 1423 ],
            "I3": [ 1424 ],
            "O": [ 1425 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 339 ],
            "I1": [ 356 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1423 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 594 ],
            "I1": [ 1285 ],
            "I2": [ 1426 ],
            "I3": [ 1427 ],
            "O": [ 1424 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 854 ],
            "O": [ 1426 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 112 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1427 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1428 ],
            "I1": [ 523 ],
            "I2": [ 1429 ],
            "I3": [ 1430 ],
            "O": [ 1431 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 336 ],
            "I1": [ 293 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1429 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 586 ],
            "I1": [ 1285 ],
            "I2": [ 1432 ],
            "I3": [ 1433 ],
            "O": [ 1430 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 856 ],
            "O": [ 1432 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 317 ],
            "I1": [ 121 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1433 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1434 ],
            "I1": [ 1435 ],
            "I2": [ 1436 ],
            "I3": [ 1437 ],
            "O": [ 1438 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 858 ],
            "O": [ 1436 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 523 ],
            "I1": [ 1439 ],
            "I2": [ 1285 ],
            "I3": [ 599 ],
            "O": [ 1437 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 356 ],
            "I1": [ 371 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1435 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 324 ],
            "I1": [ 129 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1434 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1440 ],
            "I3": [ 1441 ],
            "O": [ 1442 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 293 ],
            "I1": [ 112 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1440 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 591 ],
            "I1": [ 1285 ],
            "I2": [ 1443 ],
            "I3": [ 1444 ],
            "O": [ 1441 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 310 ],
            "I1": [ 1445 ],
            "I2": [ 1446 ],
            "I3": [ 523 ],
            "O": [ 1444 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 339 ],
            "I1": [ 138 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1443 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1290 ],
            "I3": [ 860 ],
            "O": [ 1445 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1447 ],
            "I1": [ 523 ],
            "I2": [ 1448 ],
            "I3": [ 1449 ],
            "O": [ 1450 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 371 ],
            "I1": [ 121 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1448 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 595 ],
            "I1": [ 1285 ],
            "I2": [ 1451 ],
            "I3": [ 1452 ],
            "O": [ 1449 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 863 ],
            "O": [ 1451 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 336 ],
            "I1": [ 144 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1452 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 587 ],
            "I1": [ 1285 ],
            "I2": [ 1453 ],
            "I3": [ 1454 ],
            "O": [ 1455 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 356 ],
            "I1": [ 153 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1453 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1456 ],
            "I1": [ 523 ],
            "I2": [ 1457 ],
            "I3": [ 1458 ],
            "O": [ 1454 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 865 ],
            "O": [ 1458 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 129 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1457 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1459 ],
            "I1": [ 1460 ],
            "I2": [ 1461 ],
            "I3": [ 1462 ],
            "O": [ 1463 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 1290 ],
            "I3": [ 869 ],
            "O": [ 1461 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 523 ],
            "I1": [ 1464 ],
            "I2": [ 1285 ],
            "I3": [ 597 ],
            "O": [ 1462 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 138 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1460 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 293 ],
            "I1": [ 160 ],
            "I2": [ 1242 ],
            "I3": [ 1267 ],
            "O": [ 1459 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1465 ],
            "I1": [ 310 ],
            "I2": [ 1466 ],
            "I3": [ 523 ],
            "O": [ 1302 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 862 ],
            "I1": [ 1290 ],
            "I2": [ 1467 ],
            "I3": [ 310 ],
            "O": [ 1466 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1242 ],
            "I1": [ 233 ],
            "I2": [ 1468 ],
            "I3": [ 1253 ],
            "O": [ 1467 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 260 ],
            "I2": [ 276 ],
            "I3": [ 1242 ],
            "O": [ 1468 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 333 ],
            "I1": [ 281 ],
            "I2": [ 1242 ],
            "I3": [ 1266 ],
            "O": [ 1300 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 310 ],
            "I1": [ 1469 ],
            "I2": [ 1470 ],
            "I3": [ 523 ],
            "O": [ 1298 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1290 ],
            "I3": [ 895 ],
            "O": [ 1469 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 217 ],
            "I2": [ 966 ],
            "I3": [ 1471 ],
            "O": [ 1368 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 224 ],
            "I2": [ 964 ],
            "I3": [ 1472 ],
            "O": [ 1375 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 317 ],
            "I2": [ 948 ],
            "I3": [ 1473 ],
            "O": [ 1293 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 324 ],
            "I2": [ 946 ],
            "I3": [ 1474 ],
            "O": [ 1304 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 339 ],
            "I2": [ 944 ],
            "I3": [ 1475 ],
            "O": [ 1371 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 336 ],
            "I2": [ 942 ],
            "I3": [ 1476 ],
            "O": [ 1422 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 356 ],
            "I2": [ 940 ],
            "I3": [ 1477 ],
            "O": [ 1428 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 938 ],
            "I3": [ 1478 ],
            "O": [ 1439 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 371 ],
            "I2": [ 936 ],
            "I3": [ 1479 ],
            "O": [ 1446 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 112 ],
            "I2": [ 934 ],
            "I3": [ 1480 ],
            "O": [ 1447 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 930 ],
            "I3": [ 1481 ],
            "O": [ 1456 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 295 ],
            "I2": [ 907 ],
            "I3": [ 1482 ],
            "O": [ 1414 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 233 ],
            "I2": [ 962 ],
            "I3": [ 1483 ],
            "O": [ 1381 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 129 ],
            "I2": [ 928 ],
            "I3": [ 1484 ],
            "O": [ 1464 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 138 ],
            "I2": [ 926 ],
            "I3": [ 1485 ],
            "O": [ 1308 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 144 ],
            "I2": [ 924 ],
            "I3": [ 1486 ],
            "O": [ 1314 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 153 ],
            "I2": [ 922 ],
            "I3": [ 1487 ],
            "O": [ 1320 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 920 ],
            "I3": [ 1488 ],
            "O": [ 1326 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 169 ],
            "I2": [ 918 ],
            "I3": [ 1489 ],
            "O": [ 1337 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 177 ],
            "I2": [ 916 ],
            "I3": [ 1490 ],
            "O": [ 1343 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 184 ],
            "I2": [ 914 ],
            "I3": [ 1491 ],
            "O": [ 1344 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 201 ],
            "I2": [ 912 ],
            "I3": [ 1492 ],
            "O": [ 1350 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 209 ],
            "I2": [ 968 ],
            "I3": [ 1493 ],
            "O": [ 1362 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 240 ],
            "I2": [ 960 ],
            "I3": [ 1494 ],
            "O": [ 1387 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 249 ],
            "I2": [ 970 ],
            "I3": [ "0" ],
            "O": [ 1418 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 252 ],
            "I2": [ 958 ],
            "I3": [ 1495 ],
            "O": [ 1397 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 260 ],
            "I2": [ 954 ],
            "I3": [ 1496 ],
            "O": [ 1402 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 267 ],
            "I2": [ 932 ],
            "I3": [ 1497 ],
            "O": [ 1465 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 333 ],
            "I2": [ 956 ],
            "I3": [ 1498 ],
            "O": [ 1499 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 190 ],
            "I2": [ 952 ],
            "I3": [ 1500 ],
            "O": [ 1470 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 281 ],
            "I2": [ 950 ],
            "I3": [ 1501 ],
            "O": [ 1287 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1471 ],
            "CO": [ 1493 ],
            "I0": [ 217 ],
            "I1": [ 966 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1472 ],
            "CO": [ 1471 ],
            "I0": [ 224 ],
            "I1": [ 964 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1473 ],
            "CO": [ 1501 ],
            "I0": [ 317 ],
            "I1": [ 948 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1474 ],
            "CO": [ 1473 ],
            "I0": [ 324 ],
            "I1": [ 946 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1475 ],
            "CO": [ 1474 ],
            "I0": [ 339 ],
            "I1": [ 944 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1476 ],
            "CO": [ 1475 ],
            "I0": [ 336 ],
            "I1": [ 942 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1477 ],
            "CO": [ 1476 ],
            "I0": [ 356 ],
            "I1": [ 940 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1478 ],
            "CO": [ 1477 ],
            "I0": [ 293 ],
            "I1": [ 938 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1479 ],
            "CO": [ 1478 ],
            "I0": [ 371 ],
            "I1": [ 936 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1480 ],
            "CO": [ 1479 ],
            "I0": [ 112 ],
            "I1": [ 934 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1481 ],
            "CO": [ 1480 ],
            "I0": [ 121 ],
            "I1": [ 930 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1482 ],
            "CO": [ 1410 ],
            "I0": [ 295 ],
            "I1": [ 907 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1483 ],
            "CO": [ 1472 ],
            "I0": [ 233 ],
            "I1": [ 962 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1484 ],
            "CO": [ 1481 ],
            "I0": [ 129 ],
            "I1": [ 928 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1485 ],
            "CO": [ 1484 ],
            "I0": [ 138 ],
            "I1": [ 926 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1486 ],
            "CO": [ 1485 ],
            "I0": [ 144 ],
            "I1": [ 924 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1487 ],
            "CO": [ 1486 ],
            "I0": [ 153 ],
            "I1": [ 922 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1488 ],
            "CO": [ 1487 ],
            "I0": [ 160 ],
            "I1": [ 920 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1489 ],
            "CO": [ 1488 ],
            "I0": [ 169 ],
            "I1": [ 918 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1490 ],
            "CO": [ 1489 ],
            "I0": [ 177 ],
            "I1": [ 916 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1491 ],
            "CO": [ 1490 ],
            "I0": [ 184 ],
            "I1": [ 914 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1492 ],
            "CO": [ 1491 ],
            "I0": [ 201 ],
            "I1": [ 912 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_29": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1493 ],
            "CO": [ 1492 ],
            "I0": [ 209 ],
            "I1": [ 968 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1494 ],
            "CO": [ 1483 ],
            "I0": [ 240 ],
            "I1": [ 960 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_30": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 1482 ],
            "I0": [ 249 ],
            "I1": [ 970 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1495 ],
            "CO": [ 1494 ],
            "I0": [ 252 ],
            "I1": [ 958 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1496 ],
            "CO": [ 1495 ],
            "I0": [ 260 ],
            "I1": [ 954 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1497 ],
            "CO": [ 1496 ],
            "I0": [ 267 ],
            "I1": [ 932 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1500 ],
            "CO": [ 1498 ],
            "I0": [ 190 ],
            "I1": [ 952 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1410 ],
            "CO": [ 1497 ],
            "I0": [ 276 ],
            "I1": [ 910 ]
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1501 ],
            "CO": [ 1500 ],
            "I0": [ 281 ],
            "I1": [ 950 ]
          }
        },
        "cpu_I.instr_srai_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1502 ],
            "E": [ 906 ],
            "Q": [ 1278 ]
          }
        },
        "cpu_I.instr_srai_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1276 ],
            "I3": [ 1089 ],
            "O": [ 1502 ]
          }
        },
        "cpu_I.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1210 ],
            "I3": [ 1097 ],
            "O": [ 1276 ]
          }
        },
        "cpu_I.instr_srl_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1503 ],
            "E": [ 1083 ],
            "Q": [ 1504 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_srl_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1085 ],
            "I3": [ 1097 ],
            "O": [ 1503 ]
          }
        },
        "cpu_I.instr_srl_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1275 ],
            "I1": [ 1278 ],
            "I2": [ 1505 ],
            "I3": [ 1504 ],
            "O": [ 1242 ]
          }
        },
        "cpu_I.instr_srli_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1506 ],
            "E": [ 906 ],
            "Q": [ 1505 ]
          }
        },
        "cpu_I.instr_srli_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1163 ],
            "I2": [ 1097 ],
            "I3": [ 1089 ],
            "O": [ 1506 ]
          }
        },
        "cpu_I.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 996 ],
            "I1": [ 989 ],
            "I2": [ 974 ],
            "I3": [ 1209 ],
            "O": [ 1163 ]
          }
        },
        "cpu_I.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 993 ],
            "I1": [ 1009 ],
            "I2": [ 994 ],
            "I3": [ 1004 ],
            "O": [ 1209 ]
          }
        },
        "cpu_I.instr_sub_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1507 ],
            "E": [ 1083 ],
            "Q": [ 115 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1210 ],
            "I2": [ 1166 ],
            "I3": [ 1277 ],
            "O": [ 1507 ]
          }
        },
        "cpu_I.instr_sw_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1508 ],
            "E": [ 906 ],
            "Q": [ 1509 ]
          }
        },
        "cpu_I.instr_sw_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 1012 ],
            "I2": [ 992 ],
            "I3": [ 511 ],
            "O": [ 1508 ]
          }
        },
        "cpu_I.instr_sw_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1231 ],
            "I2": [ 1226 ],
            "I3": [ 1509 ],
            "O": [ 1235 ]
          }
        },
        "cpu_I.instr_sw_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1236 ],
            "I2": [ 1281 ],
            "I3": [ 1246 ],
            "O": [ 1510 ]
          }
        },
        "cpu_I.instr_sw_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1077 ],
            "I1": [ 1511 ],
            "I2": [ 14 ],
            "I3": [ 506 ],
            "O": [ 1228 ]
          }
        },
        "cpu_I.instr_sw_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1218 ],
            "I2": [ 1077 ],
            "I3": [ 311 ],
            "O": [ 1236 ]
          }
        },
        "cpu_I.instr_xor_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1512 ],
            "E": [ 1083 ],
            "Q": [ 1513 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_xor_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 992 ],
            "I2": [ 1085 ],
            "I3": [ 1012 ],
            "O": [ 1512 ]
          }
        },
        "cpu_I.instr_xor_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1514 ],
            "I3": [ 1513 ],
            "O": [ 104 ]
          }
        },
        "cpu_I.instr_xori_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1515 ],
            "E": [ 1083 ],
            "Q": [ 1514 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.instr_xori_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1086 ],
            "I1": [ 992 ],
            "I2": [ 1012 ],
            "I3": [ 1089 ],
            "O": [ 1515 ]
          }
        },
        "cpu_I.is_alu_reg_imm_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1516 ],
            "E": [ 524 ],
            "Q": [ 1089 ]
          }
        },
        "cpu_I.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1177 ],
            "I2": [ 1091 ],
            "I3": [ 1093 ],
            "O": [ 1516 ]
          }
        },
        "cpu_I.is_alu_reg_reg_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1517 ],
            "E": [ 524 ],
            "Q": [ 1277 ]
          }
        },
        "cpu_I.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1093 ],
            "I2": [ 1091 ],
            "I3": [ 1177 ],
            "O": [ 1517 ]
          }
        },
        "cpu_I.is_alu_reg_reg_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1163 ],
            "I3": [ 1277 ],
            "O": [ 1085 ]
          }
        },
        "cpu_I.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1518 ],
            "E": [ 1519 ],
            "Q": [ 307 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1177 ],
            "I3": [ 1187 ],
            "O": [ 1518 ]
          }
        },
        "cpu_I.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 524 ],
            "I3": [ 14 ],
            "O": [ 1519 ]
          }
        },
        "cpu_I.is_compare_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1520 ],
            "Q": [ 300 ],
            "R": [ 1083 ]
          }
        },
        "cpu_I.is_compare_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 307 ],
            "I3": [ 1270 ],
            "O": [ 1520 ]
          }
        },
        "cpu_I.is_compare_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 300 ],
            "I1": [ 110 ],
            "I2": [ 109 ],
            "I3": [ 104 ],
            "O": [ 116 ]
          }
        },
        "cpu_I.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1521 ],
            "E": [ 906 ],
            "Q": [ 1522 ]
          }
        },
        "cpu_I.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 992 ],
            "I1": [ 1086 ],
            "I2": [ 1089 ],
            "I3": [ 1193 ],
            "O": [ 1521 ]
          }
        },
        "cpu_I.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1522 ],
            "I3": [ 1523 ],
            "O": [ 1524 ]
          }
        },
        "cpu_I.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 14 ],
            "I3": [ 512 ],
            "O": [ 1525 ]
          }
        },
        "cpu_I.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1526 ],
            "E": [ 524 ],
            "Q": [ 538 ]
          }
        },
        "cpu_I.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1527 ],
            "I2": [ 1093 ],
            "I3": [ 1191 ],
            "O": [ 1526 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1528 ],
            "Q": [ 1523 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1528 ],
            "I3": [ 1529 ],
            "O": [ 908 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 529 ],
            "I1": [ 773 ],
            "I2": [ 1529 ],
            "I3": [ 996 ],
            "O": [ 967 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 529 ],
            "I1": [ 775 ],
            "I2": [ 1529 ],
            "I3": [ 989 ],
            "O": [ 965 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 529 ],
            "I1": [ 796 ],
            "I2": [ 1529 ],
            "I3": [ 1004 ],
            "O": [ 963 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 529 ],
            "I1": [ 809 ],
            "I2": [ 1529 ],
            "I3": [ 994 ],
            "O": [ 961 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 529 ],
            "I1": [ 811 ],
            "I2": [ 1529 ],
            "I3": [ 1009 ],
            "O": [ 959 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 529 ],
            "I1": [ 813 ],
            "I2": [ 1529 ],
            "I3": [ 993 ],
            "O": [ 957 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1529 ],
            "I3": [ 974 ],
            "O": [ 976 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_6_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 779 ],
            "I2": [ 529 ],
            "I3": [ 976 ],
            "O": [ 981 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_6_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 979 ],
            "I2": [ 978 ],
            "I3": [ 1086 ],
            "O": [ 997 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 511 ],
            "I2": [ 307 ],
            "I3": [ 972 ],
            "O": [ 1529 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 529 ],
            "I2": [ 978 ],
            "I3": [ 979 ],
            "O": [ 1528 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 542 ],
            "I1": [ 1530 ],
            "I2": [ 1523 ],
            "I3": [ 1251 ],
            "O": [ 1285 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 539 ],
            "I1": [ 540 ],
            "I2": [ 541 ],
            "I3": [ 543 ],
            "O": [ 1530 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 310 ],
            "I3": [ 523 ],
            "O": [ 1251 ]
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 979 ],
            "I3": [ 1523 ],
            "O": [ 1290 ]
          }
        },
        "cpu_I.is_sb_sh_sw_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1531 ],
            "E": [ 524 ],
            "Q": [ 511 ]
          }
        },
        "cpu_I.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1093 ],
            "I2": [ 1527 ],
            "I3": [ 1191 ],
            "O": [ 1531 ]
          }
        },
        "cpu_I.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1177 ],
            "I3": [ 1190 ],
            "O": [ 1527 ]
          }
        },
        "cpu_I.is_sll_srl_sra_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1532 ],
            "E": [ 906 ],
            "Q": [ 1533 ]
          }
        },
        "cpu_I.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1534 ],
            "I3": [ 1277 ],
            "O": [ 1532 ]
          }
        },
        "cpu_I.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 992 ],
            "I1": [ 1086 ],
            "I2": [ 1163 ],
            "I3": [ 1276 ],
            "O": [ 1534 ]
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 511 ],
            "I2": [ 1533 ],
            "I3": [ 510 ],
            "O": [ 1535 ]
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 538 ],
            "I1": [ 517 ],
            "I2": [ 508 ],
            "I3": [ 1524 ],
            "O": [ 510 ]
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1524 ],
            "I1": [ 508 ],
            "I2": [ 1535 ],
            "I3": [ 512 ],
            "O": [ 522 ]
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 14 ],
            "I3": [ 521 ],
            "O": [ 1536 ]
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1537 ],
            "I3": [ 1538 ],
            "O": [ 521 ]
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 538 ],
            "I1": [ 1525 ],
            "I2": [ 1524 ],
            "I3": [ 1533 ],
            "O": [ 515 ]
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 512 ],
            "I1": [ 305 ],
            "I2": [ 310 ],
            "I3": [ 515 ],
            "O": [ 1539 ]
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 512 ],
            "I1": [ 517 ],
            "I2": [ 518 ],
            "I3": [ 1539 ],
            "O": [ 1540 ]
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1249 ],
            "I2": [ 1250 ],
            "I3": [ 310 ],
            "O": [ 518 ]
          }
        },
        "cpu_I.is_slli_srli_srai_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1541 ],
            "E": [ 906 ],
            "Q": [ 517 ]
          }
        },
        "cpu_I.is_slli_srli_srai_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1534 ],
            "I3": [ 1089 ],
            "O": [ 1541 ]
          }
        },
        "cpu_I.is_slti_blt_slt_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1151 ],
            "Q": [ 1098 ]
          }
        },
        "cpu_I.is_slti_blt_slt_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1113 ],
            "I1": [ 1098 ],
            "I2": [ 1109 ],
            "I3": [ 1104 ],
            "O": [ 1160 ]
          }
        },
        "cpu_I.is_sltiu_bltu_sltu_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1156 ],
            "Q": [ 1113 ]
          }
        },
        "cpu_I.latched_branch_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1542 ],
            "Q": [ 582 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.latched_branch_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1161 ],
            "I2": [ 308 ],
            "I3": [ 1543 ],
            "O": [ 1542 ]
          }
        },
        "cpu_I.latched_branch_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 1193 ],
            "I2": [ 1544 ],
            "I3": [ 308 ],
            "O": [ 1543 ]
          }
        },
        "cpu_I.latched_branch_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 529 ],
            "I1": [ 530 ],
            "I2": [ 582 ],
            "I3": [ 305 ],
            "O": [ 1544 ]
          }
        },
        "cpu_I.latched_is_lb_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1199 ],
            "Q": [ 1197 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1545 ],
            "I1": [ 1546 ],
            "I2": [ 1197 ],
            "I3": [ 1547 ],
            "O": [ 1548 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1545 ],
            "I1": [ 1546 ],
            "I2": [ 1197 ],
            "I3": [ 1549 ],
            "O": [ 1550 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I2_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1550 ],
            "I2": [ 311 ],
            "I3": [ 1551 ],
            "O": [ 1552 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1553 ],
            "I2": [ 160 ],
            "I3": [ 310 ],
            "O": [ 1551 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1554 ],
            "I2": [ 138 ],
            "I3": [ 310 ],
            "O": [ 1555 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1546 ],
            "I2": [ 1545 ],
            "I3": [ 1197 ],
            "O": [ 1556 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1557 ],
            "I2": [ 201 ],
            "I3": [ 310 ],
            "O": [ 1558 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 912 ],
            "I2": [ 844 ],
            "I3": [ 1559 ],
            "O": [ 1557 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 968 ],
            "I2": [ 846 ],
            "I3": [ 1560 ],
            "O": [ 1561 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 950 ],
            "I2": [ 897 ],
            "I3": [ 1562 ],
            "O": [ 1563 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 948 ],
            "I2": [ 848 ],
            "I3": [ 1564 ],
            "O": [ 1565 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 946 ],
            "I2": [ 850 ],
            "I3": [ 1566 ],
            "O": [ 1567 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 944 ],
            "I2": [ 852 ],
            "I3": [ 1568 ],
            "O": [ 1569 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 942 ],
            "I2": [ 854 ],
            "I3": [ 1570 ],
            "O": [ 1571 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 940 ],
            "I2": [ 856 ],
            "I3": [ 1572 ],
            "O": [ 1573 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 938 ],
            "I2": [ 858 ],
            "I3": [ 1574 ],
            "O": [ 1575 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 936 ],
            "I2": [ 860 ],
            "I3": [ 1576 ],
            "O": [ 1577 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 932 ],
            "I2": [ 862 ],
            "I3": [ 1578 ],
            "O": [ 1579 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 934 ],
            "I2": [ 863 ],
            "I3": [ 1580 ],
            "O": [ 1581 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 966 ],
            "I2": [ 867 ],
            "I3": [ 1582 ],
            "O": [ 1583 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 930 ],
            "I2": [ 865 ],
            "I3": [ 1584 ],
            "O": [ 1585 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 928 ],
            "I2": [ 869 ],
            "I3": [ 1586 ],
            "O": [ 1587 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 926 ],
            "I2": [ 871 ],
            "I3": [ 1588 ],
            "O": [ 1554 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 924 ],
            "I2": [ 873 ],
            "I3": [ 1589 ],
            "O": [ 1590 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 922 ],
            "I2": [ 875 ],
            "I3": [ 1591 ],
            "O": [ 1592 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 920 ],
            "I2": [ 877 ],
            "I3": [ 1593 ],
            "O": [ 1553 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 918 ],
            "I2": [ 879 ],
            "I3": [ 1594 ],
            "O": [ 1595 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 916 ],
            "I2": [ 881 ],
            "I3": [ 1596 ],
            "O": [ 1597 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 914 ],
            "I2": [ 883 ],
            "I3": [ 1598 ],
            "O": [ 1599 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 910 ],
            "I2": [ 758 ],
            "I3": [ "0" ],
            "O": [ 1600 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 964 ],
            "I2": [ 885 ],
            "I3": [ 1601 ],
            "O": [ 1602 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 962 ],
            "I2": [ 887 ],
            "I3": [ 1603 ],
            "O": [ 1604 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 960 ],
            "I2": [ 889 ],
            "I3": [ 1605 ],
            "O": [ 1606 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 958 ],
            "I2": [ 891 ],
            "I3": [ 1607 ],
            "O": [ 1608 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 954 ],
            "I2": [ 893 ],
            "I3": [ 1609 ],
            "O": [ 1610 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 956 ],
            "I2": [ 656 ],
            "I3": [ 1611 ],
            "O": [ 1612 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 952 ],
            "I2": [ 895 ],
            "I3": [ 1613 ],
            "O": [ 1614 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1559 ],
            "CO": [ 1598 ],
            "I0": [ 912 ],
            "I1": [ 844 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1560 ],
            "CO": [ 1559 ],
            "I0": [ 968 ],
            "I1": [ 846 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1564 ],
            "CO": [ 1562 ],
            "I0": [ 948 ],
            "I1": [ 848 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1566 ],
            "CO": [ 1564 ],
            "I0": [ 946 ],
            "I1": [ 850 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1568 ],
            "CO": [ 1566 ],
            "I0": [ 944 ],
            "I1": [ 852 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1570 ],
            "CO": [ 1568 ],
            "I0": [ 942 ],
            "I1": [ 854 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1572 ],
            "CO": [ 1570 ],
            "I0": [ 940 ],
            "I1": [ 856 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1574 ],
            "CO": [ 1572 ],
            "I0": [ 938 ],
            "I1": [ 858 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1576 ],
            "CO": [ 1574 ],
            "I0": [ 936 ],
            "I1": [ 860 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1578 ],
            "CO": [ 1609 ],
            "I0": [ 932 ],
            "I1": [ 862 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1580 ],
            "CO": [ 1576 ],
            "I0": [ 934 ],
            "I1": [ 863 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1584 ],
            "CO": [ 1580 ],
            "I0": [ 930 ],
            "I1": [ 865 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1582 ],
            "CO": [ 1560 ],
            "I0": [ 966 ],
            "I1": [ 867 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1586 ],
            "CO": [ 1584 ],
            "I0": [ 928 ],
            "I1": [ 869 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1588 ],
            "CO": [ 1586 ],
            "I0": [ 926 ],
            "I1": [ 871 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1589 ],
            "CO": [ 1588 ],
            "I0": [ 924 ],
            "I1": [ 873 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1591 ],
            "CO": [ 1589 ],
            "I0": [ 922 ],
            "I1": [ 875 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1593 ],
            "CO": [ 1591 ],
            "I0": [ 920 ],
            "I1": [ 877 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1594 ],
            "CO": [ 1593 ],
            "I0": [ 918 ],
            "I1": [ 879 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1596 ],
            "CO": [ 1594 ],
            "I0": [ 916 ],
            "I1": [ 881 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1598 ],
            "CO": [ 1596 ],
            "I0": [ 914 ],
            "I1": [ 883 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_28": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 1578 ],
            "I0": [ 910 ],
            "I1": [ 758 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1601 ],
            "CO": [ 1582 ],
            "I0": [ 964 ],
            "I1": [ 885 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1603 ],
            "CO": [ 1601 ],
            "I0": [ 962 ],
            "I1": [ 887 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1605 ],
            "CO": [ 1603 ],
            "I0": [ 960 ],
            "I1": [ 889 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1607 ],
            "CO": [ 1605 ],
            "I0": [ 958 ],
            "I1": [ 891 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1609 ],
            "CO": [ 1607 ],
            "I0": [ 954 ],
            "I1": [ 893 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1613 ],
            "CO": [ 1611 ],
            "I0": [ 952 ],
            "I1": [ 895 ]
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1562 ],
            "CO": [ 1613 ],
            "I0": [ 950 ],
            "I1": [ 897 ]
          }
        },
        "cpu_I.latched_is_lh_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1206 ],
            "Q": [ 1205 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1615 ],
            "I3": [ 1616 ],
            "O": [ 1617 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1618 ],
            "I3": [ 1616 ],
            "O": [ 1619 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1620 ],
            "I3": [ 1616 ],
            "O": [ 1621 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_10_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1621 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1622 ],
            "O": [ 1623 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_10_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1581 ],
            "I2": [ 112 ],
            "I3": [ 310 ],
            "O": [ 1622 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1624 ],
            "I3": [ 1616 ],
            "O": [ 1625 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_11_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1625 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1626 ],
            "O": [ 1627 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_11_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1585 ],
            "I2": [ 121 ],
            "I3": [ 310 ],
            "O": [ 1626 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1628 ],
            "I3": [ 1616 ],
            "O": [ 1629 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_12_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1629 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1630 ],
            "O": [ 1631 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_12_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1587 ],
            "I2": [ 129 ],
            "I3": [ 310 ],
            "O": [ 1630 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1632 ],
            "I3": [ 1616 ],
            "O": [ 1633 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1634 ],
            "I3": [ 1616 ],
            "O": [ 1635 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_14_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1635 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1636 ],
            "O": [ 1637 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_14_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1590 ],
            "I2": [ 144 ],
            "I3": [ 310 ],
            "O": [ 1636 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1638 ],
            "I3": [ 1616 ],
            "O": [ 1639 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_15_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1639 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1640 ],
            "O": [ 1641 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_15_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1592 ],
            "I2": [ 153 ],
            "I3": [ 310 ],
            "O": [ 1640 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1205 ],
            "I2": [ 1197 ],
            "I3": [ 1642 ],
            "O": [ 1549 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1205 ],
            "I2": [ 1197 ],
            "I3": [ 1643 ],
            "O": [ 1644 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_17_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1644 ],
            "I1": [ 1556 ],
            "I2": [ 311 ],
            "I3": [ 1645 ],
            "O": [ 1646 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_17_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1595 ],
            "I2": [ 169 ],
            "I3": [ 310 ],
            "O": [ 1645 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1205 ],
            "I2": [ 1197 ],
            "I3": [ 1647 ],
            "O": [ 1648 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_18_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1648 ],
            "I1": [ 1556 ],
            "I2": [ 311 ],
            "I3": [ 1649 ],
            "O": [ 1650 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_18_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1597 ],
            "I2": [ 177 ],
            "I3": [ 310 ],
            "O": [ 1649 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1205 ],
            "I2": [ 1197 ],
            "I3": [ 1651 ],
            "O": [ 1652 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_19_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1652 ],
            "I1": [ 1556 ],
            "I2": [ 311 ],
            "I3": [ 1653 ],
            "O": [ 1654 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_19_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1599 ],
            "I2": [ 184 ],
            "I3": [ 310 ],
            "O": [ 1653 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1619 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1655 ],
            "O": [ 1656 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1614 ],
            "I2": [ 190 ],
            "I3": [ 310 ],
            "O": [ 1655 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1657 ],
            "I3": [ 1616 ],
            "O": [ 1658 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1205 ],
            "I2": [ 1197 ],
            "I3": [ 1659 ],
            "O": [ 1660 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1205 ],
            "I2": [ 1197 ],
            "I3": [ 1661 ],
            "O": [ 1662 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_21_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1662 ],
            "I1": [ 1556 ],
            "I2": [ 311 ],
            "I3": [ 1663 ],
            "O": [ 1664 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_21_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1561 ],
            "I2": [ 209 ],
            "I3": [ 310 ],
            "O": [ 1663 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1205 ],
            "I2": [ 1197 ],
            "I3": [ 1665 ],
            "O": [ 1666 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_22_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1666 ],
            "I1": [ 1556 ],
            "I2": [ 311 ],
            "I3": [ 1667 ],
            "O": [ 1668 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_22_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1583 ],
            "I2": [ 217 ],
            "I3": [ 310 ],
            "O": [ 1667 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1205 ],
            "I2": [ 1197 ],
            "I3": [ 1669 ],
            "O": [ 1670 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_23_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1670 ],
            "I1": [ 1556 ],
            "I2": [ 311 ],
            "I3": [ 1671 ],
            "O": [ 1672 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_23_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1602 ],
            "I2": [ 224 ],
            "I3": [ 310 ],
            "O": [ 1671 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1658 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1673 ],
            "O": [ 1674 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1563 ],
            "I2": [ 281 ],
            "I3": [ 310 ],
            "O": [ 1673 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1675 ],
            "I3": [ 1616 ],
            "O": [ 1676 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1676 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1677 ],
            "O": [ 1678 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1565 ],
            "I2": [ 317 ],
            "I3": [ 310 ],
            "O": [ 1677 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1679 ],
            "I3": [ 1616 ],
            "O": [ 1680 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_4_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1680 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1681 ],
            "O": [ 1682 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_4_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1567 ],
            "I2": [ 324 ],
            "I3": [ 310 ],
            "O": [ 1681 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1683 ],
            "I3": [ 1616 ],
            "O": [ 1684 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_5_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1684 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1685 ],
            "O": [ 1686 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_5_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1569 ],
            "I2": [ 339 ],
            "I3": [ 310 ],
            "O": [ 1685 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1687 ],
            "I3": [ 1616 ],
            "O": [ 1688 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_6_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1688 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1689 ],
            "O": [ 1690 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_6_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1571 ],
            "I2": [ 336 ],
            "I3": [ 310 ],
            "O": [ 1689 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1691 ],
            "I3": [ 1616 ],
            "O": [ 1692 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_7_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1692 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1693 ],
            "O": [ 1694 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_7_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1573 ],
            "I2": [ 356 ],
            "I3": [ 310 ],
            "O": [ 1693 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1695 ],
            "I3": [ 1616 ],
            "O": [ 1696 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_8_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1696 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1697 ],
            "O": [ 1698 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_8_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1575 ],
            "I2": [ 293 ],
            "I3": [ 310 ],
            "O": [ 1697 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1205 ],
            "I2": [ 1699 ],
            "I3": [ 1616 ],
            "O": [ 1700 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_9_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1700 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1701 ],
            "O": [ 1702 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_9_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1577 ],
            "I2": [ 371 ],
            "I3": [ 310 ],
            "O": [ 1701 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1617 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1703 ],
            "O": [ 1704 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1705 ],
            "I1": [ 1706 ],
            "I2": [ 311 ],
            "I3": [ 1707 ],
            "O": [ 1708 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1633 ],
            "I1": [ 1548 ],
            "I2": [ 311 ],
            "I3": [ 1555 ],
            "O": [ 1709 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1660 ],
            "I1": [ 1556 ],
            "I2": [ 311 ],
            "I3": [ 1558 ],
            "O": [ 1710 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1545 ],
            "I1": [ 1546 ],
            "I2": [ 311 ],
            "I3": [ 1711 ],
            "O": [ 1712 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1713 ],
            "I1": [ 1714 ],
            "I2": [ 311 ],
            "I3": [ 1715 ],
            "O": [ 1716 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1717 ],
            "I1": [ 1718 ],
            "I2": [ 311 ],
            "I3": [ 1719 ],
            "O": [ 1720 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1721 ],
            "I1": [ 1722 ],
            "I2": [ 311 ],
            "I3": [ 1723 ],
            "O": [ 1724 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1725 ],
            "I1": [ 1726 ],
            "I2": [ 311 ],
            "I3": [ 1727 ],
            "O": [ 1728 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1729 ],
            "I1": [ 1730 ],
            "I2": [ 311 ],
            "I3": [ 1731 ],
            "O": [ 1732 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1733 ],
            "I1": [ 1734 ],
            "I2": [ 311 ],
            "I3": [ 1735 ],
            "O": [ 1736 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1612 ],
            "I2": [ 333 ],
            "I3": [ 310 ],
            "O": [ 1703 ]
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1642 ],
            "I3": [ 1205 ],
            "O": [ 1547 ]
          }
        },
        "cpu_I.latched_rd_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1737 ],
            "E": [ 1738 ],
            "Q": [ 564 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.latched_rd_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1739 ],
            "E": [ 1738 ],
            "Q": [ 563 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.latched_rd_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 308 ],
            "I3": [ 1028 ],
            "O": [ 1739 ]
          }
        },
        "cpu_I.latched_rd_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1740 ],
            "E": [ 1738 ],
            "Q": [ 562 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 308 ],
            "I3": [ 1030 ],
            "O": [ 1740 ]
          }
        },
        "cpu_I.latched_rd_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1741 ],
            "E": [ 1738 ],
            "Q": [ 560 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 308 ],
            "I3": [ 1034 ],
            "O": [ 1741 ]
          }
        },
        "cpu_I.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 308 ],
            "I3": [ 1026 ],
            "O": [ 1737 ]
          }
        },
        "cpu_I.latched_rd_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1742 ],
            "E": [ 1738 ],
            "Q": [ 561 ],
            "S": [ 14 ]
          }
        },
        "cpu_I.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 308 ],
            "I3": [ 1032 ],
            "O": [ 1742 ]
          }
        },
        "cpu_I.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 305 ],
            "I1": [ 307 ],
            "I2": [ 14 ],
            "I3": [ 308 ],
            "O": [ 1738 ]
          }
        },
        "cpu_I.latched_stalu_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1743 ],
            "Q": [ 665 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.latched_stalu_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 305 ],
            "I2": [ 665 ],
            "I3": [ 308 ],
            "O": [ 1743 ]
          }
        },
        "cpu_I.latched_stalu_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1744 ],
            "I2": [ 492 ],
            "I3": [ 665 ],
            "O": [ 752 ]
          }
        },
        "cpu_I.latched_stalu_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 655 ]
          }
        },
        "cpu_I.latched_store_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1745 ],
            "Q": [ 306 ],
            "S": [ 14 ]
          }
        },
        "cpu_I.latched_store_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 308 ],
            "I1": [ 301 ],
            "I2": [ 309 ],
            "I3": [ 312 ],
            "O": [ 1745 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1746 ],
            "E": [ 1747 ],
            "Q": [ 1748 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1749 ],
            "E": [ 1747 ],
            "Q": [ 1750 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1751 ],
            "E": [ 1747 ],
            "Q": [ 1752 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1753 ],
            "E": [ 1747 ],
            "Q": [ 1754 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1755 ],
            "E": [ 1747 ],
            "Q": [ 32 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1756 ],
            "E": [ 1747 ],
            "Q": [ 31 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1757 ],
            "E": [ 1747 ],
            "Q": [ 30 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1758 ],
            "E": [ 1747 ],
            "Q": [ 29 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1759 ],
            "E": [ 1747 ],
            "Q": [ 28 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1760 ],
            "E": [ 1747 ],
            "Q": [ 27 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1761 ],
            "E": [ 1747 ],
            "Q": [ 26 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1762 ],
            "E": [ 1747 ],
            "Q": [ 25 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1763 ],
            "E": [ 1747 ],
            "Q": [ 1764 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1765 ],
            "E": [ 1747 ],
            "Q": [ 1766 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1767 ],
            "E": [ 1747 ],
            "Q": [ 1768 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1769 ],
            "E": [ 1747 ],
            "Q": [ 1770 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1771 ],
            "E": [ 1747 ],
            "Q": [ 1772 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1773 ],
            "E": [ 1747 ],
            "Q": [ 1774 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1775 ],
            "E": [ 1747 ],
            "Q": [ 1776 ]
          }
        },
        "cpu_I.mem_addr_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1777 ],
            "E": [ 1747 ],
            "Q": [ 1778 ]
          }
        },
        "cpu_I.mem_do_prefetch_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1779 ],
            "Q": [ 1780 ],
            "R": [ 1536 ]
          }
        },
        "cpu_I.mem_do_prefetch_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1193 ],
            "I1": [ 1780 ],
            "I2": [ 528 ],
            "I3": [ 527 ],
            "O": [ 1779 ]
          }
        },
        "cpu_I.mem_do_prefetch_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 1780 ],
            "I2": [ 310 ],
            "I3": [ 512 ],
            "O": [ 1781 ]
          }
        },
        "cpu_I.mem_do_prefetch_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 511 ],
            "I1": [ 1524 ],
            "I2": [ 538 ],
            "I3": [ 512 ],
            "O": [ 1782 ]
          }
        },
        "cpu_I.mem_do_prefetch_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1780 ],
            "I3": [ 1248 ],
            "O": [ 507 ]
          }
        },
        "cpu_I.mem_do_prefetch_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1538 ],
            "I1": [ 1537 ],
            "I2": [ 14 ],
            "I3": [ 1780 ],
            "O": [ 1077 ]
          }
        },
        "cpu_I.mem_do_prefetch_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1783 ],
            "I3": [ 1780 ],
            "O": [ 1784 ]
          }
        },
        "cpu_I.mem_do_rdata_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1785 ],
            "Q": [ 1218 ],
            "S": [ 1227 ]
          }
        },
        "cpu_I.mem_do_rdata_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1536 ],
            "I3": [ 1218 ],
            "O": [ 1785 ]
          }
        },
        "cpu_I.mem_do_rdata_SB_DFFSS_Q_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1077 ],
            "I1": [ 1218 ],
            "I2": [ 14 ],
            "I3": [ 311 ],
            "O": [ 1227 ]
          }
        },
        "cpu_I.mem_do_rdata_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1218 ],
            "I2": [ 1784 ],
            "I3": [ 1786 ],
            "O": [ 1787 ]
          }
        },
        "cpu_I.mem_do_rdata_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1077 ],
            "I2": [ 1218 ],
            "I3": [ 311 ],
            "O": [ 1198 ]
          }
        },
        "cpu_I.mem_do_rinst_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1788 ],
            "Q": [ 1783 ],
            "S": [ 1789 ]
          }
        },
        "cpu_I.mem_do_rinst_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1536 ],
            "I3": [ 1790 ],
            "O": [ 1788 ]
          }
        },
        "cpu_I.mem_do_rinst_SB_DFFSS_Q_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1161 ],
            "I3": [ 1247 ],
            "O": [ 1789 ]
          }
        },
        "cpu_I.mem_do_rinst_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1781 ],
            "I1": [ 1782 ],
            "I2": [ 1783 ],
            "I3": [ 1540 ],
            "O": [ 1790 ]
          }
        },
        "cpu_I.mem_do_rinst_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1248 ],
            "I3": [ 1783 ],
            "O": [ 524 ]
          }
        },
        "cpu_I.mem_do_rinst_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1218 ],
            "I3": [ 1783 ],
            "O": [ 1791 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1792 ],
            "Q": [ 1511 ],
            "S": [ 1793 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 521 ],
            "I3": [ 1238 ],
            "O": [ 1792 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1786 ],
            "I3": [ 1238 ],
            "O": [ 1794 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1795 ],
            "I1": [ 1796 ],
            "I2": [ 1615 ],
            "I3": [ 1797 ],
            "O": [ 1642 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 295 ],
            "I2": [ 1796 ],
            "I3": [ 1173 ],
            "O": [ 1705 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 249 ],
            "I2": [ 1796 ],
            "I3": [ 1798 ],
            "O": [ 1799 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1800 ],
            "I2": [ 1695 ],
            "I3": [ 1799 ],
            "O": [ 1546 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1604 ],
            "I2": [ 233 ],
            "I3": [ 310 ],
            "O": [ 1711 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1801 ],
            "I3": [ 1802 ],
            "O": [ 1545 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1795 ],
            "I1": [ 1615 ],
            "I2": [ 295 ],
            "I3": [ 249 ],
            "O": [ 1801 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 249 ],
            "I2": [ 1796 ],
            "I3": [ 1215 ],
            "O": [ 1713 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1606 ],
            "I2": [ 240 ],
            "I3": [ 310 ],
            "O": [ 1715 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1800 ],
            "I1": [ 1699 ],
            "I2": [ 1803 ],
            "I3": [ 1802 ],
            "O": [ 1714 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1618 ],
            "I1": [ 1804 ],
            "I2": [ 295 ],
            "I3": [ 249 ],
            "O": [ 1803 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 249 ],
            "I2": [ 1796 ],
            "I3": [ 1213 ],
            "O": [ 1717 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1608 ],
            "I2": [ 252 ],
            "I3": [ 310 ],
            "O": [ 1719 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1800 ],
            "I1": [ 1620 ],
            "I2": [ 1805 ],
            "I3": [ 1802 ],
            "O": [ 1718 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1657 ],
            "I1": [ 1806 ],
            "I2": [ 295 ],
            "I3": [ 249 ],
            "O": [ 1805 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 249 ],
            "I2": [ 1796 ],
            "I3": [ 1214 ],
            "O": [ 1721 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_4_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1610 ],
            "I2": [ 260 ],
            "I3": [ 310 ],
            "O": [ 1723 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_4_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1800 ],
            "I1": [ 1624 ],
            "I2": [ 1807 ],
            "I3": [ 1802 ],
            "O": [ 1722 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_4_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ 1808 ],
            "I2": [ 295 ],
            "I3": [ 249 ],
            "O": [ 1807 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 249 ],
            "I2": [ 1796 ],
            "I3": [ 1189 ],
            "O": [ 1725 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_5_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1579 ],
            "I2": [ 267 ],
            "I3": [ 310 ],
            "O": [ 1727 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_5_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1800 ],
            "I1": [ 1628 ],
            "I2": [ 1809 ],
            "I3": [ 1802 ],
            "O": [ 1726 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_5_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1679 ],
            "I1": [ 1810 ],
            "I2": [ 295 ],
            "I3": [ 249 ],
            "O": [ 1809 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 249 ],
            "I2": [ 1796 ],
            "I3": [ 1179 ],
            "O": [ 1729 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_6_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1600 ],
            "I2": [ 276 ],
            "I3": [ 310 ],
            "O": [ 1731 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_6_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1800 ],
            "I1": [ 1632 ],
            "I2": [ 1811 ],
            "I3": [ 1802 ],
            "O": [ 1730 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_6_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1683 ],
            "I1": [ 1812 ],
            "I2": [ 295 ],
            "I3": [ 249 ],
            "O": [ 1811 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 249 ],
            "I2": [ 1796 ],
            "I3": [ 1172 ],
            "O": [ 1733 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_7_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 970 ],
            "I2": [ 249 ],
            "I3": [ 310 ],
            "O": [ 1735 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_7_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1800 ],
            "I1": [ 1638 ],
            "I2": [ 1813 ],
            "I3": [ 1802 ],
            "O": [ 1734 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1800 ],
            "I1": [ 1634 ],
            "I2": [ 249 ],
            "I3": [ 1814 ],
            "O": [ 1706 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 907 ],
            "I2": [ 295 ],
            "I3": [ 310 ],
            "O": [ 1707 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 1802 ],
            "I2": [ 1815 ],
            "I3": [ 295 ],
            "O": [ 1800 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1691 ],
            "I1": [ 1816 ],
            "I2": [ 295 ],
            "I3": [ 249 ],
            "O": [ 1813 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1817 ],
            "I1": [ 1687 ],
            "I2": [ 295 ],
            "I3": [ 1802 ],
            "O": [ 1814 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1797 ],
            "I1": [ 1618 ],
            "I2": [ 1804 ],
            "I3": [ 1796 ],
            "O": [ 1643 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1797 ],
            "I1": [ 1657 ],
            "I2": [ 1806 ],
            "I3": [ 1796 ],
            "O": [ 1647 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1797 ],
            "I1": [ 1675 ],
            "I2": [ 1808 ],
            "I3": [ 1796 ],
            "O": [ 1651 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1797 ],
            "I1": [ 1679 ],
            "I2": [ 1810 ],
            "I3": [ 1796 ],
            "O": [ 1659 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1797 ],
            "I1": [ 1683 ],
            "I2": [ 1812 ],
            "I3": [ 1796 ],
            "O": [ 1661 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1797 ],
            "I1": [ 1687 ],
            "I2": [ 1817 ],
            "I3": [ 1796 ],
            "O": [ 1665 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1797 ],
            "I1": [ 1691 ],
            "I2": [ 1816 ],
            "I3": [ 1796 ],
            "O": [ 1669 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 295 ],
            "I3": [ 1815 ],
            "O": [ 1797 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1802 ],
            "I2": [ 295 ],
            "I3": [ 1815 ],
            "O": [ 1796 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 14 ],
            "I3": [ 1511 ],
            "O": [ 1238 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1077 ],
            "I3": [ 1818 ],
            "O": [ 1793 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_S_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 308 ],
            "I1": [ 512 ],
            "I2": [ 312 ],
            "I3": [ 1819 ],
            "O": [ 1818 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_S_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1511 ],
            "I1": [ 14 ],
            "I2": [ 305 ],
            "I3": [ 536 ],
            "O": [ 1819 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1511 ],
            "I2": [ 1077 ],
            "I3": [ 506 ],
            "O": [ 1281 ]
          }
        },
        "cpu_I.mem_do_wdata_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1820 ],
            "I3": [ 1511 ],
            "O": [ 1821 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1822 ],
            "I2": [ 333 ],
            "I3": [ 1784 ],
            "O": [ 1746 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1823 ],
            "I2": [ 324 ],
            "I3": [ 1784 ],
            "O": [ 1749 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1824 ],
            "I2": [ 201 ],
            "I3": [ 1784 ],
            "O": [ 1751 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 720 ],
            "I1": [ 718 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1824 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1825 ],
            "I2": [ 209 ],
            "I3": [ 1784 ],
            "O": [ 1753 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_11_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 725 ],
            "I1": [ 723 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1825 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1826 ],
            "I2": [ 217 ],
            "I3": [ 1784 ],
            "O": [ 1755 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_12_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 730 ],
            "I1": [ 728 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1826 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1827 ],
            "I2": [ 224 ],
            "I3": [ 1784 ],
            "O": [ 1756 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_13_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 733 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1827 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1828 ],
            "I2": [ 233 ],
            "I3": [ 1784 ],
            "O": [ 1757 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_14_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 740 ],
            "I1": [ 738 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1828 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1829 ],
            "I2": [ 240 ],
            "I3": [ 1784 ],
            "O": [ 1758 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_15_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 745 ],
            "I1": [ 743 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1829 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1830 ],
            "I2": [ 252 ],
            "I3": [ 1784 ],
            "O": [ 1759 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_16_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 750 ],
            "I1": [ 748 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1830 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1831 ],
            "I2": [ 260 ],
            "I3": [ 1784 ],
            "O": [ 1760 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_17_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1744 ],
            "I1": [ 903 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1831 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1832 ],
            "I2": [ 267 ],
            "I3": [ 1784 ],
            "O": [ 1761 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_18_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 757 ],
            "I1": [ 755 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1832 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 276 ],
            "I3": [ 1784 ],
            "O": [ 1762 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 762 ],
            "I1": [ 760 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1833 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 825 ],
            "I1": [ 824 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1823 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1834 ],
            "I2": [ 339 ],
            "I3": [ 1784 ],
            "O": [ 1763 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 829 ],
            "I1": [ 828 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1834 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1835 ],
            "I2": [ 336 ],
            "I3": [ 1784 ],
            "O": [ 1765 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 833 ],
            "I1": [ 832 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1835 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1836 ],
            "I2": [ 356 ],
            "I3": [ 1784 ],
            "O": [ 1767 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 837 ],
            "I1": [ 836 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1836 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1837 ],
            "I2": [ 144 ],
            "I3": [ 1784 ],
            "O": [ 1769 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_5_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 685 ],
            "I1": [ 683 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1837 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1838 ],
            "I2": [ 160 ],
            "I3": [ 1784 ],
            "O": [ 1771 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_6_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 695 ],
            "I1": [ 693 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1838 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1839 ],
            "I2": [ 169 ],
            "I3": [ 1784 ],
            "O": [ 1773 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 700 ],
            "I1": [ 698 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1839 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1840 ],
            "I2": [ 177 ],
            "I3": [ 1784 ],
            "O": [ 1775 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 705 ],
            "I1": [ 703 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1840 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1841 ],
            "I2": [ 184 ],
            "I3": [ 1784 ],
            "O": [ 1777 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 710 ],
            "I1": [ 708 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1841 ]
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 904 ],
            "I1": [ 901 ],
            "I2": [ 582 ],
            "I3": [ 306 ],
            "O": [ 1822 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1616 ],
            "I2": [ 334 ],
            "I3": [ 1842 ],
            "O": [ 1843 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1616 ],
            "I2": [ 189 ],
            "I3": [ 1844 ],
            "O": [ 1845 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 253 ],
            "I2": [ 111 ],
            "I3": [ 1616 ],
            "O": [ 1846 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 261 ],
            "I2": [ 120 ],
            "I3": [ 1616 ],
            "O": [ 1847 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 268 ],
            "I2": [ 128 ],
            "I3": [ 1616 ],
            "O": [ 1848 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 137 ],
            "I3": [ 1616 ],
            "O": [ 1849 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 296 ],
            "I2": [ 145 ],
            "I3": [ 1616 ],
            "O": [ 1850 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 250 ],
            "I2": [ 152 ],
            "I3": [ 1616 ],
            "O": [ 1851 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1802 ],
            "I2": [ 161 ],
            "I3": [ 1842 ],
            "O": [ 1852 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1802 ],
            "I2": [ 170 ],
            "I3": [ 1844 ],
            "O": [ 1853 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1802 ],
            "I2": [ 178 ],
            "I3": [ 1854 ],
            "O": [ 1855 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1802 ],
            "I2": [ 185 ],
            "I3": [ 1856 ],
            "O": [ 1857 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 170 ],
            "I1": [ 1815 ],
            "I2": [ 1802 ],
            "I3": [ 241 ],
            "O": [ 1844 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1616 ],
            "I2": [ 280 ],
            "I3": [ 1854 ],
            "O": [ 1858 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1802 ],
            "I2": [ 202 ],
            "I3": [ 1859 ],
            "O": [ 1860 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1802 ],
            "I2": [ 210 ],
            "I3": [ 1861 ],
            "O": [ 1862 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1802 ],
            "I2": [ 218 ],
            "I3": [ 1863 ],
            "O": [ 1864 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1802 ],
            "I2": [ 225 ],
            "I3": [ 1865 ],
            "O": [ 1866 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 178 ],
            "I1": [ 1815 ],
            "I2": [ 1802 ],
            "I3": [ 253 ],
            "O": [ 1854 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1616 ],
            "I2": [ 316 ],
            "I3": [ 1856 ],
            "O": [ 1867 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 185 ],
            "I1": [ 1815 ],
            "I2": [ 1802 ],
            "I3": [ 261 ],
            "O": [ 1856 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1616 ],
            "I2": [ 325 ],
            "I3": [ 1859 ],
            "O": [ 1868 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 202 ],
            "I1": [ 1815 ],
            "I2": [ 1802 ],
            "I3": [ 268 ],
            "O": [ 1859 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1616 ],
            "I2": [ 340 ],
            "I3": [ 1861 ],
            "O": [ 1869 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 210 ],
            "I1": [ 1815 ],
            "I2": [ 1802 ],
            "I3": [ 277 ],
            "O": [ 1861 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1616 ],
            "I2": [ 335 ],
            "I3": [ 1863 ],
            "O": [ 1870 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 218 ],
            "I1": [ 1815 ],
            "I2": [ 1802 ],
            "I3": [ 296 ],
            "O": [ 1863 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1616 ],
            "I2": [ 357 ],
            "I3": [ 1865 ],
            "O": [ 1871 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 1815 ],
            "I2": [ 1802 ],
            "I3": [ 250 ],
            "O": [ 1865 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 234 ],
            "I2": [ 292 ],
            "I3": [ 1616 ],
            "O": [ 1872 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 241 ],
            "I2": [ 370 ],
            "I3": [ 1616 ],
            "O": [ 1873 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1802 ],
            "I3": [ 1815 ],
            "O": [ 1616 ]
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 161 ],
            "I1": [ 1815 ],
            "I2": [ 1802 ],
            "I3": [ 234 ],
            "O": [ 1842 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1874 ],
            "I1": [ 1875 ],
            "I2": [ 1876 ],
            "I3": [ 1877 ],
            "O": [ 1615 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1878 ],
            "I3": [ 1879 ],
            "O": [ 1618 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1880 ],
            "I3": [ 1881 ],
            "O": [ 1620 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_10_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 1882 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1881 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1883 ],
            "I3": [ 1884 ],
            "O": [ 1624 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 1885 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1884 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1886 ],
            "I3": [ 1887 ],
            "O": [ 1628 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 1888 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1887 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1889 ],
            "I3": [ 1890 ],
            "O": [ 1632 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 67 ],
            "I1": [ 1891 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1890 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1892 ],
            "I3": [ 1893 ],
            "O": [ 1634 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 66 ],
            "I1": [ 1894 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1893 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1895 ],
            "I3": [ 1896 ],
            "O": [ 1638 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 1897 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1896 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1898 ],
            "I1": [ 1875 ],
            "I2": [ 1899 ],
            "I3": [ 1900 ],
            "O": [ 1795 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_16_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 48 ],
            "I1": [ 1901 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1899 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1902 ],
            "I1": [ 1875 ],
            "I2": [ 1903 ],
            "I3": [ 1904 ],
            "O": [ 1810 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_17_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 44 ],
            "I1": [ 1905 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1903 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1906 ],
            "I1": [ 1875 ],
            "I2": [ 1907 ],
            "I3": [ 1908 ],
            "O": [ 1812 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_18_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 43 ],
            "I1": [ 1909 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1907 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1910 ],
            "I1": [ 1875 ],
            "I2": [ 1911 ],
            "I3": [ 1912 ],
            "O": [ 1817 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_19_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 1913 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1911 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 79 ],
            "I1": [ 1914 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1879 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1915 ],
            "I3": [ 1916 ],
            "O": [ 1657 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1917 ],
            "I1": [ 1875 ],
            "I2": [ 1918 ],
            "I3": [ 1919 ],
            "O": [ 1816 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_20_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 1920 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1918 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1921 ],
            "I1": [ 1922 ],
            "I2": [ 1923 ],
            "I3": [ 1924 ],
            "O": [ 1798 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_21_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1925 ],
            "I2": [ 1875 ],
            "I3": [ 1926 ],
            "O": [ 1924 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 1927 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1926 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1922 ],
            "I2": [ 1928 ],
            "I3": [ 1929 ],
            "O": [ 1213 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_22_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1930 ],
            "I1": [ 1875 ],
            "I2": [ 1931 ],
            "I3": [ 1932 ],
            "O": [ 1929 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 1933 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1931 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1922 ],
            "I2": [ 1934 ],
            "I3": [ 1935 ],
            "O": [ 1214 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_23_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1936 ],
            "I1": [ 1875 ],
            "I2": [ 1937 ],
            "I3": [ 1938 ],
            "O": [ 1935 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 37 ],
            "I1": [ 1939 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1937 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1922 ],
            "I2": [ 1940 ],
            "I3": [ 1941 ],
            "O": [ 1215 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_24_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1942 ],
            "I1": [ 1875 ],
            "I2": [ 1943 ],
            "I3": [ 1944 ],
            "O": [ 1941 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 1945 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1943 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1922 ],
            "I2": [ 1946 ],
            "I3": [ 1947 ],
            "O": [ 1189 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_25_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1948 ],
            "I1": [ 1875 ],
            "I2": [ 1949 ],
            "I3": [ 1950 ],
            "O": [ 1947 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 36 ],
            "I1": [ 1951 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1949 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1922 ],
            "I2": [ 1952 ],
            "I3": [ 1953 ],
            "O": [ 1173 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_26_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1954 ],
            "I1": [ 1875 ],
            "I2": [ 1955 ],
            "I3": [ 1956 ],
            "O": [ 1953 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_26_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 1957 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1955 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1922 ],
            "I2": [ 1958 ],
            "I3": [ 1959 ],
            "O": [ 1172 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_27_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1960 ],
            "I1": [ 1875 ],
            "I2": [ 1961 ],
            "I3": [ 1962 ],
            "O": [ 1959 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1963 ],
            "I1": [ 33 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1961 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1964 ],
            "I1": [ 1922 ],
            "I2": [ 1965 ],
            "I3": [ 1966 ],
            "O": [ 1179 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_28_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1967 ],
            "I2": [ 1875 ],
            "I3": [ 1968 ],
            "O": [ 1966 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 35 ],
            "I1": [ 1969 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1968 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1970 ],
            "I1": [ 1875 ],
            "I2": [ 1971 ],
            "I3": [ 1972 ],
            "O": [ 1804 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_29_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 47 ],
            "I1": [ 1973 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1971 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 1974 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1916 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1975 ],
            "I3": [ 1976 ],
            "O": [ 1675 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1977 ],
            "I1": [ 1875 ],
            "I2": [ 1978 ],
            "I3": [ 1979 ],
            "O": [ 1806 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_30_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 1980 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1978 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1981 ],
            "I1": [ 1875 ],
            "I2": [ 1982 ],
            "I3": [ 1983 ],
            "O": [ 1808 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_31_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 1984 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1982 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 77 ],
            "I1": [ 1985 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1976 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1986 ],
            "I3": [ 1987 ],
            "O": [ 1679 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 1988 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1987 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1989 ],
            "I3": [ 1990 ],
            "O": [ 1683 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 75 ],
            "I1": [ 1991 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1990 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1992 ],
            "I3": [ 1993 ],
            "O": [ 1687 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 74 ],
            "I1": [ 1994 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1993 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1995 ],
            "I3": [ 1996 ],
            "O": [ 1691 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 1997 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1996 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 1998 ],
            "I3": [ 1999 ],
            "O": [ 1695 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_8_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 2000 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1999 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1875 ],
            "I2": [ 2001 ],
            "I3": [ 2002 ],
            "O": [ 1699 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_9_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 71 ],
            "I1": [ 2003 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 2002 ]
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 2004 ],
            "I2": [ 1748 ],
            "I3": [ 1770 ],
            "O": [ 1877 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 974 ],
            "I2": [ 1615 ],
            "I3": [ 1174 ],
            "O": [ 1013 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 996 ],
            "I2": [ 1618 ],
            "I3": [ 1174 ],
            "O": [ 1020 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 990 ],
            "I2": [ 1620 ],
            "I3": [ 1174 ],
            "O": [ 1068 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 973 ],
            "I2": [ 1624 ],
            "I3": [ 1174 ],
            "O": [ 1069 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1001 ],
            "I2": [ 1628 ],
            "I3": [ 1174 ],
            "O": [ 1014 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1006 ],
            "I2": [ 1632 ],
            "I3": [ 1174 ],
            "O": [ 1035 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 988 ],
            "I2": [ 1634 ],
            "I3": [ 1174 ],
            "O": [ 1036 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1003 ],
            "I2": [ 1638 ],
            "I3": [ 1174 ],
            "O": [ 1037 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 999 ],
            "I2": [ 1795 ],
            "I3": [ 1174 ],
            "O": [ 1038 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1007 ],
            "I2": [ 1810 ],
            "I3": [ 1174 ],
            "O": [ 1025 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1010 ],
            "I2": [ 1812 ],
            "I3": [ 1174 ],
            "O": [ 1027 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 982 ],
            "I2": [ 1817 ],
            "I3": [ 1174 ],
            "O": [ 1029 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 989 ],
            "I2": [ 1657 ],
            "I3": [ 1174 ],
            "O": [ 1021 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 984 ],
            "I2": [ 1816 ],
            "I3": [ 1174 ],
            "O": [ 1031 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 971 ],
            "I2": [ 1798 ],
            "I3": [ 1174 ],
            "O": [ 1033 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1012 ],
            "I2": [ 1804 ],
            "I3": [ 1174 ],
            "O": [ 1017 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 992 ],
            "I2": [ 1806 ],
            "I3": [ 1174 ],
            "O": [ 1018 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1086 ],
            "I2": [ 1808 ],
            "I3": [ 1174 ],
            "O": [ 1019 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1004 ],
            "I2": [ 1675 ],
            "I3": [ 1174 ],
            "O": [ 1022 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 994 ],
            "I2": [ 1679 ],
            "I3": [ 1174 ],
            "O": [ 1023 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1009 ],
            "I2": [ 1683 ],
            "I3": [ 1174 ],
            "O": [ 1024 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 993 ],
            "I2": [ 1687 ],
            "I3": [ 1174 ],
            "O": [ 1015 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1000 ],
            "I2": [ 1691 ],
            "I3": [ 1174 ],
            "O": [ 1016 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 980 ],
            "I2": [ 1695 ],
            "I3": [ 1174 ],
            "O": [ 1066 ]
          }
        },
        "cpu_I.mem_rdata_latched_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 986 ],
            "I2": [ 1699 ],
            "I3": [ 1174 ],
            "O": [ 1067 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1615 ],
            "E": [ 1174 ],
            "Q": [ 974 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1618 ],
            "E": [ 1174 ],
            "Q": [ 996 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1620 ],
            "E": [ 1174 ],
            "Q": [ 990 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1624 ],
            "E": [ 1174 ],
            "Q": [ 973 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1628 ],
            "E": [ 1174 ],
            "Q": [ 1001 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1632 ],
            "E": [ 1174 ],
            "Q": [ 1006 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1634 ],
            "E": [ 1174 ],
            "Q": [ 988 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1638 ],
            "E": [ 1174 ],
            "Q": [ 1003 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1795 ],
            "E": [ 1174 ],
            "Q": [ 999 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1804 ],
            "E": [ 1174 ],
            "Q": [ 1012 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1806 ],
            "E": [ 1174 ],
            "Q": [ 992 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1808 ],
            "E": [ 1174 ],
            "Q": [ 1086 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1657 ],
            "E": [ 1174 ],
            "Q": [ 989 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1810 ],
            "E": [ 1174 ],
            "Q": [ 1007 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1812 ],
            "E": [ 1174 ],
            "Q": [ 1010 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1817 ],
            "E": [ 1174 ],
            "Q": [ 982 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1816 ],
            "E": [ 1174 ],
            "Q": [ 984 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1798 ],
            "E": [ 1174 ],
            "Q": [ 971 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1215 ],
            "E": [ 1174 ],
            "Q": [ 1184 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1213 ],
            "E": [ 1174 ],
            "Q": [ 1185 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1214 ],
            "E": [ 1174 ],
            "Q": [ 1183 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1189 ],
            "E": [ 1174 ],
            "Q": [ 1182 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1179 ],
            "E": [ 1174 ],
            "Q": [ 1178 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1675 ],
            "E": [ 1174 ],
            "Q": [ 1004 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1173 ],
            "E": [ 1174 ],
            "Q": [ 1180 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1172 ],
            "E": [ 1174 ],
            "Q": [ 1181 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1679 ],
            "E": [ 1174 ],
            "Q": [ 994 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1683 ],
            "E": [ 1174 ],
            "Q": [ 1009 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1687 ],
            "E": [ 1174 ],
            "Q": [ 993 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1691 ],
            "E": [ 1174 ],
            "Q": [ 1000 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1695 ],
            "E": [ 1174 ],
            "Q": [ 980 ]
          }
        },
        "cpu_I.mem_rdata_q_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:414.2-528.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1699 ],
            "E": [ 1174 ],
            "Q": [ 986 ]
          }
        },
        "cpu_I.mem_state_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2005 ],
            "Q": [ 2006 ]
          }
        },
        "cpu_I.mem_state_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2007 ],
            "Q": [ 2008 ]
          }
        },
        "cpu_I.mem_state_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2008 ],
            "I2": [ 2009 ],
            "I3": [ 2010 ],
            "O": [ 2007 ]
          }
        },
        "cpu_I.mem_state_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2006 ],
            "I2": [ 2011 ],
            "I3": [ 2010 ],
            "O": [ 2005 ]
          }
        },
        "cpu_I.mem_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1511 ],
            "I1": [ 1791 ],
            "I2": [ 2008 ],
            "I3": [ 2012 ],
            "O": [ 2011 ]
          }
        },
        "cpu_I.mem_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1511 ],
            "I1": [ 1791 ],
            "I2": [ 2008 ],
            "I3": [ 2012 ],
            "O": [ 2009 ]
          }
        },
        "cpu_I.mem_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1783 ],
            "I1": [ 2013 ],
            "I2": [ 14 ],
            "I3": [ 2014 ],
            "O": [ 2010 ]
          }
        },
        "cpu_I.mem_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2006 ],
            "I3": [ 2015 ],
            "O": [ 2012 ]
          }
        },
        "cpu_I.mem_valid_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2016 ],
            "Q": [ 2017 ]
          }
        },
        "cpu_I.mem_valid_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2018 ],
            "I2": [ 2017 ],
            "I3": [ 1747 ],
            "O": [ 2016 ]
          }
        },
        "cpu_I.mem_valid_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1748 ],
            "I2": [ 1770 ],
            "I3": [ 2017 ],
            "O": [ 2019 ]
          }
        },
        "cpu_I.mem_valid_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2019 ],
            "I3": [ 2020 ],
            "O": [ 23 ]
          }
        },
        "cpu_I.mem_valid_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2019 ],
            "I3": [ 2021 ],
            "O": [ 24 ]
          }
        },
        "cpu_I.mem_valid_SB_LUT4_I3_O_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2019 ],
            "I3": [ 2022 ],
            "O": [ 63 ]
          }
        },
        "cpu_I.mem_valid_SB_LUT4_I3_O_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2019 ],
            "I3": [ 2023 ],
            "O": [ 64 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1843 ],
            "E": [ 1821 ],
            "Q": [ 97 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1845 ],
            "E": [ 1821 ],
            "Q": [ 96 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1846 ],
            "E": [ 1821 ],
            "Q": [ 87 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1847 ],
            "E": [ 1821 ],
            "Q": [ 86 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1848 ],
            "E": [ 1821 ],
            "Q": [ 85 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1849 ],
            "E": [ 1821 ],
            "Q": [ 84 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1850 ],
            "E": [ 1821 ],
            "Q": [ 83 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1851 ],
            "E": [ 1821 ],
            "Q": [ 82 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1852 ],
            "E": [ 1821 ],
            "Q": [ 62 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1853 ],
            "E": [ 1821 ],
            "Q": [ 61 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1855 ],
            "E": [ 1821 ],
            "Q": [ 60 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1857 ],
            "E": [ 1821 ],
            "Q": [ 59 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1858 ],
            "E": [ 1821 ],
            "Q": [ 95 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1860 ],
            "E": [ 1821 ],
            "Q": [ 58 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1862 ],
            "E": [ 1821 ],
            "Q": [ 57 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1864 ],
            "E": [ 1821 ],
            "Q": [ 56 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1866 ],
            "E": [ 1821 ],
            "Q": [ 55 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 234 ],
            "E": [ 1821 ],
            "Q": [ 54 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 241 ],
            "E": [ 1821 ],
            "Q": [ 53 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 253 ],
            "E": [ 1821 ],
            "Q": [ 52 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 261 ],
            "E": [ 1821 ],
            "Q": [ 51 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 268 ],
            "E": [ 1821 ],
            "Q": [ 50 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 277 ],
            "E": [ 1821 ],
            "Q": [ 15 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1867 ],
            "E": [ 1821 ],
            "Q": [ 94 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 296 ],
            "E": [ 1821 ],
            "Q": [ 22 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 250 ],
            "E": [ 1821 ],
            "Q": [ 21 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1868 ],
            "E": [ 1821 ],
            "Q": [ 93 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1869 ],
            "E": [ 1821 ],
            "Q": [ 92 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1870 ],
            "E": [ 1821 ],
            "Q": [ 91 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1871 ],
            "E": [ 1821 ],
            "Q": [ 90 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1872 ],
            "E": [ 1821 ],
            "Q": [ 89 ]
          }
        },
        "cpu_I.mem_wdata_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1873 ],
            "E": [ 1821 ],
            "Q": [ 88 ]
          }
        },
        "cpu_I.mem_wordsize_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2024 ],
            "Q": [ 1815 ]
          }
        },
        "cpu_I.mem_wordsize_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2025 ],
            "Q": [ 1802 ]
          }
        },
        "cpu_I.mem_wordsize_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1237 ],
            "I1": [ 1234 ],
            "I2": [ 1802 ],
            "I3": [ 1229 ],
            "O": [ 2025 ]
          }
        },
        "cpu_I.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1237 ],
            "I1": [ 1234 ],
            "I2": [ 1815 ],
            "I3": [ 1232 ],
            "O": [ 2024 ]
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2026 ],
            "E": [ 2015 ],
            "Q": [ 2023 ]
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2027 ],
            "E": [ 2015 ],
            "Q": [ 2022 ]
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2028 ],
            "I1": [ 2022 ],
            "I2": [ 1787 ],
            "I3": [ 1794 ],
            "O": [ 2027 ]
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 295 ],
            "I2": [ 1815 ],
            "I3": [ 1802 ],
            "O": [ 2028 ]
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2029 ],
            "E": [ 2015 ],
            "Q": [ 2021 ]
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1794 ],
            "I1": [ 2021 ],
            "I2": [ 2030 ],
            "I3": [ 1787 ],
            "O": [ 2029 ]
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 249 ],
            "I2": [ 1796 ],
            "I3": [ 1794 ],
            "O": [ 2030 ]
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:549.2-625.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2031 ],
            "E": [ 2015 ],
            "Q": [ 2020 ]
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1794 ],
            "I1": [ 2020 ],
            "I2": [ 2032 ],
            "I3": [ 1787 ],
            "O": [ 2031 ]
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2033 ],
            "I1": [ 2023 ],
            "I2": [ 1787 ],
            "I3": [ 1794 ],
            "O": [ 2026 ]
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011011100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 295 ],
            "I2": [ 1815 ],
            "I3": [ 1802 ],
            "O": [ 2033 ]
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 249 ],
            "I2": [ 1796 ],
            "I3": [ 1794 ],
            "O": [ 2032 ]
          }
        },
        "cpu_I.mem_xfer_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2034 ],
            "I2": [ 1876 ],
            "I3": [ 2017 ],
            "O": [ 1174 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2035 ],
            "E": [ 2036 ],
            "Q": [ 901 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2037 ],
            "E": [ 2036 ],
            "Q": [ 711 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2038 ],
            "E": [ 2036 ],
            "Q": [ 662 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 663 ],
            "I3": [ 2039 ],
            "O": [ 2038 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2040 ],
            "I1": [ 1052 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2039 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2041 ],
            "E": [ 2036 ],
            "Q": [ 668 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 669 ],
            "I3": [ 2042 ],
            "O": [ 2041 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2043 ],
            "I1": [ 1053 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2042 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2044 ],
            "E": [ 2036 ],
            "Q": [ 673 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 674 ],
            "I3": [ 2045 ],
            "O": [ 2044 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2046 ],
            "I1": [ 1054 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2045 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2047 ],
            "E": [ 2036 ],
            "Q": [ 678 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 679 ],
            "I3": [ 2048 ],
            "O": [ 2047 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2049 ],
            "I1": [ 1039 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2048 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2050 ],
            "E": [ 2036 ],
            "Q": [ 683 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 684 ],
            "I3": [ 2051 ],
            "O": [ 2050 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2052 ],
            "I1": [ 1040 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2051 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2053 ],
            "E": [ 2036 ],
            "Q": [ 688 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 689 ],
            "I3": [ 2054 ],
            "O": [ 2053 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2055 ],
            "I1": [ 1041 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2054 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2056 ],
            "E": [ 2036 ],
            "Q": [ 693 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 694 ],
            "I3": [ 2057 ],
            "O": [ 2056 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2058 ],
            "I1": [ 1042 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2057 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2059 ],
            "E": [ 2036 ],
            "Q": [ 698 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 699 ],
            "I3": [ 2060 ],
            "O": [ 2059 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2061 ],
            "I1": [ 1056 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2060 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2062 ],
            "E": [ 2036 ],
            "Q": [ 703 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 704 ],
            "I3": [ 2063 ],
            "O": [ 2062 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2064 ],
            "I1": [ 1057 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2063 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2065 ],
            "E": [ 2036 ],
            "Q": [ 708 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 709 ],
            "I3": [ 2066 ],
            "O": [ 2065 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2067 ],
            "I1": [ 1058 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2066 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 712 ],
            "I3": [ 2068 ],
            "O": [ 2037 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2069 ],
            "I1": [ 1064 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2068 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2070 ],
            "E": [ 2036 ],
            "Q": [ 763 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2071 ],
            "E": [ 2036 ],
            "Q": [ 718 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 719 ],
            "I3": [ 2072 ],
            "O": [ 2071 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2073 ],
            "I1": [ 1074 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2072 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2074 ],
            "E": [ 2036 ],
            "Q": [ 723 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 724 ],
            "I3": [ 2075 ],
            "O": [ 2074 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2076 ],
            "I1": [ 1043 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2075 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2077 ],
            "E": [ 2036 ],
            "Q": [ 728 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 729 ],
            "I3": [ 2078 ],
            "O": [ 2077 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2079 ],
            "I1": [ 1044 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2078 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2080 ],
            "E": [ 2036 ],
            "Q": [ 733 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 734 ],
            "I3": [ 2081 ],
            "O": [ 2080 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2082 ],
            "I1": [ 1055 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2081 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2083 ],
            "E": [ 2036 ],
            "Q": [ 738 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 739 ],
            "I3": [ 2084 ],
            "O": [ 2083 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2085 ],
            "I1": [ 1059 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2084 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2086 ],
            "E": [ 2036 ],
            "Q": [ 743 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 744 ],
            "I3": [ 2087 ],
            "O": [ 2086 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2088 ],
            "I1": [ 1060 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2087 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2089 ],
            "E": [ 2036 ],
            "Q": [ 748 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 749 ],
            "I3": [ 2090 ],
            "O": [ 2089 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2091 ],
            "I1": [ 1061 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2090 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2092 ],
            "E": [ 2036 ],
            "Q": [ 903 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 815 ],
            "I3": [ 2093 ],
            "O": [ 2092 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2094 ],
            "I1": [ 1062 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2093 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2095 ],
            "E": [ 2036 ],
            "Q": [ 755 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 756 ],
            "I3": [ 2096 ],
            "O": [ 2095 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2097 ],
            "I1": [ 1072 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2096 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2098 ],
            "E": [ 2036 ],
            "Q": [ 760 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1073 ],
            "I1": [ 761 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2098 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 764 ],
            "I3": [ 2099 ],
            "O": [ 2070 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2100 ],
            "I1": [ 1065 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2099 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2101 ],
            "E": [ 2036 ],
            "Q": [ 820 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 778 ],
            "I3": [ 2102 ],
            "O": [ 2101 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2103 ],
            "I1": [ 1045 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2102 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2104 ],
            "E": [ 2036 ],
            "Q": [ 824 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 781 ],
            "I3": [ 2105 ],
            "O": [ 2104 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2106 ],
            "I1": [ 1046 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2105 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2107 ],
            "E": [ 2036 ],
            "Q": [ 828 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 783 ],
            "I3": [ 2108 ],
            "O": [ 2107 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2109 ],
            "I1": [ 1047 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2108 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2110 ],
            "E": [ 2036 ],
            "Q": [ 832 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 785 ],
            "I3": [ 2111 ],
            "O": [ 2110 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2112 ],
            "I1": [ 1048 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2111 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2113 ],
            "E": [ 2036 ],
            "Q": [ 836 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 787 ],
            "I3": [ 2114 ],
            "O": [ 2113 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2115 ],
            "I1": [ 1049 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2114 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2116 ],
            "E": [ 2036 ],
            "Q": [ 840 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 789 ],
            "I3": [ 2117 ],
            "O": [ 2116 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2118 ],
            "I1": [ 1050 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2117 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2119 ],
            "E": [ 2036 ],
            "Q": [ 899 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 791 ],
            "I3": [ 2120 ],
            "O": [ 2119 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2121 ],
            "I1": [ 1051 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2120 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 530 ],
            "I2": [ 902 ],
            "I3": [ 2122 ],
            "O": [ 2035 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2123 ],
            "I1": [ 1063 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 2122 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 719 ],
            "I3": [ 2124 ],
            "O": [ 2073 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 724 ],
            "I3": [ 2125 ],
            "O": [ 2076 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 764 ],
            "I3": [ 2126 ],
            "O": [ 2100 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 778 ],
            "I3": [ 2127 ],
            "O": [ 2103 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 781 ],
            "I3": [ 2128 ],
            "O": [ 2106 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 783 ],
            "I3": [ 2129 ],
            "O": [ 2109 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 785 ],
            "I3": [ 2130 ],
            "O": [ 2112 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 787 ],
            "I3": [ 2131 ],
            "O": [ 2115 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 789 ],
            "I3": [ 2132 ],
            "O": [ 2118 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 791 ],
            "I3": [ 2133 ],
            "O": [ 2121 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 761 ],
            "O": [ 2097 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 663 ],
            "I3": [ 2134 ],
            "O": [ 2040 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 729 ],
            "I3": [ 2135 ],
            "O": [ 2079 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 669 ],
            "I3": [ 2136 ],
            "O": [ 2043 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 674 ],
            "I3": [ 2137 ],
            "O": [ 2046 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 679 ],
            "I3": [ 2138 ],
            "O": [ 2049 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 684 ],
            "I3": [ 2139 ],
            "O": [ 2052 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 689 ],
            "I3": [ 2140 ],
            "O": [ 2055 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 694 ],
            "I3": [ 2141 ],
            "O": [ 2058 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 699 ],
            "I3": [ 2142 ],
            "O": [ 2061 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 704 ],
            "I3": [ 2143 ],
            "O": [ 2064 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 709 ],
            "I3": [ 2144 ],
            "O": [ 2067 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 734 ],
            "I3": [ 2145 ],
            "O": [ 2082 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 739 ],
            "I3": [ 2146 ],
            "O": [ 2085 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 744 ],
            "I3": [ 2147 ],
            "O": [ 2088 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 749 ],
            "I3": [ 2148 ],
            "O": [ 2091 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 815 ],
            "I3": [ 2149 ],
            "O": [ 2094 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 902 ],
            "I3": [ 2150 ],
            "O": [ 2123 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 712 ],
            "I3": [ 2151 ],
            "O": [ 2069 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2124 ],
            "CO": [ 2144 ],
            "I0": [ "0" ],
            "I1": [ 719 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2125 ],
            "CO": [ 2124 ],
            "I0": [ "0" ],
            "I1": [ 724 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2127 ],
            "CO": [ 2126 ],
            "I0": [ "0" ],
            "I1": [ 778 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2128 ],
            "CO": [ 2127 ],
            "I0": [ "0" ],
            "I1": [ 781 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2129 ],
            "CO": [ 2128 ],
            "I0": [ "0" ],
            "I1": [ 783 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2130 ],
            "CO": [ 2129 ],
            "I0": [ "0" ],
            "I1": [ 785 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2131 ],
            "CO": [ 2130 ],
            "I0": [ "0" ],
            "I1": [ 787 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2132 ],
            "CO": [ 2131 ],
            "I0": [ "0" ],
            "I1": [ 789 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2133 ],
            "CO": [ 2132 ],
            "I0": [ "0" ],
            "I1": [ 791 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 761 ],
            "CO": [ 2149 ],
            "I0": [ "0" ],
            "I1": [ 756 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2134 ],
            "CO": [ 2133 ],
            "I0": [ "0" ],
            "I1": [ 663 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2136 ],
            "CO": [ 2134 ],
            "I0": [ "0" ],
            "I1": [ 669 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2135 ],
            "CO": [ 2125 ],
            "I0": [ "0" ],
            "I1": [ 729 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2137 ],
            "CO": [ 2136 ],
            "I0": [ "0" ],
            "I1": [ 674 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2138 ],
            "CO": [ 2137 ],
            "I0": [ "0" ],
            "I1": [ 679 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_22": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2139 ],
            "CO": [ 2138 ],
            "I0": [ "0" ],
            "I1": [ 684 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_23": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2140 ],
            "CO": [ 2139 ],
            "I0": [ "0" ],
            "I1": [ 689 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_24": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2141 ],
            "CO": [ 2140 ],
            "I0": [ "0" ],
            "I1": [ 694 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_25": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2142 ],
            "CO": [ 2141 ],
            "I0": [ "0" ],
            "I1": [ 699 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_26": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2143 ],
            "CO": [ 2142 ],
            "I0": [ "0" ],
            "I1": [ 704 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_27": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2144 ],
            "CO": [ 2143 ],
            "I0": [ "0" ],
            "I1": [ 709 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2145 ],
            "CO": [ 2135 ],
            "I0": [ "0" ],
            "I1": [ 734 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2146 ],
            "CO": [ 2145 ],
            "I0": [ "0" ],
            "I1": [ 739 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2147 ],
            "CO": [ 2146 ],
            "I0": [ "0" ],
            "I1": [ 744 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2148 ],
            "CO": [ 2147 ],
            "I0": [ "0" ],
            "I1": [ 749 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2149 ],
            "CO": [ 2148 ],
            "I0": [ "0" ],
            "I1": [ 815 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2151 ],
            "CO": [ 2150 ],
            "I0": [ "0" ],
            "I1": [ 712 ]
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2126 ],
            "CO": [ 2151 ],
            "I0": [ "0" ],
            "I1": [ 764 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1301 ],
            "E": [ 1510 ],
            "Q": [ 190 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1289 ],
            "E": [ 1510 ],
            "Q": [ 281 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1455 ],
            "E": [ 1510 ],
            "Q": [ 121 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1463 ],
            "E": [ 1510 ],
            "Q": [ 129 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1311 ],
            "E": [ 1510 ],
            "Q": [ 138 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1317 ],
            "E": [ 1510 ],
            "Q": [ 144 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1323 ],
            "E": [ 1510 ],
            "Q": [ 153 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1329 ],
            "E": [ 1510 ],
            "Q": [ 160 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1336 ],
            "E": [ 1510 ],
            "Q": [ 169 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1342 ],
            "E": [ 1510 ],
            "Q": [ 177 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1347 ],
            "E": [ 1510 ],
            "Q": [ 184 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1353 ],
            "E": [ 1510 ],
            "Q": [ 201 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1297 ],
            "E": [ 1510 ],
            "Q": [ 317 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1358 ],
            "E": [ 1510 ],
            "Q": [ 209 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1367 ],
            "E": [ 1510 ],
            "Q": [ 217 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1378 ],
            "E": [ 1510 ],
            "Q": [ 224 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1384 ],
            "E": [ 1510 ],
            "Q": [ 233 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1390 ],
            "E": [ 1510 ],
            "Q": [ 240 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1396 ],
            "E": [ 1510 ],
            "Q": [ 252 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1401 ],
            "E": [ 1510 ],
            "Q": [ 260 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1303 ],
            "E": [ 1510 ],
            "Q": [ 267 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1407 ],
            "E": [ 1510 ],
            "Q": [ 276 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1413 ],
            "E": [ 1510 ],
            "Q": [ 295 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1307 ],
            "E": [ 1510 ],
            "Q": [ 324 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1417 ],
            "E": [ 1510 ],
            "Q": [ 249 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1374 ],
            "E": [ 1510 ],
            "Q": [ 339 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1425 ],
            "E": [ 1510 ],
            "Q": [ 336 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1431 ],
            "E": [ 1510 ],
            "Q": [ 356 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1438 ],
            "E": [ 1510 ],
            "Q": [ 293 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1442 ],
            "E": [ 1510 ],
            "Q": [ 371 ]
          }
        },
        "cpu_I.reg_op1_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1450 ],
            "E": [ 1510 ],
            "Q": [ 112 ]
          }
        },
        "cpu_I.reg_op1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2152 ],
            "Q": [ 333 ]
          }
        },
        "cpu_I.reg_op1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2153 ],
            "I2": [ 333 ],
            "I3": [ 1282 ],
            "O": [ 2152 ]
          }
        },
        "cpu_I.reg_op1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1285 ],
            "I2": [ 600 ],
            "I3": [ 2154 ],
            "O": [ 2153 ]
          }
        },
        "cpu_I.reg_op1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1499 ],
            "I1": [ 310 ],
            "I2": [ 2155 ],
            "I3": [ 523 ],
            "O": [ 2154 ]
          }
        },
        "cpu_I.reg_op1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 656 ],
            "I1": [ 1290 ],
            "I2": [ 2156 ],
            "I3": [ 310 ],
            "O": [ 2155 ]
          }
        },
        "cpu_I.reg_op1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 190 ],
            "I1": [ 324 ],
            "I2": [ 1253 ],
            "I3": [ 1242 ],
            "O": [ 2156 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2157 ],
            "E": [ 1525 ],
            "Q": [ 334 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2158 ],
            "E": [ 1525 ],
            "Q": [ 189 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2159 ],
            "E": [ 1525 ],
            "Q": [ 111 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 648 ],
            "I2": [ 934 ],
            "I3": [ 1524 ],
            "O": [ 2159 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2160 ],
            "E": [ 1525 ],
            "Q": [ 120 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 640 ],
            "I2": [ 930 ],
            "I3": [ 1524 ],
            "O": [ 2160 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2161 ],
            "E": [ 1525 ],
            "Q": [ 128 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 650 ],
            "I2": [ 928 ],
            "I3": [ 1524 ],
            "O": [ 2161 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2162 ],
            "E": [ 1525 ],
            "Q": [ 137 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 642 ],
            "I2": [ 926 ],
            "I3": [ 1524 ],
            "O": [ 2162 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2163 ],
            "E": [ 1525 ],
            "Q": [ 145 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 646 ],
            "I2": [ 924 ],
            "I3": [ 1524 ],
            "O": [ 2163 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2164 ],
            "E": [ 1525 ],
            "Q": [ 152 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 638 ],
            "I2": [ 922 ],
            "I3": [ 1524 ],
            "O": [ 2164 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2165 ],
            "E": [ 1525 ],
            "Q": [ 161 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 637 ],
            "I2": [ 920 ],
            "I3": [ 1524 ],
            "O": [ 2165 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2166 ],
            "E": [ 1525 ],
            "Q": [ 170 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 629 ],
            "I2": [ 918 ],
            "I3": [ 1524 ],
            "O": [ 2166 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2167 ],
            "E": [ 1525 ],
            "Q": [ 178 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 633 ],
            "I2": [ 916 ],
            "I3": [ 1524 ],
            "O": [ 2167 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2168 ],
            "E": [ 1525 ],
            "Q": [ 185 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 625 ],
            "I2": [ 914 ],
            "I3": [ 1524 ],
            "O": [ 2168 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 645 ],
            "I2": [ 952 ],
            "I3": [ 1524 ],
            "O": [ 2158 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2169 ],
            "E": [ 1525 ],
            "Q": [ 280 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2170 ],
            "E": [ 1525 ],
            "Q": [ 202 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 635 ],
            "I2": [ 912 ],
            "I3": [ 1524 ],
            "O": [ 2170 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2171 ],
            "E": [ 1525 ],
            "Q": [ 210 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 627 ],
            "I2": [ 968 ],
            "I3": [ 1524 ],
            "O": [ 2171 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2172 ],
            "E": [ 1525 ],
            "Q": [ 218 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 631 ],
            "I2": [ 966 ],
            "I3": [ 1524 ],
            "O": [ 2172 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2173 ],
            "E": [ 1525 ],
            "Q": [ 225 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 623 ],
            "I2": [ 964 ],
            "I3": [ 1524 ],
            "O": [ 2173 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2174 ],
            "E": [ 1525 ],
            "Q": [ 234 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 636 ],
            "I2": [ 962 ],
            "I3": [ 1524 ],
            "O": [ 2174 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2175 ],
            "E": [ 1525 ],
            "Q": [ 241 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 628 ],
            "I2": [ 960 ],
            "I3": [ 1524 ],
            "O": [ 2175 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2176 ],
            "E": [ 1525 ],
            "Q": [ 253 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 632 ],
            "I2": [ 958 ],
            "I3": [ 1524 ],
            "O": [ 2176 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2177 ],
            "E": [ 1525 ],
            "Q": [ 261 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 954 ],
            "I2": [ 2178 ],
            "I3": [ 1524 ],
            "O": [ 2177 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1071 ],
            "I3": [ 624 ],
            "O": [ 2178 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2179 ],
            "E": [ 1525 ],
            "Q": [ 268 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 932 ],
            "I2": [ 2180 ],
            "I3": [ 1524 ],
            "O": [ 2179 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1071 ],
            "I3": [ 634 ],
            "O": [ 2180 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2181 ],
            "E": [ 1525 ],
            "Q": [ 277 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 910 ],
            "I2": [ 2182 ],
            "I3": [ 1524 ],
            "O": [ 2181 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1071 ],
            "I3": [ 626 ],
            "O": [ 2182 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 649 ],
            "I2": [ 950 ],
            "I3": [ 1524 ],
            "O": [ 2169 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2183 ],
            "E": [ 1525 ],
            "Q": [ 316 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2184 ],
            "E": [ 1525 ],
            "Q": [ 296 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 907 ],
            "I2": [ 2185 ],
            "I3": [ 1524 ],
            "O": [ 2184 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1071 ],
            "I3": [ 630 ],
            "O": [ 2185 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2186 ],
            "E": [ 1525 ],
            "Q": [ 250 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 622 ],
            "I2": [ 970 ],
            "I3": [ 1524 ],
            "O": [ 2186 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 641 ],
            "I2": [ 948 ],
            "I3": [ 1524 ],
            "O": [ 2183 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2187 ],
            "E": [ 1525 ],
            "Q": [ 325 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 651 ],
            "I2": [ 946 ],
            "I3": [ 1524 ],
            "O": [ 2187 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2188 ],
            "E": [ 1525 ],
            "Q": [ 340 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 643 ],
            "I2": [ 944 ],
            "I3": [ 1524 ],
            "O": [ 2188 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2189 ],
            "E": [ 1525 ],
            "Q": [ 335 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 647 ],
            "I2": [ 942 ],
            "I3": [ 1524 ],
            "O": [ 2189 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2190 ],
            "E": [ 1525 ],
            "Q": [ 357 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 639 ],
            "I2": [ 940 ],
            "I3": [ 1524 ],
            "O": [ 2190 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2191 ],
            "E": [ 1525 ],
            "Q": [ 292 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 652 ],
            "I2": [ 938 ],
            "I3": [ 1524 ],
            "O": [ 2191 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2192 ],
            "E": [ 1525 ],
            "Q": [ 370 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 644 ],
            "I2": [ 936 ],
            "I3": [ 1524 ],
            "O": [ 2192 ]
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 653 ],
            "I2": [ 956 ],
            "I3": [ 1524 ],
            "O": [ 2157 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1704 ],
            "Q": [ 904 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1656 ],
            "Q": [ 713 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1623 ],
            "Q": [ 664 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1627 ],
            "Q": [ 670 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1631 ],
            "Q": [ 675 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1709 ],
            "Q": [ 680 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1637 ],
            "Q": [ 685 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1641 ],
            "Q": [ 690 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1552 ],
            "Q": [ 695 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1646 ],
            "Q": [ 700 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1650 ],
            "Q": [ 705 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1654 ],
            "Q": [ 710 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1674 ],
            "Q": [ 765 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1710 ],
            "Q": [ 720 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1668 ],
            "Q": [ 730 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1672 ],
            "Q": [ 735 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1712 ],
            "Q": [ 740 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1716 ],
            "Q": [ 745 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1720 ],
            "Q": [ 750 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1724 ],
            "Q": [ 1744 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1728 ],
            "Q": [ 757 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1732 ],
            "Q": [ 762 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1708 ],
            "Q": [ 818 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1678 ],
            "Q": [ 821 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1736 ],
            "Q": [ 819 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1682 ],
            "Q": [ 825 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1686 ],
            "Q": [ 829 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1690 ],
            "Q": [ 833 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1694 ],
            "Q": [ 837 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1698 ],
            "Q": [ 841 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1702 ],
            "Q": [ 900 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_out_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 1664 ],
            "Q": [ 725 ],
            "S": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 902 ],
            "E": [ 2036 ],
            "Q": [ 656 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 712 ],
            "E": [ 2036 ],
            "Q": [ 895 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 663 ],
            "E": [ 2036 ],
            "Q": [ 863 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 669 ],
            "E": [ 2036 ],
            "Q": [ 865 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 674 ],
            "E": [ 2036 ],
            "Q": [ 869 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 679 ],
            "E": [ 2036 ],
            "Q": [ 871 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 684 ],
            "E": [ 2036 ],
            "Q": [ 873 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 689 ],
            "E": [ 2036 ],
            "Q": [ 875 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 694 ],
            "E": [ 2036 ],
            "Q": [ 877 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 699 ],
            "E": [ 2036 ],
            "Q": [ 879 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 704 ],
            "E": [ 2036 ],
            "Q": [ 881 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 709 ],
            "E": [ 2036 ],
            "Q": [ 883 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 764 ],
            "E": [ 2036 ],
            "Q": [ 897 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 719 ],
            "E": [ 2036 ],
            "Q": [ 844 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 724 ],
            "E": [ 2036 ],
            "Q": [ 846 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 729 ],
            "E": [ 2036 ],
            "Q": [ 867 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 734 ],
            "E": [ 2036 ],
            "Q": [ 885 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 739 ],
            "E": [ 2036 ],
            "Q": [ 887 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 744 ],
            "E": [ 2036 ],
            "Q": [ 889 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 749 ],
            "E": [ 2036 ],
            "Q": [ 891 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 815 ],
            "E": [ 2036 ],
            "Q": [ 893 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 756 ],
            "E": [ 2036 ],
            "Q": [ 862 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 761 ],
            "E": [ 2036 ],
            "Q": [ 758 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 778 ],
            "E": [ 2036 ],
            "Q": [ 848 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 781 ],
            "E": [ 2036 ],
            "Q": [ 850 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 783 ],
            "E": [ 2036 ],
            "Q": [ 852 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 785 ],
            "E": [ 2036 ],
            "Q": [ 854 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 787 ],
            "E": [ 2036 ],
            "Q": [ 856 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 789 ],
            "E": [ 2036 ],
            "Q": [ 858 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 791 ],
            "E": [ 2036 ],
            "Q": [ 860 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 14 ],
            "I3": [ 305 ],
            "O": [ 2036 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2193 ],
            "Q": [ 1264 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2194 ],
            "Q": [ 1263 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011110010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2195 ],
            "I1": [ 1253 ],
            "I2": [ 1263 ],
            "I3": [ 310 ],
            "O": [ 2194 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 622 ],
            "I2": [ 617 ],
            "I3": [ 517 ],
            "O": [ 2195 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2196 ],
            "Q": [ 1265 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2197 ],
            "I3": [ 2198 ],
            "O": [ 2196 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2199 ],
            "I1": [ 2200 ],
            "I2": [ 1253 ],
            "I3": [ 310 ],
            "O": [ 2198 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 621 ],
            "I1": [ 2178 ],
            "I2": [ 310 ],
            "I3": [ 517 ],
            "O": [ 2197 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2201 ],
            "Q": [ 1262 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2202 ],
            "I3": [ 2203 ],
            "O": [ 2201 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2204 ],
            "I1": [ 2205 ],
            "I2": [ 1253 ],
            "I3": [ 310 ],
            "O": [ 2203 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 620 ],
            "I1": [ 2180 ],
            "I2": [ 310 ],
            "I3": [ 517 ],
            "O": [ 2202 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1821.16-1821.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1265 ],
            "I2": [ "1" ],
            "I3": [ 2206 ],
            "O": [ 2199 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1821.16-1821.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1262 ],
            "I2": [ "1" ],
            "I3": [ 1249 ],
            "O": [ 2204 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1821.16-1821.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1249 ],
            "CO": [ 2206 ],
            "I0": [ 1262 ],
            "I1": [ "1" ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2207 ],
            "Q": [ 1249 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2208 ],
            "I3": [ 2209 ],
            "O": [ 2207 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1249 ],
            "I1": [ 2210 ],
            "I2": [ 1253 ],
            "I3": [ 310 ],
            "O": [ 2209 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 619 ],
            "I1": [ 2182 ],
            "I2": [ 310 ],
            "I3": [ 517 ],
            "O": [ 2208 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2211 ],
            "I3": [ 2212 ],
            "O": [ 2193 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1264 ],
            "I1": [ 2213 ],
            "I2": [ 1253 ],
            "I3": [ 310 ],
            "O": [ 2212 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 618 ],
            "I1": [ 2185 ],
            "I2": [ 310 ],
            "I3": [ 517 ],
            "O": [ 2211 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829.16-1829.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1265 ],
            "I2": [ "1" ],
            "I3": [ 2214 ],
            "O": [ 2200 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829.16-1829.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1262 ],
            "I2": [ "1" ],
            "I3": [ 2215 ],
            "O": [ 2205 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829.16-1829.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1249 ],
            "I2": [ "1" ],
            "I3": [ 2216 ],
            "O": [ 2210 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829.16-1829.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1264 ],
            "I2": [ "1" ],
            "I3": [ 1263 ],
            "O": [ 2213 ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829.16-1829.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2215 ],
            "CO": [ 2214 ],
            "I0": [ 1262 ],
            "I1": [ "1" ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829.16-1829.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2216 ],
            "CO": [ 2215 ],
            "I0": [ 1249 ],
            "I1": [ "1" ]
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829.16-1829.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1263 ],
            "CO": [ 2216 ],
            "I0": [ 1264 ],
            "I1": [ "1" ]
          }
        },
        "cpu_I.trap_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 536 ],
            "Q": [ 2217 ],
            "R": [ 14 ]
          }
        },
        "cpu_I.trap_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2217 ],
            "I1": [ 1174 ],
            "I2": [ 2008 ],
            "I3": [ 2006 ],
            "O": [ 2014 ]
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2015 ],
            "I2": [ 2218 ],
            "I3": [ 2219 ],
            "O": [ 2013 ]
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2218 ],
            "I3": [ 1783 ],
            "O": [ 1538 ]
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1538 ],
            "I2": [ 1537 ],
            "I3": [ 14 ],
            "O": [ 1248 ]
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2034 ],
            "I1": [ 1876 ],
            "I2": [ 2220 ],
            "I3": [ 2017 ],
            "O": [ 1537 ]
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2008 ],
            "I3": [ 2006 ],
            "O": [ 2218 ]
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2219 ],
            "I3": [ 1820 ],
            "O": [ 1747 ]
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1174 ],
            "I2": [ 2013 ],
            "I3": [ 14 ],
            "O": [ 2018 ]
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1218 ],
            "I1": [ 1511 ],
            "I2": [ 1820 ],
            "I3": [ 1784 ],
            "O": [ 2219 ]
          }
        },
        "cpu_I.trap_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 14 ],
            "I3": [ 2217 ],
            "O": [ 2015 ]
          }
        },
        "cpu_I.trap_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1786 ],
            "I3": [ 2015 ],
            "O": [ 1820 ]
          }
        },
        "dfu_helper_I.armed_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:103.2-107.42|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2221 ],
            "Q": [ 2222 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.armed_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2222 ],
            "I3": [ 2223 ],
            "O": [ 2221 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:70.2-74.26|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2224 ],
            "Q": [ 2225 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:70.2-74.26|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2226 ],
            "Q": [ 2227 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:70.2-74.26|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2228 ],
            "Q": [ 2229 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:70.2-74.26|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2230 ],
            "Q": [ 2231 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:74.11-74.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2232 ],
            "CO": [ 2233 ],
            "I0": [ 2227 ],
            "I1": [ 2234 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:74.11-74.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2235 ],
            "CO": [ 2232 ],
            "I0": [ 2229 ],
            "I1": [ 2234 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:74.11-74.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2235 ],
            "I0": [ 2231 ],
            "I1": [ 2236 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:74.11-74.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2225 ],
            "I2": [ 2234 ],
            "I3": [ 2233 ],
            "O": [ 2224 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:74.11-74.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2227 ],
            "I2": [ 2234 ],
            "I3": [ 2232 ],
            "O": [ 2226 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:74.11-74.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2229 ],
            "I2": [ 2234 ],
            "I3": [ 2235 ],
            "O": [ 2228 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:74.11-74.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2231 ],
            "I2": [ 2236 ],
            "I3": [ "0" ],
            "O": [ 2230 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2237 ],
            "I3": [ 2238 ],
            "O": [ 2234 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2237 ],
            "I2": [ 2239 ],
            "I3": [ 2238 ],
            "O": [ 2236 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2225 ],
            "I1": [ 2227 ],
            "I2": [ 2229 ],
            "I3": [ 2231 ],
            "O": [ 2237 ]
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2225 ],
            "I1": [ 2227 ],
            "I2": [ 2229 ],
            "I3": [ 2231 ],
            "O": [ 2239 ]
          }
        },
        "dfu_helper_I.btn_flt_I.fall_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:95.2-104.5|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2240 ],
            "Q": [ 2241 ]
          }
        },
        "dfu_helper_I.btn_flt_I.fall_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2237 ],
            "I3": [ 2242 ],
            "O": [ 2240 ]
          }
        },
        "dfu_helper_I.btn_flt_I.fall_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2241 ],
            "I1": [ 2222 ],
            "I2": [ 2243 ],
            "I3": [ 2244 ],
            "O": [ 2245 ]
          }
        },
        "dfu_helper_I.btn_flt_I.in_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2246 ],
            "O": [ 2247 ]
          }
        },
        "dfu_helper_I.btn_flt_I.state_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:80.2-90.6|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2248 ],
            "Q": [ 2242 ],
            "R": [ 2240 ]
          }
        },
        "dfu_helper_I.btn_flt_I.state_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2239 ],
            "I3": [ 2242 ],
            "O": [ 2248 ]
          }
        },
        "dfu_helper_I.btn_flt_I.sync_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:53.3-54.28|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2249 ],
            "Q": [ 2238 ]
          }
        },
        "dfu_helper_I.btn_flt_I.sync_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:53.3-54.28|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2247 ],
            "Q": [ 2249 ]
          }
        },
        "dfu_helper_I.genblk1.btn_iob_I": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "000000",
            "PULLUP": "1"
          },
          "attributes": {
            "hdlname": "dfu_helper_I genblk1.btn_iob_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:64.6-68.5"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_IN_0": "output",
            "INPUT_CLK": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_IN_0": [ 2246 ],
            "INPUT_CLK": [ 11 ],
            "PACKAGE_PIN": [ 3 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2250 ],
            "Q": [ 2251 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2252 ],
            "Q": [ 2223 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2253 ],
            "Q": [ 2254 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2254 ],
            "I3": [ 2256 ],
            "O": [ 2253 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2257 ],
            "Q": [ 2258 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2258 ],
            "I3": [ 2259 ],
            "O": [ 2257 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2260 ],
            "Q": [ 2261 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2261 ],
            "I3": [ 2262 ],
            "O": [ 2260 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2263 ],
            "Q": [ 2264 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2264 ],
            "I3": [ 2265 ],
            "O": [ 2263 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2266 ],
            "Q": [ 2267 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2267 ],
            "I3": [ 2268 ],
            "O": [ 2266 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2269 ],
            "Q": [ 2270 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2270 ],
            "I3": [ 2271 ],
            "O": [ 2269 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2272 ],
            "Q": [ 2273 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2273 ],
            "I3": [ 2274 ],
            "O": [ 2272 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2275 ],
            "Q": [ 2276 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2276 ],
            "I3": [ 2277 ],
            "O": [ 2275 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2278 ],
            "Q": [ 2279 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2279 ],
            "I3": [ 2280 ],
            "O": [ 2278 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2281 ],
            "Q": [ 2282 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2282 ],
            "I3": [ 2283 ],
            "O": [ 2281 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2223 ],
            "I3": [ 2284 ],
            "O": [ 2252 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2285 ],
            "Q": [ 2286 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2287 ],
            "Q": [ 2288 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2288 ],
            "I3": [ 2289 ],
            "O": [ 2287 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2290 ],
            "Q": [ 2291 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2291 ],
            "I3": [ 2292 ],
            "O": [ 2290 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2293 ],
            "Q": [ 2294 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2294 ],
            "I3": [ 2295 ],
            "O": [ 2293 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2296 ],
            "Q": [ 2297 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ 2298 ],
            "I2": [ 2297 ],
            "I3": [ "0" ],
            "O": [ 2296 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2295 ],
            "I0": [ 2298 ],
            "I1": [ 2297 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2268 ],
            "CO": [ 2265 ],
            "I0": [ "0" ],
            "I1": [ 2267 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2271 ],
            "CO": [ 2268 ],
            "I0": [ "0" ],
            "I1": [ 2270 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2299 ],
            "CO": [ 2300 ],
            "I0": [ "0" ],
            "I1": [ 2301 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2295 ],
            "CO": [ 2292 ],
            "I0": [ "0" ],
            "I1": [ 2294 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2302 ],
            "CO": [ 2299 ],
            "I0": [ "0" ],
            "I1": [ 2303 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2304 ],
            "CO": [ 2302 ],
            "I0": [ "0" ],
            "I1": [ 2305 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2306 ],
            "CO": [ 2304 ],
            "I0": [ "0" ],
            "I1": [ 2307 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2308 ],
            "CO": [ 2306 ],
            "I0": [ "0" ],
            "I1": [ 2309 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2310 ],
            "CO": [ 2308 ],
            "I0": [ "0" ],
            "I1": [ 2311 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2312 ],
            "CO": [ 2310 ],
            "I0": [ "0" ],
            "I1": [ 2313 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_18": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2256 ],
            "CO": [ 2312 ],
            "I0": [ "0" ],
            "I1": [ 2254 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_19": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2259 ],
            "CO": [ 2256 ],
            "I0": [ "0" ],
            "I1": [ 2258 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2274 ],
            "CO": [ 2271 ],
            "I0": [ "0" ],
            "I1": [ 2273 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_20": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2262 ],
            "CO": [ 2259 ],
            "I0": [ "0" ],
            "I1": [ 2261 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_21": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2265 ],
            "CO": [ 2262 ],
            "I0": [ "0" ],
            "I1": [ 2264 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2277 ],
            "CO": [ 2274 ],
            "I0": [ "0" ],
            "I1": [ 2276 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2280 ],
            "CO": [ 2277 ],
            "I0": [ "0" ],
            "I1": [ 2279 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2283 ],
            "CO": [ 2280 ],
            "I0": [ "0" ],
            "I1": [ 2282 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2289 ],
            "CO": [ 2283 ],
            "I0": [ "0" ],
            "I1": [ 2288 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2292 ],
            "CO": [ 2289 ],
            "I0": [ "0" ],
            "I1": [ 2291 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2284 ],
            "CO": [ 2314 ],
            "I0": [ "0" ],
            "I1": [ 2223 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2300 ],
            "CO": [ 2284 ],
            "I0": [ "0" ],
            "I1": [ 2286 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2251 ],
            "O": [ 2298 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2286 ],
            "I3": [ 2300 ],
            "O": [ 2285 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2315 ],
            "Q": [ 2301 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2301 ],
            "I3": [ 2299 ],
            "O": [ 2315 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2316 ],
            "Q": [ 2303 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2303 ],
            "I3": [ 2302 ],
            "O": [ 2316 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2317 ],
            "Q": [ 2305 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2305 ],
            "I3": [ 2304 ],
            "O": [ 2317 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2318 ],
            "Q": [ 2307 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2307 ],
            "I3": [ 2306 ],
            "O": [ 2318 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2319 ],
            "Q": [ 2309 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2309 ],
            "I3": [ 2308 ],
            "O": [ 2319 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2320 ],
            "Q": [ 2311 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2311 ],
            "I3": [ 2310 ],
            "O": [ 2320 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2321 ],
            "Q": [ 2313 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2313 ],
            "I3": [ 2312 ],
            "O": [ 2321 ]
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ "0" ],
            "I2": [ 2251 ],
            "I3": [ 2314 ],
            "O": [ 2250 ]
          }
        },
        "dfu_helper_I.timer_act_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2242 ],
            "I3": [ 2222 ],
            "O": [ 2255 ]
          }
        },
        "dfu_helper_I.warmboot": {
          "hide_name": 0,
          "type": "SB_WARMBOOT",
          "parameters": {
          },
          "attributes": {
            "hdlname": "dfu_helper_I warmboot",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:156.14-160.3"
          },
          "port_directions": {
            "BOOT": "input",
            "S0": "input",
            "S1": "input"
          },
          "connections": {
            "BOOT": [ 2244 ],
            "S0": [ 2322 ],
            "S1": [ 2323 ]
          }
        },
        "dfu_helper_I.wb_now_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:149.2-153.21|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2243 ],
            "Q": [ 2244 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.wb_req_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120.2-146.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2324 ],
            "Q": [ 2243 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.wb_req_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 13 ],
            "I3": [ 2245 ],
            "O": [ 2324 ]
          }
        },
        "dfu_helper_I.wb_sel_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120.2-146.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2325 ],
            "Q": [ 2323 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.wb_sel_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120.2-146.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2326 ],
            "Q": [ 2322 ],
            "R": [ 14 ]
          }
        },
        "dfu_helper_I.wb_sel_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 13 ],
            "I1": [ 20 ],
            "I2": [ 2322 ],
            "I3": [ 2243 ],
            "O": [ 2326 ]
          }
        },
        "dfu_helper_I.wb_sel_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 18 ],
            "I1": [ 13 ],
            "I2": [ 2323 ],
            "I3": [ 2243 ],
            "O": [ 2325 ]
          }
        },
        "epbuf_I.ack_i_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:51.2-55.29|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2327 ],
            "Q": [ 1875 ],
            "R": [ 14 ]
          }
        },
        "epbuf_I.ack_i_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2328 ],
            "I2": [ 1875 ],
            "I3": [ 2329 ],
            "O": [ 2327 ]
          }
        },
        "epbuf_I.wb_we_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2020 ],
            "I1": [ 2021 ],
            "I2": [ 2022 ],
            "I3": [ 2023 ],
            "O": [ 2330 ]
          }
        },
        "pb_I.ram_rdy_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:91.2-92.34|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2331 ],
            "Q": [ 2332 ]
          }
        },
        "pb_I.ram_rdy_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1748 ],
            "I2": [ 2332 ],
            "I3": [ 2017 ],
            "O": [ 2331 ]
          }
        },
        "pb_I.ram_rdy_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2333 ],
            "I2": [ 1875 ],
            "I3": [ 2332 ],
            "O": [ 2334 ]
          }
        },
        "pb_I.wb_cyc_rst_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2017 ],
            "I3": [ 1748 ],
            "O": [ 2328 ]
          }
        },
        "pb_I.wb_match_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1766 ],
            "I2": [ 1768 ],
            "I3": [ 2335 ],
            "O": [ 2336 ]
          }
        },
        "pb_I.wb_match_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1768 ],
            "I2": [ 2335 ],
            "I3": [ 1766 ],
            "O": [ 2337 ]
          }
        },
        "pb_I.wb_match_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2335 ],
            "I2": [ 1768 ],
            "I3": [ 1766 ],
            "O": [ 2338 ]
          }
        },
        "pb_I.wb_match_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1768 ],
            "I1": [ 1766 ],
            "I2": [ 1750 ],
            "I3": [ 1764 ],
            "O": [ 2339 ]
          }
        },
        "pb_I.wb_match_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1766 ],
            "I1": [ 1750 ],
            "I2": [ 1764 ],
            "I3": [ 1768 ],
            "O": [ 2329 ]
          }
        },
        "pb_I.wb_match_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1768 ],
            "I1": [ 1766 ],
            "I2": [ 1764 ],
            "I3": [ 1750 ],
            "O": [ 2340 ]
          }
        },
        "rgb_ack_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:352.2-353.35|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2341 ],
            "Q": [ 2342 ]
          }
        },
        "rgb_ack_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2328 ],
            "I2": [ 2342 ],
            "I3": [ 2338 ],
            "O": [ 2341 ]
          }
        },
        "spi_I.genblk1.spi_io_I[0]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "101001",
            "PULLUP": "1"
          },
          "attributes": {
            "hdlname": "spi_I genblk1.spi_io_I[0]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:151.6-156.5"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_IN_0": "output",
            "D_OUT_0": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_IN_0": [ 2343 ],
            "D_OUT_0": [ 2344 ],
            "OUTPUT_ENABLE": [ 2345 ],
            "PACKAGE_PIN": [ 9 ]
          }
        },
        "spi_I.genblk1.spi_io_I[1]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "101001",
            "PULLUP": "1"
          },
          "attributes": {
            "hdlname": "spi_I genblk1.spi_io_I[1]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:151.6-156.5"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_IN_0": "output",
            "D_OUT_0": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_IN_0": [ 2346 ],
            "D_OUT_0": [ 2347 ],
            "OUTPUT_ENABLE": [ 2348 ],
            "PACKAGE_PIN": [ 8 ]
          }
        },
        "spi_I.genblk1.spi_io_I[2]": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "101001",
            "PULLUP": "1"
          },
          "attributes": {
            "hdlname": "spi_I genblk1.spi_io_I[2]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:151.6-156.5"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_IN_0": "output",
            "D_OUT_0": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_IN_0": [ 2349 ],
            "D_OUT_0": [ 2350 ],
            "OUTPUT_ENABLE": [ 2351 ],
            "PACKAGE_PIN": [ 7 ]
          }
        },
        "spi_I.sb_ack_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2342 ],
            "I3": [ 2352 ],
            "O": [ 2353 ]
          }
        },
        "spi_I.sb_ack_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2328 ],
            "I1": [ 2340 ],
            "I2": [ 2353 ],
            "I3": [ 2334 ],
            "O": [ 2034 ]
          }
        },
        "spi_I.sb_ack_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1511 ],
            "I2": [ 1791 ],
            "I3": [ 1786 ],
            "O": [ 2220 ]
          }
        },
        "spi_I.sb_ack_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2328 ],
            "I1": [ 1766 ],
            "I2": [ 1768 ],
            "I3": [ 2335 ],
            "O": [ 1876 ]
          }
        },
        "spi_I.sb_ack_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2008 ],
            "I3": [ 2006 ],
            "O": [ 1786 ]
          }
        },
        "spi_I.sb_stb_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2328 ],
            "I1": [ 1768 ],
            "I2": [ 2335 ],
            "I3": [ 1766 ],
            "O": [ 1922 ]
          }
        },
        "spi_I.sb_stb_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1764 ],
            "I3": [ 1750 ],
            "O": [ 2335 ]
          }
        },
        "spi_I.spi_I": {
          "hide_name": 0,
          "type": "SB_SPI",
          "parameters": {
            "BUS_ADDR74": "0b0000"
          },
          "attributes": {
            "hdlname": "spi_I spi_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:82.4-131.3"
          },
          "port_directions": {
            "MCSNO0": "output",
            "MCSNO1": "output",
            "MCSNO2": "output",
            "MCSNO3": "output",
            "MCSNOE0": "output",
            "MCSNOE1": "output",
            "MCSNOE2": "output",
            "MCSNOE3": "output",
            "MI": "input",
            "MO": "output",
            "MOE": "output",
            "SBACKO": "output",
            "SBADRI0": "input",
            "SBADRI1": "input",
            "SBADRI2": "input",
            "SBADRI3": "input",
            "SBADRI4": "input",
            "SBADRI5": "input",
            "SBADRI6": "input",
            "SBADRI7": "input",
            "SBCLKI": "input",
            "SBDATI0": "input",
            "SBDATI1": "input",
            "SBDATI2": "input",
            "SBDATI3": "input",
            "SBDATI4": "input",
            "SBDATI5": "input",
            "SBDATI6": "input",
            "SBDATI7": "input",
            "SBDATO0": "output",
            "SBDATO1": "output",
            "SBDATO2": "output",
            "SBDATO3": "output",
            "SBDATO4": "output",
            "SBDATO5": "output",
            "SBDATO6": "output",
            "SBDATO7": "output",
            "SBRWI": "input",
            "SBSTBI": "input",
            "SCKI": "input",
            "SCKO": "output",
            "SCKOE": "output",
            "SCSNI": "input",
            "SI": "input",
            "SO": "output",
            "SOE": "output",
            "SPIIRQ": "output",
            "SPIWKUP": "output"
          },
          "connections": {
            "MCSNO0": [ 10 ],
            "MCSNO1": [ 2354 ],
            "MCSNO2": [ 2355 ],
            "MCSNO3": [ 2356 ],
            "MCSNOE0": [ 2357 ],
            "MCSNOE1": [ 2358 ],
            "MCSNOE2": [ 2359 ],
            "MCSNOE3": [ 2360 ],
            "MI": [ 2346 ],
            "MO": [ 2350 ],
            "MOE": [ 2351 ],
            "SBACKO": [ 2352 ],
            "SBADRI0": [ 25 ],
            "SBADRI1": [ 26 ],
            "SBADRI2": [ 27 ],
            "SBADRI3": [ 28 ],
            "SBADRI4": [ "0" ],
            "SBADRI5": [ "0" ],
            "SBADRI6": [ "0" ],
            "SBADRI7": [ "0" ],
            "SBCLKI": [ 11 ],
            "SBDATI0": [ 21 ],
            "SBDATI1": [ 22 ],
            "SBDATI2": [ 15 ],
            "SBDATI3": [ 50 ],
            "SBDATI4": [ 51 ],
            "SBDATI5": [ 52 ],
            "SBDATI6": [ 53 ],
            "SBDATI7": [ 54 ],
            "SBDATO0": [ 1958 ],
            "SBDATO1": [ 1952 ],
            "SBDATO2": [ 1964 ],
            "SBDATO3": [ 1946 ],
            "SBDATO4": [ 1934 ],
            "SBDATO5": [ 1928 ],
            "SBDATO6": [ 1940 ],
            "SBDATO7": [ 1921 ],
            "SBRWI": [ 2330 ],
            "SBSTBI": [ 1922 ],
            "SCKI": [ 2343 ],
            "SCKO": [ 2344 ],
            "SCKOE": [ 2345 ],
            "SCSNI": [ "1" ],
            "SI": [ 2349 ],
            "SO": [ 2347 ],
            "SOE": [ 2348 ],
            "SPIIRQ": [ 2361 ],
            "SPIWKUP": [ 2362 ]
          }
        },
        "spram_I.spram_I.genblk1[0].genblk1[0].ram_I": {
          "hide_name": 0,
          "type": "SB_SPRAM256KA",
          "parameters": {
          },
          "attributes": {
            "hdlname": "spram_I spram_I genblk1[0].genblk1[0].ram_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:115.19-126.6|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          },
          "port_directions": {
            "ADDRESS": "input",
            "CHIPSELECT": "input",
            "CLOCK": "input",
            "DATAIN": "input",
            "DATAOUT": "output",
            "MASKWREN": "input",
            "POWEROFF": "input",
            "SLEEP": "input",
            "STANDBY": "input",
            "WREN": "input"
          },
          "connections": {
            "ADDRESS": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772 ],
            "CHIPSELECT": [ "1" ],
            "CLOCK": [ 11 ],
            "DATAIN": [ 21, 22, 15, 50, 55, 56, 57, 58, 82, 83, 84, 85, 90, 91, 92, 93 ],
            "DATAOUT": [ 1963, 1957, 1969, 1951, 1920, 1913, 1909, 1905, 1897, 1894, 1891, 1888, 1997, 1994, 1991, 1988 ],
            "MASKWREN": [ 2020, 2021, 2022, 2023 ],
            "POWEROFF": [ "1" ],
            "SLEEP": [ "0" ],
            "STANDBY": [ "0" ],
            "WREN": [ 2363 ]
          }
        },
        "spram_I.spram_I.genblk1[0].genblk1[1].ram_I": {
          "hide_name": 0,
          "type": "SB_SPRAM256KA",
          "parameters": {
          },
          "attributes": {
            "hdlname": "spram_I spram_I genblk1[0].genblk1[1].ram_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:115.19-126.6|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          },
          "port_directions": {
            "ADDRESS": "input",
            "CHIPSELECT": "input",
            "CLOCK": "input",
            "DATAIN": "input",
            "DATAOUT": "output",
            "MASKWREN": "input",
            "POWEROFF": "input",
            "SLEEP": "input",
            "STANDBY": "input",
            "WREN": "input"
          },
          "connections": {
            "ADDRESS": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772 ],
            "CHIPSELECT": [ "1" ],
            "CLOCK": [ 11 ],
            "DATAIN": [ 51, 52, 53, 54, 59, 60, 61, 62, 86, 87, 88, 89, 94, 95, 96, 97 ],
            "DATAOUT": [ 1939, 1933, 1945, 1927, 1984, 1980, 1973, 1901, 1885, 1882, 2003, 2000, 1985, 1974, 1914, 2004 ],
            "MASKWREN": [ 2020, 2021, 2022, 2023 ],
            "POWEROFF": [ "1" ],
            "SLEEP": [ "0" ],
            "STANDBY": [ "0" ],
            "WREN": [ 2363 ]
          }
        },
        "spram_I.spram_I.mem_wren_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1748 ],
            "I1": [ 2017 ],
            "I2": [ 2330 ],
            "I3": [ 1770 ],
            "O": [ 2363 ]
          }
        },
        "sys_mgr_I.pll_I": {
          "hide_name": 0,
          "type": "SB_PLL40_2F_PAD",
          "parameters": {
            "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
            "DIVF": "0111111",
            "DIVQ": "100",
            "DIVR": "0000",
            "ENABLE_ICEGATE_PORTA": "0",
            "ENABLE_ICEGATE_PORTB": "0",
            "FDA_FEEDBACK": "0000",
            "FEEDBACK_PATH": "SIMPLE",
            "FILTER_RANGE": "001",
            "PLLOUT_SELECT_PORTA": "GENCLK",
            "PLLOUT_SELECT_PORTB": "GENCLK_HALF",
            "SHIFTREG_DIV_MODE": "00"
          },
          "attributes": {
            "hdlname": "sys_mgr_I pll_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:48.4-67.3"
          },
          "port_directions": {
            "BYPASS": "input",
            "DYNAMICDELAY": "input",
            "EXTFEEDBACK": "input",
            "LATCHINPUTVALUE": "input",
            "LOCK": "output",
            "PACKAGEPIN": "input",
            "PLLOUTCOREA": "output",
            "PLLOUTCOREB": "output",
            "PLLOUTGLOBALA": "output",
            "PLLOUTGLOBALB": "output",
            "RESETB": "input",
            "SCLK": "input",
            "SDI": "input",
            "SDO": "output"
          },
          "connections": {
            "BYPASS": [ "0" ],
            "DYNAMICDELAY": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EXTFEEDBACK": [ "0" ],
            "LATCHINPUTVALUE": [ "0" ],
            "LOCK": [ 2364 ],
            "PACKAGEPIN": [ 2 ],
            "PLLOUTCOREA": [ ],
            "PLLOUTCOREB": [ ],
            "PLLOUTGLOBALA": [ 2365 ],
            "PLLOUTGLOBALB": [ 11 ],
            "RESETB": [ "1" ],
            "SCLK": [ "0" ],
            "SDI": [ "0" ],
            "SDO": [ ]
          }
        },
        "sys_mgr_I.pll_lock_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2364 ],
            "O": [ 2366 ]
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:76.2-80.27|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2367 ],
            "Q": [ 2368 ],
            "R": [ 2366 ]
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:76.2-80.27|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2369 ],
            "Q": [ 2370 ],
            "R": [ 2366 ]
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80.15-80.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2368 ],
            "I1": [ "0" ],
            "I2": [ 2370 ],
            "I3": [ 2371 ],
            "O": [ 2369 ]
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:76.2-80.27|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2372 ],
            "Q": [ 2373 ],
            "R": [ 2366 ]
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80.15-80.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2368 ],
            "I1": [ "0" ],
            "I2": [ 2373 ],
            "I3": [ 2374 ],
            "O": [ 2372 ]
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:76.2-80.27|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2375 ],
            "Q": [ 2374 ],
            "R": [ 2366 ]
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2374 ],
            "I3": [ 2368 ],
            "O": [ 2375 ]
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80.15-80.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2368 ],
            "I3": [ 2376 ],
            "O": [ 2367 ]
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80.15-80.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2371 ],
            "CO": [ 2376 ],
            "I0": [ "0" ],
            "I1": [ 2370 ]
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80.15-80.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2374 ],
            "CO": [ 2371 ],
            "I0": [ "0" ],
            "I1": [ 2373 ]
          }
        },
        "sys_mgr_I.rst_gbuf_I": {
          "hide_name": 0,
          "type": "SB_GB",
          "parameters": {
          },
          "attributes": {
            "hdlname": "sys_mgr_I rst_gbuf_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:84.8-87.3"
          },
          "port_directions": {
            "GLOBAL_BUFFER_OUTPUT": "output",
            "USER_SIGNAL_TO_GLOBAL_BUFFER": "input"
          },
          "connections": {
            "GLOBAL_BUFFER_OUTPUT": [ 14 ],
            "USER_SIGNAL_TO_GLOBAL_BUFFER": [ 2377 ]
          }
        },
        "sys_mgr_I.rst_i_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2368 ],
            "O": [ 2377 ]
          }
        },
        "usb_I.cel_rel_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399.2-416.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2378 ],
            "Q": [ 2379 ],
            "R": [ 2380 ]
          }
        },
        "usb_I.cel_rel_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 26 ],
            "I1": [ 2330 ],
            "I2": [ 25 ],
            "I3": [ 60 ],
            "O": [ 2378 ]
          }
        },
        "usb_I.cel_rel_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2379 ],
            "I1": [ 2381 ],
            "I2": [ 2382 ],
            "I3": [ 2383 ],
            "O": [ 2384 ]
          }
        },
        "usb_I.cr_addr_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458.2-469.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 53 ],
            "E": [ 2385 ],
            "Q": [ 2386 ],
            "R": [ 14 ]
          }
        },
        "usb_I.cr_addr_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458.2-469.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 52 ],
            "E": [ 2385 ],
            "Q": [ 2387 ],
            "R": [ 14 ]
          }
        },
        "usb_I.cr_addr_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458.2-469.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 51 ],
            "E": [ 2385 ],
            "Q": [ 2388 ],
            "R": [ 14 ]
          }
        },
        "usb_I.cr_addr_SB_DFFER_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458.2-469.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 50 ],
            "E": [ 2385 ],
            "Q": [ 2389 ],
            "R": [ 14 ]
          }
        },
        "usb_I.cr_addr_SB_DFFER_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458.2-469.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 15 ],
            "E": [ 2385 ],
            "Q": [ 2390 ],
            "R": [ 14 ]
          }
        },
        "usb_I.cr_addr_SB_DFFER_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458.2-469.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 22 ],
            "E": [ 2385 ],
            "Q": [ 2391 ],
            "R": [ 14 ]
          }
        },
        "usb_I.cr_addr_SB_DFFER_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458.2-469.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 21 ],
            "E": [ 2385 ],
            "Q": [ 2392 ],
            "R": [ 14 ]
          }
        },
        "usb_I.cr_addr_chk_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458.2-469.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 54 ],
            "E": [ 2385 ],
            "Q": [ 2393 ],
            "R": [ 14 ]
          }
        },
        "usb_I.cr_addr_chk_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2394 ],
            "I2": [ 2395 ],
            "I3": [ 2393 ],
            "O": [ 2396 ]
          }
        },
        "usb_I.cr_addr_chk_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2397 ],
            "I1": [ 2387 ],
            "I2": [ 2398 ],
            "I3": [ 2399 ],
            "O": [ 2394 ]
          }
        },
        "usb_I.cr_addr_chk_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2400 ],
            "I1": [ 2391 ],
            "I2": [ 2401 ],
            "I3": [ 2390 ],
            "O": [ 2399 ]
          }
        },
        "usb_I.cr_addr_chk_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2402 ],
            "I1": [ 2403 ],
            "I2": [ 2388 ],
            "I3": [ 2404 ],
            "O": [ 2398 ]
          }
        },
        "usb_I.cr_addr_chk_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2405 ],
            "I1": [ 2389 ],
            "I2": [ 2406 ],
            "I3": [ 2386 ],
            "O": [ 2404 ]
          }
        },
        "usb_I.cr_addr_chk_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2407 ],
            "I3": [ 2392 ],
            "O": [ 2402 ]
          }
        },
        "usb_I.cr_bus_we_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399.2-416.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2408 ],
            "Q": [ 2385 ],
            "R": [ 2380 ]
          }
        },
        "usb_I.cr_bus_we_SB_DFFSR_Q_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2328 ],
            "I1": [ 27 ],
            "I2": [ 2408 ],
            "I3": [ 2340 ],
            "O": [ 16 ]
          }
        },
        "usb_I.cr_bus_we_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2330 ],
            "I3": [ 2409 ],
            "O": [ 2408 ]
          }
        },
        "usb_I.cr_cel_ena_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458.2-469.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 59 ],
            "E": [ 2385 ],
            "Q": [ 2410 ],
            "R": [ 14 ]
          }
        },
        "usb_I.cr_cel_ena_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2410 ],
            "I1": [ 2411 ],
            "I2": [ 25 ],
            "I3": [ 26 ],
            "O": [ 2412 ]
          }
        },
        "usb_I.cr_cel_ena_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2384 ],
            "I3": [ 2410 ],
            "O": [ 2413 ]
          }
        },
        "usb_I.cr_pu_ena_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:458.2-469.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 62 ],
            "E": [ 2385 ],
            "Q": [ 2414 ],
            "R": [ 14 ]
          }
        },
        "usb_I.cr_pu_ena_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2414 ],
            "I1": [ 2415 ],
            "I2": [ 25 ],
            "I3": [ 26 ],
            "O": [ 2416 ]
          }
        },
        "usb_I.csr_bus_clear_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2417 ],
            "O": [ 2380 ]
          }
        },
        "usb_I.csr_bus_req_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399.2-416.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2417 ],
            "Q": [ 2418 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2419 ],
            "Q": [ 2420 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2421 ],
            "Q": [ 2422 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2423 ],
            "I2": [ 31 ],
            "I3": [ 2424 ],
            "O": [ 2421 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2425 ],
            "Q": [ 2426 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2427 ],
            "I2": [ 30 ],
            "I3": [ 2424 ],
            "O": [ 2425 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2428 ],
            "Q": [ 2429 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2430 ],
            "I2": [ 29 ],
            "I3": [ 2424 ],
            "O": [ 2428 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2431 ],
            "Q": [ 2432 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2433 ],
            "Q": [ 2434 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2435 ],
            "I2": [ 27 ],
            "I3": [ 2424 ],
            "O": [ 2433 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2436 ],
            "Q": [ 2437 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2438 ],
            "Q": [ 2439 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2440 ],
            "I2": [ 25 ],
            "I3": [ 2424 ],
            "O": [ 2438 ]
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2441 ],
            "I2": [ 32 ],
            "I3": [ 2424 ],
            "O": [ 2419 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 58 ],
            "Q": [ 2442 ],
            "R": [ 2443 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 57 ],
            "Q": [ 2444 ],
            "R": [ 2443 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2445 ],
            "Q": [ 2446 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2447 ],
            "Q": [ 2448 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2449 ],
            "Q": [ 2450 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2435 ],
            "I1": [ 2451 ],
            "I2": [ 50 ],
            "I3": [ 2443 ],
            "O": [ 2449 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2452 ],
            "Q": [ 2453 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 15 ],
            "I2": [ 2454 ],
            "I3": [ 2443 ],
            "O": [ 2452 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2455 ],
            "I2": [ 2456 ],
            "I3": [ 2435 ],
            "O": [ 2454 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2457 ],
            "Q": [ 2458 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 22 ],
            "I2": [ 2459 ],
            "I3": [ 2443 ],
            "O": [ 2457 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2460 ],
            "I2": [ 2461 ],
            "I3": [ 2435 ],
            "O": [ 2459 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2462 ],
            "Q": [ 2463 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 21 ],
            "I2": [ 2464 ],
            "I3": [ 2443 ],
            "O": [ 2462 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2465 ],
            "I2": [ 2466 ],
            "I3": [ 2435 ],
            "O": [ 2464 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2435 ],
            "I1": [ 2467 ],
            "I2": [ 61 ],
            "I3": [ 2443 ],
            "O": [ 2447 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2468 ],
            "Q": [ 2469 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2435 ],
            "I1": [ 2470 ],
            "I2": [ 60 ],
            "I3": [ 2443 ],
            "O": [ 2468 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2471 ],
            "Q": [ 2472 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2435 ],
            "I1": [ 2473 ],
            "I2": [ 59 ],
            "I3": [ 2443 ],
            "O": [ 2471 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2474 ],
            "Q": [ 2475 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2435 ],
            "I1": [ 2476 ],
            "I2": [ 56 ],
            "I3": [ 2443 ],
            "O": [ 2474 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2477 ],
            "Q": [ 2478 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2435 ],
            "I1": [ 2479 ],
            "I2": [ 55 ],
            "I3": [ 2443 ],
            "O": [ 2477 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2480 ],
            "Q": [ 2481 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 54 ],
            "I2": [ 2482 ],
            "I3": [ 2443 ],
            "O": [ 2480 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2483 ],
            "I2": [ 2484 ],
            "I3": [ 2435 ],
            "O": [ 2482 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2485 ],
            "Q": [ 2486 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 2487 ],
            "I3": [ 2443 ],
            "O": [ 2485 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2488 ],
            "Q": [ 2489 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 52 ],
            "I2": [ 2490 ],
            "I3": [ 2443 ],
            "O": [ 2488 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2491 ],
            "Q": [ 2492 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 51 ],
            "I2": [ 2493 ],
            "I3": [ 2443 ],
            "O": [ 2491 ]
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2435 ],
            "I1": [ 2494 ],
            "I2": [ 62 ],
            "I3": [ 2443 ],
            "O": [ 2445 ]
          }
        },
        "usb_I.ep_status_I.ebr_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000000",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "usb_I ep_status_I ebr_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:91.4-103.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2439, 2437, 2434, 2432, 2429, 2426, 2422, 2420, "0", "0", "0" ],
            "RCLK": [ 2365 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510 ],
            "RE": [ "1" ],
            "WADDR": [ 2439, 2437, 2434, 2432, 2429, 2426, 2422, 2420, "0", "0", "0" ],
            "WCLK": [ 2365 ],
            "WCLKE": [ 2511 ],
            "WDATA": [ 2463, 2458, 2453, 2450, 2492, 2489, 2486, 2481, 2478, 2475, 2444, 2442, 2472, 2469, 2448, 2446 ],
            "WE": [ "1" ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2510 ],
            "E": [ 2512 ],
            "Q": [ 2513 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2509 ],
            "E": [ 2512 ],
            "Q": [ 2514 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2498 ],
            "E": [ 2512 ],
            "Q": [ 2515 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2497 ],
            "E": [ 2512 ],
            "Q": [ 2516 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2496 ],
            "E": [ 2512 ],
            "Q": [ 2517 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2495 ],
            "E": [ 2512 ],
            "Q": [ 2518 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2508 ],
            "E": [ 2512 ],
            "Q": [ 2519 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2505 ],
            "E": [ 2512 ],
            "Q": [ 2520 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2504 ],
            "E": [ 2512 ],
            "Q": [ 2521 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2503 ],
            "E": [ 2512 ],
            "Q": [ 2522 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2502 ],
            "E": [ 2512 ],
            "Q": [ 2523 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2501 ],
            "E": [ 2512 ],
            "Q": [ 2524 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2500 ],
            "E": [ 2512 ],
            "Q": [ 2525 ]
          }
        },
        "usb_I.ep_status_I.p_dout_3_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:76.2-78.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2499 ],
            "E": [ 2512 ],
            "Q": [ 2526 ]
          }
        },
        "usb_I.ep_status_I.p_read_0_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:293.2-325.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2527 ],
            "Q": [ 2528 ],
            "R": [ 14 ]
          }
        },
        "usb_I.ep_status_I.p_read_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2528 ],
            "Q": [ 2529 ]
          }
        },
        "usb_I.ep_status_I.p_read_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:67.2-73.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2529 ],
            "Q": [ 2512 ]
          }
        },
        "usb_I.ep_status_I.p_write_0_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:293.2-325.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2530 ],
            "Q": [ 2443 ],
            "R": [ 14 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2510 ],
            "E": [ 2531 ],
            "Q": [ 2532 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2509 ],
            "E": [ 2531 ],
            "Q": [ 2534 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2500 ],
            "E": [ 2531 ],
            "Q": [ 2535 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2499 ],
            "E": [ 2531 ],
            "Q": [ 2536 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2498 ],
            "E": [ 2531 ],
            "Q": [ 2537 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2497 ],
            "E": [ 2531 ],
            "Q": [ 2538 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2496 ],
            "E": [ 2531 ],
            "Q": [ 2539 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2495 ],
            "E": [ 2531 ],
            "Q": [ 2540 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2508 ],
            "E": [ 2531 ],
            "Q": [ 2541 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2507 ],
            "E": [ 2531 ],
            "Q": [ 2542 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2506 ],
            "E": [ 2531 ],
            "Q": [ 2543 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2505 ],
            "E": [ 2531 ],
            "Q": [ 2544 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2504 ],
            "E": [ 2531 ],
            "Q": [ 2545 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2503 ],
            "E": [ 2531 ],
            "Q": [ 2546 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2502 ],
            "E": [ 2531 ],
            "Q": [ 2547 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_dout_3_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:80.2-82.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2501 ],
            "E": [ 2531 ],
            "Q": [ 2548 ],
            "R": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.s_read_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2424 ],
            "Q": [ 2549 ]
          }
        },
        "usb_I.ep_status_I.s_read_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2549 ],
            "I3": [ 2550 ],
            "O": [ 2551 ]
          }
        },
        "usb_I.ep_status_I.s_read_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:67.2-73.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2551 ],
            "Q": [ 2531 ]
          }
        },
        "usb_I.ep_status_I.s_ready_0_i_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2528 ],
            "I3": [ 2443 ],
            "O": [ 2424 ]
          }
        },
        "usb_I.ep_status_I.s_zero_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2552 ],
            "Q": [ 2550 ]
          }
        },
        "usb_I.ep_status_I.s_zero_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:67.2-73.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2550 ],
            "Q": [ 2533 ]
          }
        },
        "usb_I.ep_status_I.we_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2553 ],
            "Q": [ 2511 ]
          }
        },
        "usb_I.eps_bus_ack_wait_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:514.2-518.96|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2554 ],
            "Q": [ 2555 ],
            "R": [ 14 ]
          }
        },
        "usb_I.eps_bus_ack_wait_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2330 ],
            "I1": [ 2555 ],
            "I2": [ 2556 ],
            "I3": [ 2557 ],
            "O": [ 2554 ]
          }
        },
        "usb_I.eps_bus_clear_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2556 ],
            "I2": [ 2555 ],
            "I3": [ 2558 ],
            "O": [ 2559 ]
          }
        },
        "usb_I.eps_bus_read_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:491.2-500.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2560 ],
            "Q": [ 2561 ],
            "R": [ 2559 ]
          }
        },
        "usb_I.eps_bus_read_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2330 ],
            "I3": [ 1776 ],
            "O": [ 2560 ]
          }
        },
        "usb_I.eps_bus_read_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2561 ],
            "I3": [ 2424 ],
            "O": [ 2552 ]
          }
        },
        "usb_I.eps_bus_req_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:491.2-500.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 1776 ],
            "Q": [ 2562 ],
            "R": [ 2559 ]
          }
        },
        "usb_I.eps_bus_req_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2424 ],
            "I3": [ 2562 ],
            "O": [ 2556 ]
          }
        },
        "usb_I.eps_bus_req_ok_dly_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:510.2-511.78|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2563 ],
            "Q": [ 2557 ]
          }
        },
        "usb_I.eps_bus_req_ok_dly_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:510.2-511.78|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2564 ],
            "Q": [ 2563 ]
          }
        },
        "usb_I.eps_bus_req_ok_dly_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:510.2-511.78|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2565 ],
            "Q": [ 2564 ]
          }
        },
        "usb_I.eps_bus_req_ok_dly_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2330 ],
            "I3": [ 2556 ],
            "O": [ 2565 ]
          }
        },
        "usb_I.eps_bus_write_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:491.2-500.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2566 ],
            "Q": [ 2567 ],
            "R": [ 2559 ]
          }
        },
        "usb_I.eps_bus_write_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2330 ],
            "I3": [ 1776 ],
            "O": [ 2566 ]
          }
        },
        "usb_I.eps_bus_write_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2528 ],
            "I2": [ 2567 ],
            "I3": [ 2443 ],
            "O": [ 2553 ]
          }
        },
        "usb_I.evt_rd_ack_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399.2-416.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2568 ],
            "Q": [ 2569 ],
            "R": [ 2380 ]
          }
        },
        "usb_I.evt_rd_ack_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2330 ],
            "I2": [ 25 ],
            "I3": [ 26 ],
            "O": [ 2568 ]
          }
        },
        "usb_I.evt_stb_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:540.53-540.70|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2570 ],
            "I0": [ 2571 ],
            "I1": [ 2411 ]
          }
        },
        "usb_I.evt_stb_SB_CARRY_I0_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:540.53-540.70|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2572 ],
            "CO": [ 2573 ],
            "I0": [ "0" ],
            "I1": [ 2574 ]
          }
        },
        "usb_I.evt_stb_SB_CARRY_I0_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:540.53-540.70|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2570 ],
            "CO": [ 2572 ],
            "I0": [ "0" ],
            "I1": [ 2575 ]
          }
        },
        "usb_I.evt_stb_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001110010011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:540.53-540.70|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2569 ],
            "I1": [ 2571 ],
            "I2": [ 2411 ],
            "I3": [ "0" ],
            "O": [ 2576 ]
          }
        },
        "usb_I.evt_stb_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2577 ],
            "I1": [ 2578 ],
            "I2": [ 2579 ],
            "I3": [ 2580 ],
            "O": [ 2571 ]
          }
        },
        "usb_I.genblk1.evt_cnt_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536.4-540.72|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2581 ],
            "Q": [ 2415 ],
            "R": [ 14 ]
          }
        },
        "usb_I.genblk1.evt_cnt_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536.4-540.72|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2582 ],
            "Q": [ 2574 ],
            "R": [ 14 ]
          }
        },
        "usb_I.genblk1.evt_cnt_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:540.53-540.70|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2569 ],
            "I1": [ "0" ],
            "I2": [ 2574 ],
            "I3": [ 2572 ],
            "O": [ 2582 ]
          }
        },
        "usb_I.genblk1.evt_cnt_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536.4-540.72|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2583 ],
            "Q": [ 2575 ],
            "R": [ 14 ]
          }
        },
        "usb_I.genblk1.evt_cnt_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:540.53-540.70|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2569 ],
            "I1": [ "0" ],
            "I2": [ 2575 ],
            "I3": [ 2570 ],
            "O": [ 2583 ]
          }
        },
        "usb_I.genblk1.evt_cnt_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536.4-540.72|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2576 ],
            "Q": [ 2411 ],
            "R": [ 14 ]
          }
        },
        "usb_I.genblk1.evt_cnt_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:540.53-540.70|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2569 ],
            "I1": [ "0" ],
            "I2": [ 2415 ],
            "I3": [ 2573 ],
            "O": [ 2581 ]
          }
        },
        "usb_I.pad_pu_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:643.2-647.24|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2414 ],
            "Q": [ 6 ],
            "R": [ 14 ]
          }
        },
        "usb_I.phy_I.dn_state_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81.2-127.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2584 ],
            "Q": [ 2585 ],
            "R": [ 14 ]
          }
        },
        "usb_I.phy_I.dn_state_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81.2-127.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2586 ],
            "Q": [ 2587 ],
            "R": [ 14 ]
          }
        },
        "usb_I.phy_I.dn_state_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2588 ],
            "I1": [ 2589 ],
            "I2": [ 2587 ],
            "I3": [ 2590 ],
            "O": [ 2591 ]
          }
        },
        "usb_I.phy_I.dn_state_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2590 ],
            "I1": [ 2588 ],
            "I2": [ 2589 ],
            "I3": [ 2587 ],
            "O": [ 2584 ]
          }
        },
        "usb_I.phy_I.dp_state_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81.2-127.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2592 ],
            "Q": [ 2593 ],
            "R": [ 14 ]
          }
        },
        "usb_I.phy_I.dp_state_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81.2-127.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2594 ],
            "Q": [ 2595 ],
            "R": [ 14 ]
          }
        },
        "usb_I.phy_I.dp_state_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2596 ],
            "I1": [ 2597 ],
            "I2": [ 2595 ],
            "I3": [ 2598 ],
            "O": [ 2599 ]
          }
        },
        "usb_I.phy_I.dp_state_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2598 ],
            "I1": [ 2596 ],
            "I2": [ 2597 ],
            "I3": [ 2595 ],
            "O": [ 2592 ]
          }
        },
        "usb_I.phy_I.genblk1.io_dn_I": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "110100",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "usb_I phy_I genblk1.io_dn_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:65.6-75.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_IN_0": "output",
            "D_IN_1": "output",
            "D_OUT_0": "input",
            "D_OUT_1": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_IN_0": [ 2588 ],
            "D_IN_1": [ 2589 ],
            "D_OUT_0": [ 2600 ],
            "D_OUT_1": [ "0" ],
            "INPUT_CLK": [ 2365 ],
            "OUTPUT_CLK": [ 2365 ],
            "OUTPUT_ENABLE": [ 2601 ],
            "PACKAGE_PIN": [ 5 ]
          }
        },
        "usb_I.phy_I.genblk1.io_dp_I": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "NEG_TRIGGER": "0",
            "PIN_TYPE": "110100",
            "PULLUP": "0"
          },
          "attributes": {
            "hdlname": "usb_I phy_I genblk1.io_dp_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:48.6-58.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_IN_0": "output",
            "D_IN_1": "output",
            "D_OUT_0": "input",
            "D_OUT_1": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_IN_0": [ 2596 ],
            "D_IN_1": [ 2597 ],
            "D_OUT_0": [ 2602 ],
            "D_OUT_1": [ "0" ],
            "INPUT_CLK": [ 2365 ],
            "OUTPUT_CLK": [ 2365 ],
            "OUTPUT_ENABLE": [ 2601 ],
            "PACKAGE_PIN": [ 4 ]
          }
        },
        "usb_I.phy_I.rx_dn_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81.2-127.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2591 ],
            "Q": [ 2590 ],
            "R": [ 14 ]
          }
        },
        "usb_I.phy_I.rx_dn_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2590 ],
            "I3": [ 2598 ],
            "O": [ 2603 ]
          }
        },
        "usb_I.phy_I.rx_dn_i_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2590 ],
            "I2": [ 2588 ],
            "I3": [ 2589 ],
            "O": [ 2586 ]
          }
        },
        "usb_I.phy_I.rx_dp_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:81.2-127.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2599 ],
            "Q": [ 2598 ],
            "R": [ 14 ]
          }
        },
        "usb_I.phy_I.rx_dp_i_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2598 ],
            "I2": [ 2596 ],
            "I3": [ 2597 ],
            "O": [ 2594 ]
          }
        },
        "usb_I.phy_I.tx_dn_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:117.2-130.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2604 ],
            "E": [ 2605 ],
            "Q": [ 2600 ],
            "R": [ 14 ]
          }
        },
        "usb_I.phy_I.tx_dn_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2606 ],
            "I1": [ 2607 ],
            "I2": [ 2608 ],
            "I3": [ 2609 ],
            "O": [ 2610 ]
          }
        },
        "usb_I.phy_I.tx_dn_SB_DFFER_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2606 ],
            "I1": [ 2609 ],
            "I2": [ 2607 ],
            "I3": [ 2608 ],
            "O": [ 2604 ]
          }
        },
        "usb_I.phy_I.tx_dp_SB_DFFES_Q": {
          "hide_name": 0,
          "type": "SB_DFFES",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:117.2-130.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2610 ],
            "E": [ 2605 ],
            "Q": [ 2602 ],
            "S": [ 14 ]
          }
        },
        "usb_I.rst_clear_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399.2-416.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2611 ],
            "Q": [ 2612 ],
            "R": [ 2380 ]
          }
        },
        "usb_I.rst_clear_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 26 ],
            "I1": [ 2330 ],
            "I2": [ 25 ],
            "I3": [ 56 ],
            "O": [ 2611 ]
          }
        },
        "usb_I.rst_clear_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2612 ],
            "I2": [ 2613 ],
            "I3": [ 2614 ],
            "O": [ 2615 ]
          }
        },
        "usb_I.rst_pending_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:636.2-640.58|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2615 ],
            "Q": [ 2613 ],
            "S": [ 14 ]
          }
        },
        "usb_I.rx_buf_I.block[0].ram_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000001",
            "WRITE_MODE": "00000000000000000000000000000011"
          },
          "attributes": {
            "hdlname": "usb_I rx_buf_I block[0].ram_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:236.6-248.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 26, 27, 28, 29, 30, 31, 32, 1754, 25, "0", "0" ],
            "RCLK": [ 11 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1960, 2616, 1895, 2617, 1917, 2618, 1995, 2619, 1954, 2620, 1892, 2621, 1910, 2622, 1992, 2623 ],
            "RE": [ "1" ],
            "WADDR": [ 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634 ],
            "WCLK": [ 2365 ],
            "WCLKE": [ 2635 ],
            "WDATA": [ "0", "0", "0", 2636, "0", "0", "0", "0", "0", "0", "0", 2637, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "usb_I.rx_buf_I.block[1].ram_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000001",
            "WRITE_MODE": "00000000000000000000000000000011"
          },
          "attributes": {
            "hdlname": "usb_I rx_buf_I block[1].ram_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:236.6-248.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 26, 27, 28, 29, 30, 31, 32, 1754, 25, "0", "0" ],
            "RCLK": [ 11 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1967, 2638, 1889, 2639, 1906, 2640, 1989, 2641, 1948, 2642, 1886, 2643, 1902, 2644, 1986, 2645 ],
            "RE": [ "1" ],
            "WADDR": [ 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634 ],
            "WCLK": [ 2365 ],
            "WCLKE": [ 2635 ],
            "WDATA": [ "0", "0", "0", 2646, "0", "0", "0", "0", "0", "0", "0", 2647, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "usb_I.rx_buf_I.block[2].ram_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000001",
            "WRITE_MODE": "00000000000000000000000000000011"
          },
          "attributes": {
            "hdlname": "usb_I rx_buf_I block[2].ram_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:236.6-248.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 26, 27, 28, 29, 30, 31, 32, 1754, 25, "0", "0" ],
            "RCLK": [ 11 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1936, 2648, 1883, 2649, 1981, 2650, 1975, 2651, 1930, 2652, 1880, 2653, 1977, 2654, 1915, 2655 ],
            "RE": [ "1" ],
            "WADDR": [ 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634 ],
            "WCLK": [ 2365 ],
            "WCLKE": [ 2635 ],
            "WDATA": [ "0", "0", "0", 2656, "0", "0", "0", "0", "0", "0", "0", 2657, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "usb_I.rx_buf_I.block[3].ram_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000001",
            "WRITE_MODE": "00000000000000000000000000000011"
          },
          "attributes": {
            "hdlname": "usb_I rx_buf_I block[3].ram_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:236.6-248.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 26, 27, 28, 29, 30, 31, 32, 1754, 25, "0", "0" ],
            "RCLK": [ 11 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1942, 2658, 2001, 2659, 1970, 2660, 1878, 2661, 1925, 2662, 1998, 2663, 1898, 2664, 1874, 2665 ],
            "RE": [ "1" ],
            "WADDR": [ 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634 ],
            "WCLK": [ 2365 ],
            "WCLKE": [ 2635 ],
            "WDATA": [ "0", "0", "0", 2666, "0", "0", "0", "0", "0", "0", "0", 2667, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "usb_I.rx_buf_I.wr_en_0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2668 ],
            "I3": [ 2669 ],
            "O": [ 2635 ]
          }
        },
        "usb_I.rx_ll_I.dec_bit_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:111.2-118.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2670 ],
            "E": [ 2671 ],
            "Q": [ 2672 ]
          }
        },
        "usb_I.rx_ll_I.dec_bit_1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2590 ],
            "I1": [ 2673 ],
            "I2": [ 2598 ],
            "I3": [ 2674 ],
            "O": [ 2670 ]
          }
        },
        "usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:160.2-176.12|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2675 ],
            "E": [ 2671 ],
            "Q": [ 2676 ],
            "R": [ 2677 ]
          }
        },
        "usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2678 ],
            "I3": [ 2679 ],
            "O": [ 2675 ]
          }
        },
        "usb_I.rx_ll_I.dec_bs_err_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2680 ],
            "I2": [ 2676 ],
            "I3": [ 2681 ],
            "O": [ 2682 ]
          }
        },
        "usb_I.rx_ll_I.dec_bs_skip_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:181.2-183.54|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2683 ],
            "E": [ 2671 ],
            "Q": [ 2684 ]
          }
        },
        "usb_I.rx_ll_I.dec_bs_skip_1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2685 ],
            "I3": [ 2675 ],
            "O": [ 2683 ]
          }
        },
        "usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:124.2-132.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2686 ],
            "E": [ 2671 ],
            "Q": [ 2680 ],
            "R": [ 2687 ]
          }
        },
        "usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2688 ],
            "I1": [ 2590 ],
            "I2": [ 2689 ],
            "I3": [ 2598 ],
            "O": [ 2686 ]
          }
        },
        "usb_I.rx_ll_I.dec_eop_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2680 ],
            "I3": [ 2681 ],
            "O": [ 2690 ]
          }
        },
        "usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:124.2-132.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2691 ],
            "E": [ 2671 ],
            "Q": [ 2688 ],
            "R": [ 2687 ]
          }
        },
        "usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:124.2-132.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2692 ],
            "E": [ 2671 ],
            "Q": [ 2689 ],
            "R": [ 2687 ]
          }
        },
        "usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2688 ],
            "I1": [ 2590 ],
            "I2": [ 2689 ],
            "I3": [ 2598 ],
            "O": [ 2691 ]
          }
        },
        "usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2689 ],
            "I2": [ 2688 ],
            "I3": [ 2687 ],
            "O": [ 2692 ]
          }
        },
        "usb_I.rx_ll_I.dec_eop_state_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2598 ],
            "I1": [ 2688 ],
            "I2": [ 2590 ],
            "I3": [ 2689 ],
            "O": [ 2687 ]
          }
        },
        "usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:160.2-176.12|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2693 ],
            "E": [ 2671 ],
            "Q": [ 2685 ],
            "R": [ 2694 ]
          }
        },
        "usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:160.2-176.12|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2695 ],
            "E": [ 2671 ],
            "Q": [ 2679 ],
            "R": [ 2677 ]
          }
        },
        "usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:160.2-176.12|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2696 ],
            "E": [ 2671 ],
            "Q": [ 2678 ],
            "R": [ 2677 ]
          }
        },
        "usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2678 ],
            "I2": [ 2685 ],
            "I3": [ 2679 ],
            "O": [ 2695 ]
          }
        },
        "usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2685 ],
            "I2": [ 2679 ],
            "I3": [ 2678 ],
            "O": [ 2696 ]
          }
        },
        "usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2675 ],
            "I3": [ 2685 ],
            "O": [ 2693 ]
          }
        },
        "usb_I.rx_ll_I.dec_sym_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:111.2-118.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2598 ],
            "E": [ 2671 ],
            "Q": [ 2674 ]
          }
        },
        "usb_I.rx_ll_I.dec_sym_1_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:111.2-118.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2590 ],
            "E": [ 2671 ],
            "Q": [ 2673 ]
          }
        },
        "usb_I.rx_ll_I.dec_sym_same_0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2697 ],
            "O": [ 2694 ]
          }
        },
        "usb_I.rx_ll_I.dec_sym_same_0_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2679 ],
            "I1": [ 2678 ],
            "I2": [ 2685 ],
            "I3": [ 2697 ],
            "O": [ 2677 ]
          }
        },
        "usb_I.rx_ll_I.dec_sym_same_0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2590 ],
            "I1": [ 2673 ],
            "I2": [ 2598 ],
            "I3": [ 2674 ],
            "O": [ 2697 ]
          }
        },
        "usb_I.rx_ll_I.dec_sym_se_0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2590 ],
            "I3": [ 2598 ],
            "O": [ 2698 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:137.2-155.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2699 ],
            "E": [ 2671 ],
            "Q": [ 2700 ],
            "R": [ 2701 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2598 ],
            "I1": [ 2702 ],
            "I2": [ 2703 ],
            "I3": [ 2704 ],
            "O": [ 2699 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2705 ],
            "I2": [ 2598 ],
            "I3": [ 2590 ],
            "O": [ 2701 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2703 ],
            "I2": [ 2702 ],
            "I3": [ 2704 ],
            "O": [ 2705 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2601 ],
            "I1": [ 2700 ],
            "I2": [ 2681 ],
            "I3": [ 2706 ],
            "O": [ 2707 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2708 ],
            "I1": [ 2709 ],
            "I2": [ 2710 ],
            "I3": [ 2690 ],
            "O": [ 2711 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2673 ],
            "I1": [ 2674 ],
            "I2": [ 2690 ],
            "I3": [ 2682 ],
            "O": [ 2712 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2601 ],
            "I1": [ 2681 ],
            "I2": [ 2700 ],
            "I3": [ 2706 ],
            "O": [ 2713 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:137.2-155.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2714 ],
            "E": [ 2671 ],
            "Q": [ 2704 ],
            "R": [ 2698 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:137.2-155.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2715 ],
            "E": [ 2671 ],
            "Q": [ 2702 ],
            "R": [ 2701 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:137.2-155.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2716 ],
            "E": [ 2671 ],
            "Q": [ 2703 ],
            "R": [ 2701 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2702 ],
            "I1": [ 2703 ],
            "I2": [ 2704 ],
            "I3": [ 2598 ],
            "O": [ 2716 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2704 ],
            "I2": [ 2598 ],
            "I3": [ 2702 ],
            "O": [ 2715 ]
          }
        },
        "usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2598 ],
            "O": [ 2714 ]
          }
        },
        "usb_I.rx_ll_I.dec_valid_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:120.2-121.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2671 ],
            "Q": [ 2681 ]
          }
        },
        "usb_I.rx_ll_I.samp_active_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:67.2-71.92|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2717 ],
            "Q": [ 2718 ],
            "R": [ 14 ]
          }
        },
        "usb_I.rx_ll_I.samp_active_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2585 ],
            "I1": [ 2718 ],
            "I2": [ 2593 ],
            "I3": [ 2682 ],
            "O": [ 2717 ]
          }
        },
        "usb_I.rx_ll_I.samp_active_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2719 ],
            "I1": [ 2671 ],
            "I2": [ 2718 ],
            "I3": [ 2720 ],
            "O": [ 2721 ]
          }
        },
        "usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:77.2-94.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2722 ],
            "Q": [ 2719 ],
            "R": [ 2723 ]
          }
        },
        "usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2719 ],
            "I3": [ 2720 ],
            "O": [ 2722 ]
          }
        },
        "usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:77.2-94.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2724 ],
            "Q": [ 2725 ],
            "S": [ 2726 ]
          }
        },
        "usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:77.2-94.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2727 ],
            "Q": [ 2720 ],
            "S": [ 2726 ]
          }
        },
        "usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2720 ],
            "O": [ 2727 ]
          }
        },
        "usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2720 ],
            "I2": [ 2719 ],
            "I3": [ 2725 ],
            "O": [ 2724 ]
          }
        },
        "usb_I.rx_ll_I.samp_sync_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2725 ],
            "I1": [ 2719 ],
            "I2": [ 2720 ],
            "I3": [ 2726 ],
            "O": [ 2723 ]
          }
        },
        "usb_I.rx_ll_I.samp_sync_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2593 ],
            "I1": [ 2585 ],
            "I2": [ 2725 ],
            "I3": [ 2718 ],
            "O": [ 2726 ]
          }
        },
        "usb_I.rx_ll_I.samp_valid_0_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:97.2-98.74|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2721 ],
            "Q": [ 2671 ]
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:220.2-224.42|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2728 ],
            "E": [ 2729 ],
            "Q": [ 2730 ],
            "R": [ 2706 ]
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224.15-224.41|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2731 ],
            "I2": [ "1" ],
            "I3": [ 2732 ],
            "O": [ 2733 ]
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224.15-224.41|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2734 ],
            "I2": [ "1" ],
            "I3": [ 2730 ],
            "O": [ 2735 ]
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2736 ],
            "O": [ 2737 ]
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2730 ],
            "O": [ 2728 ]
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224.15-224.41|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2732 ],
            "CO": [ 2736 ],
            "I0": [ 2731 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224.15-224.41|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2730 ],
            "CO": [ 2732 ],
            "I0": [ 2734 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2738 ],
            "I3": [ 2706 ],
            "O": [ 2729 ]
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:220.2-224.42|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2733 ],
            "E": [ 2729 ],
            "Q": [ 2731 ],
            "S": [ 2706 ]
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:220.2-224.42|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2735 ],
            "E": [ 2729 ],
            "Q": [ 2734 ],
            "S": [ 2706 ]
          }
        },
        "usb_I.rx_pkt_I.bit_eop_ok_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:230.2-234.42|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2739 ],
            "E": [ 2729 ],
            "Q": [ 2740 ],
            "R": [ 2706 ]
          }
        },
        "usb_I.rx_pkt_I.bit_eop_ok_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2734 ],
            "I3": [ 2731 ],
            "O": [ 2739 ]
          }
        },
        "usb_I.rx_pkt_I.bit_last_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:220.2-224.42|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2737 ],
            "E": [ 2729 ],
            "Q": [ 2741 ],
            "R": [ 2706 ]
          }
        },
        "usb_I.rx_pkt_I.crc16_ok_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:287.2-294.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2742 ],
            "Q": [ 2743 ],
            "R": [ 2706 ]
          }
        },
        "usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2743 ],
            "I2": [ 2744 ],
            "I3": [ 2740 ],
            "O": [ 2710 ]
          }
        },
        "usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2743 ],
            "I2": [ 2680 ],
            "I3": [ 2740 ],
            "O": [ 2745 ]
          }
        },
        "usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I1_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2682 ],
            "I1": [ 2745 ],
            "I2": [ 2744 ],
            "I3": [ 2746 ],
            "O": [ 2747 ]
          }
        },
        "usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2748 ],
            "I2": [ 2749 ],
            "I3": [ 2690 ],
            "O": [ 2750 ]
          }
        },
        "usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2751 ],
            "I1": [ 2752 ],
            "I2": [ 2753 ],
            "I3": [ 2754 ],
            "O": [ 2746 ]
          }
        },
        "usb_I.rx_pkt_I.crc5_ok_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:287.2-294.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2755 ],
            "Q": [ 2756 ],
            "R": [ 2706 ]
          }
        },
        "usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2751 ],
            "I2": [ 2756 ],
            "I3": [ 2740 ],
            "O": [ 2708 ]
          }
        },
        "usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2757 ],
            "I1": [ 2758 ],
            "I2": [ 2756 ],
            "I3": [ 2759 ],
            "O": [ 2755 ]
          }
        },
        "usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I2_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2760 ],
            "I1": [ 2761 ],
            "I2": [ 2762 ],
            "I3": [ 2763 ],
            "O": [ 2757 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.in_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2684 ],
            "I3": [ 2681 ],
            "O": [ 2738 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2764 ],
            "E": [ 2738 ],
            "Q": [ 2765 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2766 ],
            "E": [ 2738 ],
            "Q": [ 2767 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2768 ],
            "E": [ 2738 ],
            "Q": [ 2769 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2770 ],
            "E": [ 2738 ],
            "Q": [ 2771 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2772 ],
            "E": [ 2738 ],
            "Q": [ 2773 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2774 ],
            "E": [ 2738 ],
            "Q": [ 2775 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2776 ],
            "E": [ 2738 ],
            "Q": [ 2777 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2778 ],
            "E": [ 2738 ],
            "Q": [ 2779 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2780 ],
            "E": [ 2738 ],
            "Q": [ 2781 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2782 ],
            "E": [ 2738 ],
            "Q": [ 2783 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2784 ],
            "E": [ 2738 ],
            "Q": [ 2785 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2786 ],
            "E": [ 2738 ],
            "Q": [ 2787 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2788 ],
            "E": [ 2738 ],
            "Q": [ 2789 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2790 ],
            "E": [ 2738 ],
            "Q": [ 2791 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2792 ],
            "E": [ 2738 ],
            "Q": [ 2793 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2794 ],
            "E": [ 2738 ],
            "Q": [ 2795 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2781 ],
            "O": [ 2766 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2783 ],
            "O": [ 2780 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2773 ],
            "O": [ 2770 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2775 ],
            "O": [ 2772 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2779 ],
            "O": [ 2776 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2785 ],
            "O": [ 2782 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2787 ],
            "O": [ 2784 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2789 ],
            "O": [ 2786 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2791 ],
            "O": [ 2788 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2793 ],
            "O": [ 2790 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2795 ],
            "O": [ 2792 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2769 ],
            "O": [ 2794 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2771 ],
            "O": [ 2768 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_nxt_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2796 ],
            "I2": [ 2767 ],
            "I3": [ 2778 ],
            "O": [ 2764 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_nxt_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2796 ],
            "I2": [ 2777 ],
            "I3": [ 2778 ],
            "O": [ 2774 ]
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_nxt_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2796 ],
            "I2": [ 2765 ],
            "I3": [ 2672 ],
            "O": [ 2778 ]
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2797 ],
            "E": [ 2738 ],
            "Q": [ 2763 ]
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2798 ],
            "E": [ 2738 ],
            "Q": [ 2761 ]
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2799 ],
            "E": [ 2738 ],
            "Q": [ 2760 ]
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2800 ],
            "E": [ 2738 ],
            "Q": [ 2758 ]
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2801 ],
            "E": [ 2738 ],
            "Q": [ 2762 ]
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_fb_mux_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2761 ],
            "O": [ 2797 ]
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_fb_mux_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2760 ],
            "O": [ 2798 ]
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_fb_mux_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2796 ],
            "I3": [ 2762 ],
            "O": [ 2800 ]
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_nxt_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2796 ],
            "I2": [ 2758 ],
            "I3": [ 2801 ],
            "O": [ 2799 ]
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_nxt_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2796 ],
            "I2": [ 2763 ],
            "I3": [ 2672 ],
            "O": [ 2801 ]
          }
        },
        "usb_I.rx_pkt_I.crc_cap_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:284.2-285.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2802 ],
            "Q": [ 2759 ]
          }
        },
        "usb_I.rx_pkt_I.crc_cap_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2759 ],
            "I2": [ 2743 ],
            "I3": [ 2803 ],
            "O": [ 2742 ]
          }
        },
        "usb_I.rx_pkt_I.crc_cap_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2804 ],
            "I1": [ 2805 ],
            "I2": [ 2759 ],
            "I3": [ 2767 ],
            "O": [ 2803 ]
          }
        },
        "usb_I.rx_pkt_I.crc_cap_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2781 ],
            "I1": [ 2783 ],
            "I2": [ 2785 ],
            "I3": [ 2787 ],
            "O": [ 2805 ]
          }
        },
        "usb_I.rx_pkt_I.crc_cap_SB_LUT4_I2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2806 ],
            "I2": [ 2807 ],
            "I3": [ 2808 ],
            "O": [ 2804 ]
          }
        },
        "usb_I.rx_pkt_I.crc_cap_SB_LUT4_I2_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2789 ],
            "I1": [ 2791 ],
            "I2": [ 2793 ],
            "I3": [ 2795 ],
            "O": [ 2808 ]
          }
        },
        "usb_I.rx_pkt_I.crc_cap_SB_LUT4_I2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2779 ],
            "I1": [ 2771 ],
            "I2": [ 2777 ],
            "I3": [ 2769 ],
            "O": [ 2807 ]
          }
        },
        "usb_I.rx_pkt_I.crc_cap_SB_LUT4_I2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2775 ],
            "I2": [ 2773 ],
            "I3": [ 2765 ],
            "O": [ 2806 ]
          }
        },
        "usb_I.rx_pkt_I.crc_in_first_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:244.2-248.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ "0" ],
            "E": [ 2809 ],
            "Q": [ 2796 ],
            "S": [ 2810 ]
          }
        },
        "usb_I.rx_pkt_I.crc_in_first_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2738 ],
            "I3": [ 2810 ],
            "O": [ 2809 ]
          }
        },
        "usb_I.rx_pkt_I.data_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:215.2-217.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2672 ],
            "E": [ 2738 ],
            "Q": [ 2667 ]
          }
        },
        "usb_I.rx_pkt_I.data_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:215.2-217.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2667 ],
            "E": [ 2738 ],
            "Q": [ 2666 ]
          }
        },
        "usb_I.rx_pkt_I.data_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:215.2-217.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2666 ],
            "E": [ 2738 ],
            "Q": [ 2657 ]
          }
        },
        "usb_I.rx_pkt_I.data_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:215.2-217.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2657 ],
            "E": [ 2738 ],
            "Q": [ 2656 ]
          }
        },
        "usb_I.rx_pkt_I.data_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:215.2-217.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2656 ],
            "E": [ 2738 ],
            "Q": [ 2647 ]
          }
        },
        "usb_I.rx_pkt_I.data_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:215.2-217.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2647 ],
            "E": [ 2738 ],
            "Q": [ 2646 ]
          }
        },
        "usb_I.rx_pkt_I.data_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:215.2-217.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2646 ],
            "E": [ 2738 ],
            "Q": [ 2637 ]
          }
        },
        "usb_I.rx_pkt_I.data_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:215.2-217.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2637 ],
            "E": [ 2738 ],
            "Q": [ 2636 ]
          }
        },
        "usb_I.rx_pkt_I.llu_byte_stb_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2802 ],
            "I3": [ 2749 ],
            "O": [ 2811 ]
          }
        },
        "usb_I.rx_pkt_I.llu_byte_stb_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2802 ],
            "I3": [ 2690 ],
            "O": [ 2812 ]
          }
        },
        "usb_I.rx_pkt_I.llu_byte_stb_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2802 ],
            "I3": [ 2748 ],
            "O": [ 2813 ]
          }
        },
        "usb_I.rx_pkt_I.llu_byte_stb_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2738 ],
            "I3": [ 2741 ],
            "O": [ 2802 ]
          }
        },
        "usb_I.rx_pkt_I.pid_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322.2-330.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2656 ],
            "E": [ 2814 ],
            "Q": [ 2815 ]
          }
        },
        "usb_I.rx_pkt_I.pid_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322.2-330.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2647 ],
            "E": [ 2814 ],
            "Q": [ 2816 ]
          }
        },
        "usb_I.rx_pkt_I.pid_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322.2-330.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2646 ],
            "E": [ 2814 ],
            "Q": [ 2817 ]
          }
        },
        "usb_I.rx_pkt_I.pid_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322.2-330.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2637 ],
            "E": [ 2814 ],
            "Q": [ 2818 ]
          }
        },
        "usb_I.rx_pkt_I.pid_cap_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2802 ],
            "I3": [ 2810 ],
            "O": [ 2814 ]
          }
        },
        "usb_I.rx_pkt_I.pid_cap_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:318.2-319.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2814 ],
            "Q": [ 2819 ]
          }
        },
        "usb_I.rx_pkt_I.pid_cap_r_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2753 ],
            "I3": [ 2819 ],
            "O": [ 2820 ]
          }
        },
        "usb_I.rx_pkt_I.pid_is_data_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322.2-330.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2821 ],
            "E": [ 2814 ],
            "Q": [ 2822 ]
          }
        },
        "usb_I.rx_pkt_I.pid_is_data_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2647 ],
            "I2": [ 2646 ],
            "I3": [ 2637 ],
            "O": [ 2821 ]
          }
        },
        "usb_I.rx_pkt_I.pid_is_data_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2822 ],
            "I1": [ 2823 ],
            "I2": [ 2682 ],
            "I3": [ 2744 ],
            "O": [ 2824 ]
          }
        },
        "usb_I.rx_pkt_I.pid_is_data_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2825 ],
            "I1": [ 2395 ],
            "I2": [ 2753 ],
            "I3": [ 2754 ],
            "O": [ 2823 ]
          }
        },
        "usb_I.rx_pkt_I.pid_is_data_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2822 ],
            "I2": [ 2825 ],
            "I3": [ 2395 ],
            "O": [ 2752 ]
          }
        },
        "usb_I.rx_pkt_I.pid_is_data_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2752 ],
            "I1": [ 2751 ],
            "I2": [ 2753 ],
            "I3": [ 2754 ],
            "O": [ 2826 ]
          }
        },
        "usb_I.rx_pkt_I.pid_is_handshake_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322.2-330.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2827 ],
            "E": [ 2814 ],
            "Q": [ 2751 ]
          }
        },
        "usb_I.rx_pkt_I.pid_is_handshake_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2656 ],
            "I1": [ 2647 ],
            "I2": [ 2637 ],
            "I3": [ 2646 ],
            "O": [ 2827 ]
          }
        },
        "usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322.2-330.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2828 ],
            "E": [ 2814 ],
            "Q": [ 2825 ]
          }
        },
        "usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2646 ],
            "I1": [ 2656 ],
            "I2": [ 2647 ],
            "I3": [ 2637 ],
            "O": [ 2828 ]
          }
        },
        "usb_I.rx_pkt_I.pid_is_token_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:322.2-330.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2829 ],
            "E": [ 2814 ],
            "Q": [ 2395 ]
          }
        },
        "usb_I.rx_pkt_I.pid_is_token_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2656 ],
            "I1": [ 2647 ],
            "I2": [ 2646 ],
            "I3": [ 2637 ],
            "O": [ 2829 ]
          }
        },
        "usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:304.2-316.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2830 ],
            "E": [ 2814 ],
            "Q": [ 2753 ]
          }
        },
        "usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2831 ],
            "I3": [ 2832 ],
            "O": [ 2830 ]
          }
        },
        "usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2637 ],
            "I1": [ 2647 ],
            "I2": [ 2667 ],
            "I3": [ 2657 ],
            "O": [ 2832 ]
          }
        },
        "usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2833 ],
            "I1": [ 2656 ],
            "I2": [ 2672 ],
            "I3": [ 2834 ],
            "O": [ 2831 ]
          }
        },
        "usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2646 ],
            "I3": [ 2666 ],
            "O": [ 2834 ]
          }
        },
        "usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2656 ],
            "I1": [ 2637 ],
            "I2": [ 2647 ],
            "I3": [ 2646 ],
            "O": [ 2833 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2835 ],
            "I0": [ 2668 ],
            "I1": [ 2466 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2836 ],
            "CO": [ 2837 ],
            "I0": [ "0" ],
            "I1": [ 2479 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2838 ],
            "CO": [ 2836 ],
            "I0": [ "0" ],
            "I1": [ 2484 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2839 ],
            "CO": [ 2838 ],
            "I0": [ "0" ],
            "I1": [ 2840 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2841 ],
            "CO": [ 2839 ],
            "I0": [ "0" ],
            "I1": [ 2842 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2843 ],
            "CO": [ 2841 ],
            "I0": [ "0" ],
            "I1": [ 2844 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2845 ],
            "CO": [ 2843 ],
            "I0": [ "0" ],
            "I1": [ 2451 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2846 ],
            "CO": [ 2845 ],
            "I0": [ "0" ],
            "I1": [ 2456 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2835 ],
            "CO": [ 2846 ],
            "I0": [ "0" ],
            "I1": [ 2461 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:374.2-375.54|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2847 ],
            "Q": [ 2668 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2802 ],
            "I3": [ 2744 ],
            "O": [ 2847 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2668 ],
            "I2": [ 2466 ],
            "I3": [ "0" ],
            "O": [ 2848 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2476 ],
            "I3": [ 2837 ],
            "O": [ 2849 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2479 ],
            "I3": [ 2836 ],
            "O": [ 2850 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2484 ],
            "I3": [ 2838 ],
            "O": [ 2851 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2840 ],
            "I3": [ 2839 ],
            "O": [ 2852 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2842 ],
            "I3": [ 2841 ],
            "O": [ 2853 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2844 ],
            "I3": [ 2843 ],
            "O": [ 2854 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2451 ],
            "I3": [ 2845 ],
            "O": [ 2855 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2456 ],
            "I3": [ 2846 ],
            "O": [ 2856 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2461 ],
            "I3": [ 2835 ],
            "O": [ 2857 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_done_err_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:353.2-357.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2858 ],
            "Q": [ 2859 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_done_err_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2860 ],
            "I1": [ 2861 ],
            "I2": [ 2862 ],
            "I3": [ 2859 ],
            "O": [ 2863 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_done_ok_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:353.2-357.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2864 ],
            "Q": [ 2865 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:349.2-350.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2820 ],
            "Q": [ 2866 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2866 ],
            "I2": [ 2825 ],
            "I3": [ 2614 ],
            "O": [ 2867 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2668 ],
            "I2": [ 2866 ],
            "I3": [ 2669 ],
            "O": [ 2868 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 2869 ],
            "I0": [ 2870 ],
            "I1": [ 2868 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2871 ],
            "CO": [ 2872 ],
            "I0": [ 2873 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2874 ],
            "CO": [ 2871 ],
            "I0": [ 2875 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2876 ],
            "CO": [ 2874 ],
            "I0": [ 2877 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2878 ],
            "CO": [ 2876 ],
            "I0": [ 2879 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2880 ],
            "CO": [ 2878 ],
            "I0": [ 2881 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2882 ],
            "CO": [ 2880 ],
            "I0": [ 2883 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2884 ],
            "CO": [ 2882 ],
            "I0": [ 2885 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2886 ],
            "CO": [ 2884 ],
            "I0": [ 2887 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2869 ],
            "CO": [ 2886 ],
            "I0": [ 2888 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2870 ],
            "I2": [ 2868 ],
            "I3": [ "1" ],
            "O": [ 2889 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2873 ],
            "I2": [ "1" ],
            "I3": [ 2871 ],
            "O": [ 2890 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2875 ],
            "I2": [ "1" ],
            "I3": [ 2874 ],
            "O": [ 2891 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2877 ],
            "I2": [ "1" ],
            "I3": [ 2876 ],
            "O": [ 2892 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2879 ],
            "I2": [ "1" ],
            "I3": [ 2878 ],
            "O": [ 2893 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2881 ],
            "I2": [ "1" ],
            "I3": [ 2880 ],
            "O": [ 2894 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2883 ],
            "I2": [ "1" ],
            "I3": [ 2882 ],
            "O": [ 2895 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2885 ],
            "I2": [ "1" ],
            "I3": [ 2884 ],
            "O": [ 2896 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2887 ],
            "I2": [ "1" ],
            "I3": [ 2886 ],
            "O": [ 2897 ]
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2888 ],
            "I2": [ "1" ],
            "I3": [ 2869 ],
            "O": [ 2898 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2824 ],
            "Q": [ 2744 ],
            "R": [ 14 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2899 ],
            "Q": [ 2900 ],
            "R": [ 14 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2901 ],
            "I3": [ 2902 ],
            "O": [ 2899 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2900 ],
            "I1": [ 2712 ],
            "I2": [ 2750 ],
            "I3": [ 2747 ],
            "O": [ 2902 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2708 ],
            "I1": [ 2690 ],
            "I2": [ 2903 ],
            "I3": [ 2709 ],
            "O": [ 2901 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2904 ],
            "Q": [ 2748 ],
            "R": [ 14 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2812 ],
            "I1": [ 2748 ],
            "I2": [ 2903 ],
            "I3": [ 2749 ],
            "O": [ 2904 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2680 ],
            "I3": [ 2802 ],
            "O": [ 2903 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2905 ],
            "Q": [ 2810 ],
            "R": [ 14 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2802 ],
            "I2": [ 2810 ],
            "I3": [ 2713 ],
            "O": [ 2905 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2906 ],
            "Q": [ 2709 ],
            "R": [ 14 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2826 ],
            "I3": [ 2907 ],
            "O": [ 2906 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2812 ],
            "I1": [ 2709 ],
            "I2": [ 2680 ],
            "I3": [ 2813 ],
            "O": [ 2907 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2814 ],
            "Q": [ 2754 ],
            "R": [ 14 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2908 ],
            "Q": [ 2749 ],
            "R": [ 14 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2812 ],
            "I2": [ 2749 ],
            "I3": [ 2909 ],
            "O": [ 2908 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2395 ],
            "I1": [ 2825 ],
            "I2": [ 2753 ],
            "I3": [ 2754 ],
            "O": [ 2909 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2910 ],
            "Q": [ 2706 ],
            "S": [ 14 ]
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2900 ],
            "I1": [ 2712 ],
            "I2": [ 2707 ],
            "I3": [ 2711 ],
            "O": [ 2910 ]
          }
        },
        "usb_I.rx_pkt_I.state_prev_error_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:198.2-202.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2900 ],
            "Q": [ 2911 ]
          }
        },
        "usb_I.rx_pkt_I.state_prev_error_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2911 ],
            "I3": [ 2900 ],
            "O": [ 2858 ]
          }
        },
        "usb_I.rx_pkt_I.state_prev_idle_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:198.2-202.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2706 ],
            "Q": [ 2912 ]
          }
        },
        "usb_I.rx_pkt_I.state_prev_idle_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2912 ],
            "I2": [ 2911 ],
            "I3": [ 2706 ],
            "O": [ 2864 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:336.2-338.37|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2672 ],
            "E": [ 2811 ],
            "Q": [ 2913 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:336.2-338.37|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2667 ],
            "E": [ 2811 ],
            "Q": [ 2406 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:336.2-338.37|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2666 ],
            "E": [ 2811 ],
            "Q": [ 2397 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:336.2-338.37|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2657 ],
            "E": [ 2811 ],
            "Q": [ 2403 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:336.2-338.37|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2656 ],
            "E": [ 2811 ],
            "Q": [ 2405 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:336.2-338.37|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2647 ],
            "E": [ 2811 ],
            "Q": [ 2401 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:336.2-338.37|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2646 ],
            "E": [ 2811 ],
            "Q": [ 2400 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:336.2-338.37|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2637 ],
            "E": [ 2811 ],
            "Q": [ 2407 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:340.2-342.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2914 ],
            "Q": [ 2915 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:340.2-342.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2916 ],
            "Q": [ 2917 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2917 ],
            "I2": [ 2646 ],
            "I3": [ 2813 ],
            "O": [ 2916 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:340.2-342.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2918 ],
            "Q": [ 2919 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2919 ],
            "I2": [ 2637 ],
            "I3": [ 2813 ],
            "O": [ 2918 ]
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2915 ],
            "I2": [ 2647 ],
            "I3": [ 2813 ],
            "O": [ 2914 ]
          }
        },
        "usb_I.sof_clear_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:399.2-416.6|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2920 ],
            "Q": [ 2921 ],
            "R": [ 2380 ]
          }
        },
        "usb_I.sof_clear_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 26 ],
            "I1": [ 2330 ],
            "I2": [ 25 ],
            "I3": [ 55 ],
            "O": [ 2920 ]
          }
        },
        "usb_I.sof_clear_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2921 ],
            "I1": [ 2922 ],
            "I2": [ 2825 ],
            "I3": [ 2866 ],
            "O": [ 2923 ]
          }
        },
        "usb_I.sof_pending_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:656.2-657.76|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2923 ],
            "Q": [ 2922 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2924 ],
            "I0": [ 2614 ],
            "I1": [ 2925 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2926 ],
            "CO": [ 2927 ],
            "I0": [ "0" ],
            "I1": [ 2928 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2929 ],
            "CO": [ 2926 ],
            "I0": [ "0" ],
            "I1": [ 2930 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2931 ],
            "CO": [ 2932 ],
            "I0": [ "0" ],
            "I1": [ 2933 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2934 ],
            "CO": [ 2931 ],
            "I0": [ "0" ],
            "I1": [ 2935 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2936 ],
            "CO": [ 2934 ],
            "I0": [ "0" ],
            "I1": [ 2937 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2938 ],
            "CO": [ 2936 ],
            "I0": [ "0" ],
            "I1": [ 2939 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2940 ],
            "CO": [ 2938 ],
            "I0": [ "0" ],
            "I1": [ 2941 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2942 ],
            "CO": [ 2940 ],
            "I0": [ "0" ],
            "I1": [ 2943 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2944 ],
            "CO": [ 2942 ],
            "I0": [ "0" ],
            "I1": [ 2945 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2927 ],
            "CO": [ 2944 ],
            "I0": [ "0" ],
            "I1": [ 2946 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2947 ],
            "CO": [ 2929 ],
            "I0": [ "0" ],
            "I1": [ 2948 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2949 ],
            "CO": [ 2947 ],
            "I0": [ "0" ],
            "I1": [ 2950 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2951 ],
            "CO": [ 2949 ],
            "I0": [ "0" ],
            "I1": [ 2952 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2953 ],
            "CO": [ 2951 ],
            "I0": [ "0" ],
            "I1": [ 2954 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2955 ],
            "CO": [ 2953 ],
            "I0": [ "0" ],
            "I1": [ 2956 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2957 ],
            "CO": [ 2955 ],
            "I0": [ "0" ],
            "I1": [ 2958 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2924 ],
            "CO": [ 2957 ],
            "I0": [ "0" ],
            "I1": [ 2959 ]
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2932 ],
            "CO": [ 2960 ],
            "I0": [ "0" ],
            "I1": [ 2961 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2962 ],
            "Q": [ 2961 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2963 ],
            "Q": [ 2933 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2964 ],
            "Q": [ 2956 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2965 ],
            "Q": [ 2958 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2966 ],
            "Q": [ 2959 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2967 ],
            "Q": [ 2925 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2968 ],
            "Q": [ 2935 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2969 ],
            "Q": [ 2939 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2970 ],
            "Q": [ 2943 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2971 ],
            "Q": [ 2928 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2972 ],
            "Q": [ 2948 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2973 ],
            "Q": [ 2950 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2974 ],
            "Q": [ 2952 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2975 ],
            "Q": [ 2954 ],
            "R": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2976 ],
            "Q": [ 2614 ],
            "S": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2977 ],
            "Q": [ 2937 ],
            "S": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2978 ],
            "Q": [ 2941 ],
            "S": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSS_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2979 ],
            "Q": [ 2945 ],
            "S": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSS_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2980 ],
            "Q": [ 2946 ],
            "S": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_DFFSS_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:628.2-632.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2981 ],
            "Q": [ 2930 ],
            "S": [ 2603 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2614 ],
            "I2": [ 2925 ],
            "I3": [ "0" ],
            "O": [ 2967 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2928 ],
            "I3": [ 2926 ],
            "O": [ 2971 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2930 ],
            "I3": [ 2929 ],
            "O": [ 2981 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2961 ],
            "I3": [ 2932 ],
            "O": [ 2962 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2933 ],
            "I3": [ 2931 ],
            "O": [ 2963 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2935 ],
            "I3": [ 2934 ],
            "O": [ 2968 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2937 ],
            "I3": [ 2936 ],
            "O": [ 2977 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2939 ],
            "I3": [ 2938 ],
            "O": [ 2969 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2941 ],
            "I3": [ 2940 ],
            "O": [ 2978 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2943 ],
            "I3": [ 2942 ],
            "O": [ 2970 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2945 ],
            "I3": [ 2944 ],
            "O": [ 2979 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2946 ],
            "I3": [ 2927 ],
            "O": [ 2980 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2948 ],
            "I3": [ 2947 ],
            "O": [ 2972 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2950 ],
            "I3": [ 2949 ],
            "O": [ 2973 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2952 ],
            "I3": [ 2951 ],
            "O": [ 2974 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2954 ],
            "I3": [ 2953 ],
            "O": [ 2975 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2956 ],
            "I3": [ 2955 ],
            "O": [ 2964 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2958 ],
            "I3": [ 2957 ],
            "O": [ 2965 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2959 ],
            "I3": [ 2924 ],
            "O": [ 2966 ]
          }
        },
        "usb_I.timeout_reset_SB_LUT4_I2_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2614 ],
            "I3": [ 2960 ],
            "O": [ 2976 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2982 ],
            "I0": [ 2983 ],
            "I1": [ 2984 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2985 ],
            "CO": [ 2986 ],
            "I0": [ "0" ],
            "I1": [ 2987 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2988 ],
            "CO": [ 2985 ],
            "I0": [ "0" ],
            "I1": [ 2989 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2990 ],
            "CO": [ 2991 ],
            "I0": [ "0" ],
            "I1": [ 2992 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2993 ],
            "CO": [ 2990 ],
            "I0": [ "0" ],
            "I1": [ 2994 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2995 ],
            "CO": [ 2993 ],
            "I0": [ "0" ],
            "I1": [ 2996 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_13": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2997 ],
            "CO": [ 2995 ],
            "I0": [ "0" ],
            "I1": [ 2998 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_14": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2999 ],
            "CO": [ 2997 ],
            "I0": [ "0" ],
            "I1": [ 3000 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_15": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3001 ],
            "CO": [ 2999 ],
            "I0": [ "0" ],
            "I1": [ 3002 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_16": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3003 ],
            "CO": [ 3001 ],
            "I0": [ "0" ],
            "I1": [ 3004 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_17": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2986 ],
            "CO": [ 3003 ],
            "I0": [ "0" ],
            "I1": [ 3005 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3006 ],
            "CO": [ 2988 ],
            "I0": [ "0" ],
            "I1": [ 3007 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3008 ],
            "CO": [ 3006 ],
            "I0": [ "0" ],
            "I1": [ 3009 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3010 ],
            "CO": [ 3008 ],
            "I0": [ "0" ],
            "I1": [ 3011 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3012 ],
            "CO": [ 3010 ],
            "I0": [ "0" ],
            "I1": [ 3013 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3014 ],
            "CO": [ 3012 ],
            "I0": [ "0" ],
            "I1": [ 3015 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3016 ],
            "CO": [ 3014 ],
            "I0": [ "0" ],
            "I1": [ 3017 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2982 ],
            "CO": [ 3016 ],
            "I0": [ "0" ],
            "I1": [ 3018 ]
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I1_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2991 ],
            "CO": [ 3019 ],
            "I0": [ "0" ],
            "I1": [ 3020 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3021 ],
            "Q": [ 2992 ],
            "R": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3022 ],
            "Q": [ 3000 ],
            "R": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3023 ],
            "Q": [ 2984 ],
            "R": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3024 ],
            "Q": [ 3002 ],
            "R": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3025 ],
            "Q": [ 2987 ],
            "R": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3026 ],
            "Q": [ 3009 ],
            "R": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3027 ],
            "Q": [ 3011 ],
            "R": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3028 ],
            "Q": [ 3013 ],
            "R": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3029 ],
            "Q": [ 3015 ],
            "R": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3030 ],
            "Q": [ 3017 ],
            "R": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3031 ],
            "Q": [ 3018 ],
            "R": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3032 ],
            "Q": [ 2983 ],
            "S": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3033 ],
            "Q": [ 3020 ],
            "S": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3034 ],
            "Q": [ 2994 ],
            "S": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSS_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3035 ],
            "Q": [ 2996 ],
            "S": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSS_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3036 ],
            "Q": [ 2998 ],
            "S": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSS_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3037 ],
            "Q": [ 3004 ],
            "S": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSS_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3038 ],
            "Q": [ 3005 ],
            "S": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSS_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3039 ],
            "Q": [ 2989 ],
            "S": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_DFFSS_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:619.2-623.61|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3040 ],
            "Q": [ 3007 ],
            "S": [ 2867 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2983 ],
            "I2": [ 2984 ],
            "I3": [ "0" ],
            "O": [ 3023 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2987 ],
            "I3": [ 2985 ],
            "O": [ 3025 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2989 ],
            "I3": [ 2988 ],
            "O": [ 3039 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3020 ],
            "I3": [ 2991 ],
            "O": [ 3033 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2992 ],
            "I3": [ 2990 ],
            "O": [ 3021 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2994 ],
            "I3": [ 2993 ],
            "O": [ 3034 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2996 ],
            "I3": [ 2995 ],
            "O": [ 3035 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2998 ],
            "I3": [ 2997 ],
            "O": [ 3036 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3000 ],
            "I3": [ 2999 ],
            "O": [ 3022 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3002 ],
            "I3": [ 3001 ],
            "O": [ 3024 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3004 ],
            "I3": [ 3003 ],
            "O": [ 3037 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3005 ],
            "I3": [ 2986 ],
            "O": [ 3038 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3007 ],
            "I3": [ 3006 ],
            "O": [ 3040 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3009 ],
            "I3": [ 3008 ],
            "O": [ 3026 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3011 ],
            "I3": [ 3010 ],
            "O": [ 3027 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3013 ],
            "I3": [ 3012 ],
            "O": [ 3028 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3015 ],
            "I3": [ 3014 ],
            "O": [ 3029 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3017 ],
            "I3": [ 3016 ],
            "O": [ 3030 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3018 ],
            "I3": [ 2982 ],
            "O": [ 3031 ]
          }
        },
        "usb_I.timeout_suspend_SB_LUT4_I2_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2983 ],
            "I3": [ 3019 ],
            "O": [ 3032 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3041 ],
            "Q": [ 2631 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3042 ],
            "Q": [ 2630 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3043 ],
            "Q": [ 2634 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2518 ],
            "I1": [ 3044 ],
            "I2": [ 3045 ],
            "I3": [ 3046 ],
            "O": [ 3043 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2521 ],
            "I1": [ 3047 ],
            "I2": [ 3045 ],
            "I3": [ 3046 ],
            "O": [ 3042 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3048 ],
            "Q": [ 2629 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2522 ],
            "I1": [ 3049 ],
            "I2": [ 3045 ],
            "I3": [ 3046 ],
            "O": [ 3048 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3050 ],
            "Q": [ 2628 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2523 ],
            "I1": [ 3051 ],
            "I2": [ 3045 ],
            "I3": [ 3046 ],
            "O": [ 3050 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3052 ],
            "Q": [ 2627 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2524 ],
            "I1": [ 3053 ],
            "I2": [ 3045 ],
            "I3": [ 3046 ],
            "O": [ 3052 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3054 ],
            "Q": [ 2626 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2525 ],
            "I1": [ 3055 ],
            "I2": [ 3045 ],
            "I3": [ 3046 ],
            "O": [ 3054 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3056 ],
            "Q": [ 2625 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2526 ],
            "I1": [ 3057 ],
            "I2": [ 3045 ],
            "I3": [ 3046 ],
            "O": [ 3056 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3058 ],
            "Q": [ 2624 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2515 ],
            "I1": [ 3059 ],
            "I2": [ 3045 ],
            "I3": [ 3046 ],
            "O": [ 3058 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3060 ],
            "Q": [ 2632 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2516 ],
            "I1": [ 3061 ],
            "I2": [ 3045 ],
            "I3": [ 3046 ],
            "O": [ 3060 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3062 ],
            "Q": [ 2633 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2517 ],
            "I1": [ 3063 ],
            "I2": [ 3045 ],
            "I3": [ 3046 ],
            "O": [ 3062 ]
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2520 ],
            "I1": [ 3064 ],
            "I2": [ 3045 ],
            "I3": [ 3046 ],
            "O": [ 3041 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 3065 ],
            "I0": [ 3066 ],
            "I1": [ 2634 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3067 ],
            "CO": [ 3068 ],
            "I0": [ "0" ],
            "I1": [ 2630 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3069 ],
            "CO": [ 3067 ],
            "I0": [ "0" ],
            "I1": [ 2629 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3070 ],
            "CO": [ 3069 ],
            "I0": [ "0" ],
            "I1": [ 2628 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3071 ],
            "CO": [ 3070 ],
            "I0": [ "0" ],
            "I1": [ 2627 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3072 ],
            "CO": [ 3071 ],
            "I0": [ "0" ],
            "I1": [ 2626 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3073 ],
            "CO": [ 3072 ],
            "I0": [ "0" ],
            "I1": [ 2625 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3074 ],
            "CO": [ 3073 ],
            "I0": [ "0" ],
            "I1": [ 2624 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3075 ],
            "CO": [ 3074 ],
            "I0": [ "0" ],
            "I1": [ 2632 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_CARRY_I0_CO_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3065 ],
            "CO": [ 3075 ],
            "I0": [ "0" ],
            "I1": [ 2633 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3066 ],
            "I2": [ 2634 ],
            "I3": [ "0" ],
            "O": [ 3044 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2630 ],
            "I3": [ 3067 ],
            "O": [ 3047 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2629 ],
            "I3": [ 3069 ],
            "O": [ 3049 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2628 ],
            "I3": [ 3070 ],
            "O": [ 3051 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2627 ],
            "I3": [ 3071 ],
            "O": [ 3053 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2626 ],
            "I3": [ 3072 ],
            "O": [ 3055 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2625 ],
            "I3": [ 3073 ],
            "O": [ 3057 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2624 ],
            "I3": [ 3074 ],
            "O": [ 3059 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2632 ],
            "I3": [ 3075 ],
            "O": [ 3061 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2633 ],
            "I3": [ 3065 ],
            "O": [ 3063 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_I1_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2631 ],
            "I3": [ 3068 ],
            "O": [ 3064 ]
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3076 ],
            "I3": [ 2668 ],
            "O": [ 3066 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421.2-425.82|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3077 ],
            "Q": [ 2669 ],
            "R": [ 3078 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421.2-425.82|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3079 ],
            "Q": [ 2873 ],
            "R": [ 3078 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421.2-425.82|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3080 ],
            "Q": [ 2870 ],
            "R": [ 3078 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2889 ],
            "I2": [ 2518 ],
            "I3": [ 3081 ],
            "O": [ 3080 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2890 ],
            "I2": [ 2521 ],
            "I3": [ 3081 ],
            "O": [ 3079 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421.2-425.82|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3082 ],
            "Q": [ 2875 ],
            "R": [ 3078 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2891 ],
            "I2": [ 2522 ],
            "I3": [ 3081 ],
            "O": [ 3082 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421.2-425.82|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3083 ],
            "Q": [ 2877 ],
            "R": [ 3078 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2892 ],
            "I2": [ 2523 ],
            "I3": [ 3081 ],
            "O": [ 3083 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421.2-425.82|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3084 ],
            "Q": [ 2879 ],
            "R": [ 3078 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2893 ],
            "I2": [ 2524 ],
            "I3": [ 3081 ],
            "O": [ 3084 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421.2-425.82|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3085 ],
            "Q": [ 2881 ],
            "R": [ 3078 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2894 ],
            "I2": [ 2525 ],
            "I3": [ 3081 ],
            "O": [ 3085 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421.2-425.82|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3086 ],
            "Q": [ 2883 ],
            "R": [ 3078 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2895 ],
            "I2": [ 2526 ],
            "I3": [ 3081 ],
            "O": [ 3086 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421.2-425.82|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3087 ],
            "Q": [ 2885 ],
            "R": [ 3078 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2896 ],
            "I2": [ 2515 ],
            "I3": [ 3081 ],
            "O": [ 3087 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421.2-425.82|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3088 ],
            "Q": [ 2887 ],
            "R": [ 3078 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2897 ],
            "I2": [ 2516 ],
            "I3": [ 3081 ],
            "O": [ 3088 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:421.2-425.82|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3089 ],
            "Q": [ 2888 ],
            "R": [ 3078 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2898 ],
            "I2": [ 2517 ],
            "I3": [ 3081 ],
            "O": [ 3089 ]
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3081 ],
            "I1": [ 2669 ],
            "I2": [ "1" ],
            "I3": [ 2872 ],
            "O": [ 3077 ]
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3090 ],
            "Q": [ 2494 ]
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3091 ],
            "Q": [ 2467 ]
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3081 ],
            "I2": [ 2514 ],
            "I3": [ 3092 ],
            "O": [ 3091 ]
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2467 ],
            "I1": [ 3093 ],
            "I2": [ 3081 ],
            "I3": [ 3094 ],
            "O": [ 3092 ]
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3095 ],
            "Q": [ 2470 ]
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2519 ],
            "I2": [ 3081 ],
            "I3": [ 3096 ],
            "O": [ 3095 ]
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2470 ],
            "I1": [ 3097 ],
            "I2": [ 3081 ],
            "I3": [ 3094 ],
            "O": [ 3096 ]
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3081 ],
            "I2": [ 2513 ],
            "I3": [ 3098 ],
            "O": [ 3090 ]
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2494 ],
            "I1": [ 3099 ],
            "I2": [ 3081 ],
            "I3": [ 3094 ],
            "O": [ 3098 ]
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2382 ],
            "I3": [ 3100 ],
            "O": [ 3094 ]
          }
        },
        "usb_I.trans_I.cel_state_i_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:387.2-391.84|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2413 ],
            "Q": [ 2381 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.cel_state_i_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2381 ],
            "I1": [ 2575 ],
            "I2": [ 25 ],
            "I3": [ 26 ],
            "O": [ 3101 ]
          }
        },
        "usb_I.trans_I.ep_bd_ctrl_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2525 ],
            "E": [ 3102 ],
            "Q": [ 3103 ]
          }
        },
        "usb_I.trans_I.ep_bd_ctrl_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3103 ],
            "I2": [ 2842 ],
            "I3": [ 2435 ],
            "O": [ 2490 ]
          }
        },
        "usb_I.trans_I.ep_bd_dual_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2526 ],
            "E": [ 3102 ],
            "Q": [ 3104 ]
          }
        },
        "usb_I.trans_I.ep_bd_dual_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3104 ],
            "I2": [ 2844 ],
            "I3": [ 2435 ],
            "O": [ 2493 ]
          }
        },
        "usb_I.trans_I.ep_bd_dual_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2382 ],
            "I1": [ 2860 ],
            "I2": [ 3104 ],
            "I3": [ 3105 ],
            "O": [ 3106 ]
          }
        },
        "usb_I.trans_I.ep_bd_dual_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3045 ],
            "I3": [ 3046 ],
            "O": [ 3102 ]
          }
        },
        "usb_I.trans_I.ep_bd_idx_cur_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3107 ],
            "E": [ 3102 ],
            "Q": [ 3108 ]
          }
        },
        "usb_I.trans_I.ep_bd_idx_cur_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2524 ],
            "I2": [ 2473 ],
            "I3": [ 2525 ],
            "O": [ 3107 ]
          }
        },
        "usb_I.trans_I.ep_bd_idx_cur_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2435 ],
            "I1": [ 3108 ],
            "I2": [ 26 ],
            "I3": [ 2424 ],
            "O": [ 2436 ]
          }
        },
        "usb_I.trans_I.ep_bd_idx_nxt_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3109 ],
            "Q": [ 3105 ]
          }
        },
        "usb_I.trans_I.ep_bd_idx_nxt_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2524 ],
            "I2": [ 3106 ],
            "I3": [ 3102 ],
            "O": [ 3109 ]
          }
        },
        "usb_I.trans_I.ep_bd_idx_nxt_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3105 ],
            "I2": [ 2840 ],
            "I3": [ 2435 ],
            "O": [ 2487 ]
          }
        },
        "usb_I.trans_I.ep_data_toggle_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3110 ],
            "Q": [ 2483 ]
          }
        },
        "usb_I.trans_I.ep_data_toggle_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2473 ],
            "I1": [ 3102 ],
            "I2": [ 2523 ],
            "I3": [ 3111 ],
            "O": [ 3110 ]
          }
        },
        "usb_I.trans_I.ep_data_toggle_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2382 ],
            "I1": [ 3112 ],
            "I2": [ 3102 ],
            "I3": [ 2483 ],
            "O": [ 3111 ]
          }
        },
        "usb_I.trans_I.ep_type_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2516 ],
            "E": [ 3102 ],
            "Q": [ 2455 ]
          }
        },
        "usb_I.trans_I.ep_type_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2517 ],
            "E": [ 3102 ],
            "Q": [ 2460 ]
          }
        },
        "usb_I.trans_I.ep_type_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2518 ],
            "E": [ 3102 ],
            "Q": [ 2465 ]
          }
        },
        "usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:345.2-353.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2435 ],
            "Q": [ 3113 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:345.2-353.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3114 ],
            "Q": [ 3115 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2435 ],
            "I2": [ 2440 ],
            "I3": [ 2528 ],
            "O": [ 3114 ]
          }
        },
        "usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:345.2-353.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3113 ],
            "Q": [ 3116 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:345.2-353.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3115 ],
            "Q": [ 3117 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:345.2-353.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3116 ],
            "Q": [ 3045 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:345.2-353.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3117 ],
            "Q": [ 3046 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:380.2-381.44|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3118 ],
            "Q": [ 3119 ]
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2382 ],
            "I3": [ 3120 ],
            "O": [ 3118 ]
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3119 ],
            "I1": [ 2443 ],
            "I2": [ 2528 ],
            "I3": [ 3121 ],
            "O": [ 2530 ]
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3102 ],
            "I1": [ 3122 ],
            "I2": [ 3123 ],
            "I3": [ 3124 ],
            "O": [ 2527 ]
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3122 ],
            "I1": [ 3102 ],
            "I2": [ 3123 ],
            "I3": [ 3125 ],
            "O": [ 3126 ]
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2440 ],
            "I1": [ 2435 ],
            "I2": [ 2528 ],
            "I3": [ 2443 ],
            "O": [ 3125 ]
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2443 ],
            "I1": [ 2440 ],
            "I2": [ 2528 ],
            "I3": [ 2435 ],
            "O": [ 3124 ]
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3119 ],
            "I2": [ 3121 ],
            "I3": [ 2424 ],
            "O": [ 3123 ]
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2435 ],
            "I3": [ 2440 ],
            "O": [ 3121 ]
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2395 ],
            "I3": [ 2865 ],
            "O": [ 3122 ]
          }
        },
        "usb_I.trans_I.epfw_state_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:293.2-325.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3126 ],
            "Q": [ 2435 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.epfw_state_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:293.2-325.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3124 ],
            "Q": [ 2440 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.evt_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225.2-229.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3127 ],
            "Q": [ 3128 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.evt_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225.2-229.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3129 ],
            "Q": [ 3130 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.evt_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225.2-229.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2863 ],
            "Q": [ 2862 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.evt_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225.2-229.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3131 ],
            "Q": [ 3132 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.evt_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3112 ],
            "I1": [ 2861 ],
            "I2": [ 3132 ],
            "I3": [ 2865 ],
            "O": [ 3131 ]
          }
        },
        "usb_I.trans_I.evt_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3133 ],
            "I2": [ 3134 ],
            "I3": [ 3135 ],
            "O": [ 3127 ]
          }
        },
        "usb_I.trans_I.evt_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3097 ],
            "I2": [ 2861 ],
            "I3": [ 3128 ],
            "O": [ 3135 ]
          }
        },
        "usb_I.trans_I.len_ld_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3046 ],
            "I3": [ 3045 ],
            "O": [ 3081 ]
          }
        },
        "usb_I.trans_I.mc_a_reg_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:210.2-218.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3136 ],
            "E": [ 3137 ],
            "Q": [ 3138 ]
          }
        },
        "usb_I.trans_I.mc_a_reg_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:210.2-218.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3139 ],
            "E": [ 3137 ],
            "Q": [ 3140 ]
          }
        },
        "usb_I.trans_I.mc_a_reg_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:210.2-218.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3141 ],
            "E": [ 3137 ],
            "Q": [ 3142 ]
          }
        },
        "usb_I.trans_I.mc_a_reg_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:210.2-218.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3143 ],
            "E": [ 3137 ],
            "Q": [ 3144 ]
          }
        },
        "usb_I.trans_I.mc_match_bits_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3120 ],
            "I2": [ 3138 ],
            "I3": [ 3097 ],
            "O": [ 3145 ]
          }
        },
        "usb_I.trans_I.mc_match_bits_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3146 ],
            "I2": [ 3140 ],
            "I3": [ 3100 ],
            "O": [ 3147 ]
          }
        },
        "usb_I.trans_I.mc_match_bits_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3099 ],
            "I2": [ 3142 ],
            "I3": [ 2860 ],
            "O": [ 3148 ]
          }
        },
        "usb_I.trans_I.mc_match_bits_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3093 ],
            "I2": [ 3144 ],
            "I3": [ 3112 ],
            "O": [ 3149 ]
          }
        },
        "usb_I.trans_I.mc_op_ep_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2580 ],
            "I1": [ 2579 ],
            "I2": [ 2578 ],
            "I3": [ 2577 ],
            "O": [ 2382 ]
          }
        },
        "usb_I.trans_I.mc_op_evt_clr_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2579 ],
            "I1": [ 2578 ],
            "I2": [ 2580 ],
            "I3": [ 2577 ],
            "O": [ 2861 ]
          }
        },
        "usb_I.trans_I.mc_op_evt_rto_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2578 ],
            "I1": [ 2577 ],
            "I2": [ 2579 ],
            "I3": [ 2580 ],
            "O": [ 3150 ]
          }
        },
        "usb_I.trans_I.mc_op_ld_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2580 ],
            "I1": [ 2577 ],
            "I2": [ 2578 ],
            "I3": [ 2579 ],
            "O": [ 3137 ]
          }
        },
        "usb_I.trans_I.mc_op_tx_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2577 ],
            "I1": [ 2579 ],
            "I2": [ 2578 ],
            "I3": [ 2580 ],
            "O": [ 3151 ]
          }
        },
        "usb_I.trans_I.mc_op_zlen_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2580 ],
            "I1": [ 2578 ],
            "I2": [ 2579 ],
            "I3": [ 2577 ],
            "O": [ 3078 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3152 ],
            "CO": [ 3153 ],
            "I0": [ "0" ],
            "I1": [ 3154 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3155 ],
            "CO": [ 3156 ],
            "I0": [ "0" ],
            "I1": [ 3157 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3158 ],
            "CO": [ 3155 ],
            "I0": [ "0" ],
            "I1": [ 3159 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3160 ],
            "CO": [ 3158 ],
            "I0": [ "0" ],
            "I1": [ 3161 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3162 ],
            "CO": [ 3160 ],
            "I0": [ "0" ],
            "I1": [ 3163 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3153 ],
            "CO": [ 3162 ],
            "I0": [ "0" ],
            "I1": [ 3164 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3165 ],
            "I2": [ 2577 ],
            "I3": [ 3166 ],
            "O": [ 3167 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3168 ],
            "I2": [ 2579 ],
            "I3": [ 3166 ],
            "O": [ 3157 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3169 ],
            "I2": [ 3170 ],
            "I3": [ 3166 ],
            "O": [ 3159 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3171 ],
            "I2": [ 3172 ],
            "I3": [ 3166 ],
            "O": [ 3161 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3173 ],
            "I2": [ 3174 ],
            "I3": [ 3166 ],
            "O": [ 3163 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3175 ],
            "I2": [ 2383 ],
            "I3": [ 3166 ],
            "O": [ 3164 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3166 ],
            "I3": [ 3176 ],
            "O": [ 3154 ]
          }
        },
        "usb_I.trans_I.mc_pc_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3166 ],
            "I3": [ 3177 ],
            "O": [ 3152 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175.2-179.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3178 ],
            "Q": [ 3165 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175.2-179.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3179 ],
            "Q": [ 3168 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175.2-179.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3180 ],
            "Q": [ 3169 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175.2-179.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3181 ],
            "Q": [ 3171 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175.2-179.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3182 ],
            "Q": [ 3173 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175.2-179.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3183 ],
            "Q": [ 3175 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175.2-179.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3184 ],
            "Q": [ 3176 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:175.2-179.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3185 ],
            "Q": [ 3177 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3167 ],
            "I3": [ 3156 ],
            "O": [ 3178 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3157 ],
            "I3": [ 3155 ],
            "O": [ 3179 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3159 ],
            "I3": [ 3158 ],
            "O": [ 3180 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3161 ],
            "I3": [ 3160 ],
            "O": [ 3181 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3163 ],
            "I3": [ 3162 ],
            "O": [ 3182 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3164 ],
            "I3": [ 3153 ],
            "O": [ 3183 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3154 ],
            "I3": [ 3152 ],
            "O": [ 3184 ]
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3152 ],
            "O": [ 3185 ]
          }
        },
        "usb_I.trans_I.mc_rom_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1010001000010001100000000111000010001010011100010001000000000100100000110000000010000011000000001000001100000000100000000000000010001110111111011001001111110001100000111111100100010000000000101000000000010000011000000000111110000000111100000001000000000000",
            "INIT_1": "0001000000000010100010010001000010000111101100000001000000000000011100000100011001100000000001001000011001000000000100000000000010000110000000001000011000000000100001100000000001000000000100111110001111110010101000011111001100010000000001101010001111101110",
            "INIT_2": "0010000010100110011000000000010010001011010000000001000000000000100010110000000001000000000000111100110111110010000100000000011010001010000000001000101000000000100000000000000001010000000010001000000000000000010100000000000000100000101001111100100111110010",
            "INIT_3": "1001000000000000100100000000000010010000000000000111000001000110111001011111001000010000000001101110010111100110000100000000010010001110000000001000000000000000010000000000001100110000000000001000110100000000100011010000000010000000000000000101000000000000",
            "INIT_4": "1001100100010001100000000111000010011100011100010001000000000100100100110000000010000000000000000101000000001001001000001010111010100100000000000101000000000000001000011010011111010010111100110001000000000010100100100001000010010000101100000001000000000000",
            "INIT_5": "1110001101100010000100000000011010100100111110110001000000000011101000111110111010100010000100010001000000000100110110100111001100010000000000111001101000010000100101011011000000010000000000000111000001000110110110011111001000010000000001101001100111101110",
            "INIT_6": "1001110000000000100111000000000010011100000000001000000000000000010100000000100100100000101011101100000001100010000100000000011010011010000000001001101000000000100101010000000000110000000000001010010000000000010100000000000000100000101001111010000111110011",
            "INIT_7": "1010000000000000100000000000000001010000000010010010000010101110100000000000000001010000000000000010000010100110110111110111001100010000000000101001111100010000100111011011000000010000000000001001110100000000011100000100011011100000111100100001000000000110",
            "INIT_8": "1010010000000000100000000000000001000000000010100011000000000000101000110000000010000000000000000100000000001110001100000000000010100010000000001010001000000000010100000000000000100000101001101010000100000000101000010000000010100001000000001010010100000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000001010011010110000000100000000000010100110000000001010011000000000011100000100011000110000000000001010010100000000100000000000000001000000000000100011000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "00000000000000000000000000000000",
            "WRITE_MODE": "00000000000000000000000000000000"
          },
          "attributes": {
            "hdlname": "usb_I trans_I mc_rom_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:186.4-198.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 3152, 3154, 3164, 3163, 3161, 3159, 3157, 3167, "0", "0", "0" ],
            "RCLK": [ 2365 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 3112, 2860, 3100, 3097, 3093, 3099, 3146, 3120, 2383, 3174, 3172, 3170, 2579, 2577, 2580, 2578 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "0" ]
          }
        },
        "usb_I.trans_I.mc_rst_n_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:162.2-166.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ "1" ],
            "Q": [ 3186 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.mc_rst_n_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3187 ],
            "I1": [ 2580 ],
            "I2": [ 2578 ],
            "I3": [ 3186 ],
            "O": [ 3166 ]
          }
        },
        "usb_I.trans_I.mc_rst_n_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3149 ],
            "I1": [ 3148 ],
            "I2": [ 3147 ],
            "I3": [ 3145 ],
            "O": [ 3187 ]
          }
        },
        "usb_I.trans_I.pkt_pid_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:236.3-242.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3188 ],
            "E": [ 2865 ],
            "Q": [ 3189 ]
          }
        },
        "usb_I.trans_I.pkt_pid_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:236.3-242.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3190 ],
            "E": [ 2865 ],
            "Q": [ 3191 ]
          }
        },
        "usb_I.trans_I.pkt_pid_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2396 ],
            "I3": [ 2816 ],
            "O": [ 3190 ]
          }
        },
        "usb_I.trans_I.pkt_pid_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:236.3-242.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3192 ],
            "E": [ 2865 ],
            "Q": [ 3193 ]
          }
        },
        "usb_I.trans_I.pkt_pid_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2396 ],
            "I3": [ 2817 ],
            "O": [ 3192 ]
          }
        },
        "usb_I.trans_I.pkt_pid_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:236.3-242.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3194 ],
            "E": [ 2865 ],
            "Q": [ 3195 ]
          }
        },
        "usb_I.trans_I.pkt_pid_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2396 ],
            "I3": [ 2818 ],
            "O": [ 3194 ]
          }
        },
        "usb_I.trans_I.pkt_pid_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2396 ],
            "I3": [ 2815 ],
            "O": [ 3188 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3196 ],
            "Q": [ 3134 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3197 ],
            "Q": [ 3133 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3150 ],
            "I1": [ 3133 ],
            "I2": [ "1" ],
            "I3": [ 3198 ],
            "O": [ 3197 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3199 ],
            "CO": [ 3198 ],
            "I0": [ 3200 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3201 ],
            "CO": [ 3199 ],
            "I0": [ 3202 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3203 ],
            "CO": [ 3201 ],
            "I0": [ 3204 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3205 ],
            "CO": [ 3203 ],
            "I0": [ 3206 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3207 ],
            "CO": [ 3205 ],
            "I0": [ 3208 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3209 ],
            "CO": [ 3207 ],
            "I0": [ 3210 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3211 ],
            "CO": [ 3209 ],
            "I0": [ 3212 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 3211 ],
            "I0": [ 3213 ],
            "I1": [ 3214 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3215 ],
            "Q": [ 3200 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3216 ],
            "I2": [ 3120 ],
            "I3": [ 3150 ],
            "O": [ 3215 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3217 ],
            "Q": [ 3202 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3218 ],
            "I2": [ 3146 ],
            "I3": [ 3150 ],
            "O": [ 3217 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3219 ],
            "Q": [ 3204 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3220 ],
            "I2": [ 3099 ],
            "I3": [ 3150 ],
            "O": [ 3219 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3221 ],
            "Q": [ 3206 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3222 ],
            "I2": [ 3093 ],
            "I3": [ 3150 ],
            "O": [ 3221 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3223 ],
            "Q": [ 3208 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3224 ],
            "I2": [ 3097 ],
            "I3": [ 3150 ],
            "O": [ 3223 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3225 ],
            "Q": [ 3210 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3226 ],
            "I2": [ 3100 ],
            "I3": [ 3150 ],
            "O": [ 3225 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3227 ],
            "Q": [ 3212 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3228 ],
            "I2": [ 2860 ],
            "I3": [ 3150 ],
            "O": [ 3227 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3229 ],
            "Q": [ 3213 ],
            "R": [ 14 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3230 ],
            "I2": [ 3112 ],
            "I3": [ 3150 ],
            "O": [ 3229 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3200 ],
            "I2": [ "1" ],
            "I3": [ 3199 ],
            "O": [ 3216 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3202 ],
            "I2": [ "1" ],
            "I3": [ 3201 ],
            "O": [ 3218 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3204 ],
            "I2": [ "1" ],
            "I3": [ 3203 ],
            "O": [ 3220 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3206 ],
            "I2": [ "1" ],
            "I3": [ 3205 ],
            "O": [ 3222 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3208 ],
            "I2": [ "1" ],
            "I3": [ 3207 ],
            "O": [ 3224 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3210 ],
            "I2": [ "1" ],
            "I3": [ 3209 ],
            "O": [ 3226 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3212 ],
            "I2": [ "1" ],
            "I3": [ 3211 ],
            "O": [ 3228 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3213 ],
            "I2": [ 3214 ],
            "I3": [ "1" ],
            "O": [ 3230 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3134 ],
            "O": [ 3214 ]
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3150 ],
            "I1": [ 2866 ],
            "I2": [ 3133 ],
            "I3": [ 3134 ],
            "O": [ 3196 ]
          }
        },
        "usb_I.trans_I.trans_cel_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282.2-288.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2381 ],
            "E": [ 3122 ],
            "Q": [ 3231 ]
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3231 ],
            "I2": [ 3100 ],
            "I3": [ 3232 ],
            "O": [ 3136 ]
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3233 ],
            "I1": [ 3128 ],
            "I2": [ 3100 ],
            "I3": [ 2860 ],
            "O": [ 3232 ]
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2483 ],
            "I2": [ 3112 ],
            "I3": [ 3189 ],
            "O": [ 3233 ]
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3130 ],
            "I1": [ 3191 ],
            "I2": [ 3100 ],
            "I3": [ 3234 ],
            "O": [ 3139 ]
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2862 ],
            "I1": [ 3193 ],
            "I2": [ 3100 ],
            "I3": [ 3235 ],
            "O": [ 3141 ]
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2460 ],
            "I1": [ 2467 ],
            "I2": [ 3100 ],
            "I3": [ 2860 ],
            "O": [ 3235 ]
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3132 ],
            "I1": [ 3195 ],
            "I2": [ 3100 ],
            "I3": [ 3236 ],
            "O": [ 3143 ]
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2465 ],
            "I1": [ 2470 ],
            "I2": [ 3100 ],
            "I3": [ 2860 ],
            "O": [ 3236 ]
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2455 ],
            "I1": [ 2494 ],
            "I2": [ 3100 ],
            "I3": [ 2860 ],
            "O": [ 3234 ]
          }
        },
        "usb_I.trans_I.trans_dir_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282.2-288.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3237 ],
            "E": [ 3122 ],
            "Q": [ 3238 ]
          }
        },
        "usb_I.trans_I.trans_dir_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2816 ],
            "I1": [ 2817 ],
            "I2": [ 2815 ],
            "I3": [ 2818 ],
            "O": [ 3237 ]
          }
        },
        "usb_I.trans_I.trans_dir_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3238 ],
            "I2": [ 28 ],
            "I3": [ 2424 ],
            "O": [ 2431 ]
          }
        },
        "usb_I.trans_I.trans_endp_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282.2-288.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2915 ],
            "E": [ 3122 ],
            "Q": [ 2441 ]
          }
        },
        "usb_I.trans_I.trans_endp_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282.2-288.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2917 ],
            "E": [ 3122 ],
            "Q": [ 2423 ]
          }
        },
        "usb_I.trans_I.trans_endp_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282.2-288.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2919 ],
            "E": [ 3122 ],
            "Q": [ 2427 ]
          }
        },
        "usb_I.trans_I.trans_endp_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282.2-288.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2913 ],
            "E": [ 3122 ],
            "Q": [ 2430 ]
          }
        },
        "usb_I.trans_I.trans_is_setup_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:282.2-288.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3239 ],
            "E": [ 3122 ],
            "Q": [ 2473 ]
          }
        },
        "usb_I.trans_I.trans_is_setup_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2817 ],
            "I1": [ 2818 ],
            "I2": [ 2816 ],
            "I3": [ 2815 ],
            "O": [ 3239 ]
          }
        },
        "usb_I.trans_I.txpkt_pid_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:399.2-401.76|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3240 ],
            "E": [ 3151 ],
            "Q": [ 3241 ]
          }
        },
        "usb_I.trans_I.txpkt_pid_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:399.2-401.76|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3100 ],
            "E": [ 3151 ],
            "Q": [ 3242 ]
          }
        },
        "usb_I.trans_I.txpkt_pid_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:399.2-401.76|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2860 ],
            "E": [ 3151 ],
            "Q": [ 3243 ]
          }
        },
        "usb_I.trans_I.txpkt_pid_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:399.2-401.76|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3112 ],
            "E": [ 3151 ],
            "Q": [ 3244 ]
          }
        },
        "usb_I.trans_I.txpkt_pid_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2483 ],
            "I2": [ 3093 ],
            "I3": [ 3097 ],
            "O": [ 3240 ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:403.2-404.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3151 ],
            "Q": [ 3245 ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3246 ],
            "I2": [ 2873 ],
            "I3": [ 3245 ],
            "O": [ 3247 ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3248 ],
            "I2": [ 2875 ],
            "I3": [ 3245 ],
            "O": [ 3249 ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3250 ],
            "I2": [ 2877 ],
            "I3": [ 3245 ],
            "O": [ 3251 ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3252 ],
            "I2": [ 2879 ],
            "I3": [ 3245 ],
            "O": [ 3253 ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3254 ],
            "I2": [ 2881 ],
            "I3": [ 3245 ],
            "O": [ 3255 ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3256 ],
            "I2": [ 2883 ],
            "I3": [ 3245 ],
            "O": [ 3257 ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3258 ],
            "I2": [ 2885 ],
            "I3": [ 3245 ],
            "O": [ 3259 ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3260 ],
            "I2": [ 2887 ],
            "I3": [ 3245 ],
            "O": [ 3261 ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3262 ],
            "I2": [ 2888 ],
            "I3": [ 3245 ],
            "O": [ 3263 ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3264 ],
            "CO": [ 3265 ],
            "I0": [ 3263 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3266 ],
            "CO": [ 3267 ],
            "I0": [ 3247 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3268 ],
            "CO": [ 3266 ],
            "I0": [ 3249 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3269 ],
            "CO": [ 3268 ],
            "I0": [ 3251 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3270 ],
            "CO": [ 3269 ],
            "I0": [ 3253 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3271 ],
            "CO": [ 3270 ],
            "I0": [ 3255 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3272 ],
            "CO": [ 3271 ],
            "I0": [ 3257 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3273 ],
            "CO": [ 3272 ],
            "I0": [ 3259 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O_SB_CARRY_I0_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3265 ],
            "CO": [ 3273 ],
            "I0": [ 3261 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.trans_I.xfer_length_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428.2-429.64|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2849 ],
            "Q": [ 2476 ],
            "R": [ 3081 ]
          }
        },
        "usb_I.trans_I.xfer_length_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428.2-429.64|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2850 ],
            "Q": [ 2479 ],
            "R": [ 3081 ]
          }
        },
        "usb_I.trans_I.xfer_length_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428.2-429.64|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2851 ],
            "Q": [ 2484 ],
            "R": [ 3081 ]
          }
        },
        "usb_I.trans_I.xfer_length_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428.2-429.64|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2852 ],
            "Q": [ 2840 ],
            "R": [ 3081 ]
          }
        },
        "usb_I.trans_I.xfer_length_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428.2-429.64|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2853 ],
            "Q": [ 2842 ],
            "R": [ 3081 ]
          }
        },
        "usb_I.trans_I.xfer_length_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428.2-429.64|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2854 ],
            "Q": [ 2844 ],
            "R": [ 3081 ]
          }
        },
        "usb_I.trans_I.xfer_length_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428.2-429.64|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2855 ],
            "Q": [ 2451 ],
            "R": [ 3081 ]
          }
        },
        "usb_I.trans_I.xfer_length_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428.2-429.64|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2856 ],
            "Q": [ 2456 ],
            "R": [ 3081 ]
          }
        },
        "usb_I.trans_I.xfer_length_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428.2-429.64|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2857 ],
            "Q": [ 2461 ],
            "R": [ 3081 ]
          }
        },
        "usb_I.trans_I.xfer_length_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:428.2-429.64|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 2848 ],
            "Q": [ 2466 ],
            "R": [ 3081 ]
          }
        },
        "usb_I.tx_buf_I.block[0].ram_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000011",
            "WRITE_MODE": "00000000000000000000000000000001"
          },
          "attributes": {
            "hdlname": "usb_I tx_buf_I block[0].ram_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:236.6-248.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634 ],
            "RCLK": [ 2365 ],
            "RCLKE": [ 3076 ],
            "RDATA": [ 3274, 3275, 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289 ],
            "RE": [ "1" ],
            "WADDR": [ 26, 27, 28, 29, 30, 31, 32, 1754, 25, "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 3290 ],
            "WDATA": [ 21, "0", 82, "0", 55, "0", 90, "0", 22, "0", 83, "0", 56, "0", 91, "0" ],
            "WE": [ "1" ]
          }
        },
        "usb_I.tx_buf_I.block[1].ram_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000011",
            "WRITE_MODE": "00000000000000000000000000000001"
          },
          "attributes": {
            "hdlname": "usb_I tx_buf_I block[1].ram_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:236.6-248.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634 ],
            "RCLK": [ 2365 ],
            "RCLKE": [ 3076 ],
            "RDATA": [ 3291, 3292, 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305, 3306 ],
            "RE": [ "1" ],
            "WADDR": [ 26, 27, 28, 29, 30, 31, 32, 1754, 25, "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 3290 ],
            "WDATA": [ 15, "0", 84, "0", 57, "0", 92, "0", 50, "0", 85, "0", 58, "0", 93, "0" ],
            "WE": [ "1" ]
          }
        },
        "usb_I.tx_buf_I.block[2].ram_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000011",
            "WRITE_MODE": "00000000000000000000000000000001"
          },
          "attributes": {
            "hdlname": "usb_I tx_buf_I block[2].ram_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:236.6-248.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634 ],
            "RCLK": [ 2365 ],
            "RCLKE": [ 3076 ],
            "RDATA": [ 3307, 3308, 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322 ],
            "RE": [ "1" ],
            "WADDR": [ 26, 27, 28, 29, 30, 31, 32, 1754, 25, "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 3290 ],
            "WDATA": [ 51, "0", 86, "0", 59, "0", 94, "0", 52, "0", 87, "0", 60, "0", 95, "0" ],
            "WE": [ "1" ]
          }
        },
        "usb_I.tx_buf_I.block[3].ram_I": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "READ_MODE": "00000000000000000000000000000011",
            "WRITE_MODE": "00000000000000000000000000000001"
          },
          "attributes": {
            "hdlname": "usb_I tx_buf_I block[3].ram_I",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:236.6-248.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634 ],
            "RCLK": [ 2365 ],
            "RCLKE": [ 3076 ],
            "RDATA": [ 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330, 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338 ],
            "RE": [ "1" ],
            "WADDR": [ 26, 27, 28, 29, 30, 31, 32, 1754, 25, "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 3290 ],
            "WDATA": [ 53, "0", 88, "0", 61, "0", 96, "0", 54, "0", 89, "0", 62, "0", 97, "0" ],
            "WE": [ "1" ]
          }
        },
        "usb_I.tx_buf_I.rd_en_0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3245 ],
            "I3": [ 3339 ],
            "O": [ 3076 ]
          }
        },
        "usb_I.tx_buf_I.wr_en_0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2327 ],
            "I3": [ 2330 ],
            "O": [ 3290 ]
          }
        },
        "usb_I.tx_ll_I.active_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:58.2-75.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3340 ],
            "Q": [ 3341 ],
            "R": [ 14 ]
          }
        },
        "usb_I.tx_ll_I.active_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3342 ],
            "I2": [ 3341 ],
            "I3": [ 3343 ],
            "O": [ 3340 ]
          }
        },
        "usb_I.tx_ll_I.br_cnt_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:79.2-80.56|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3344 ],
            "Q": [ 3345 ]
          }
        },
        "usb_I.tx_ll_I.br_cnt_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:79.2-80.56|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3346 ],
            "Q": [ 3347 ]
          }
        },
        "usb_I.tx_ll_I.br_cnt_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:80.13-80.55|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3348 ],
            "I3": [ 3349 ],
            "O": [ 3344 ]
          }
        },
        "usb_I.tx_ll_I.br_cnt_SB_DFF_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3349 ],
            "O": [ 3346 ]
          }
        },
        "usb_I.tx_ll_I.br_cnt_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3345 ],
            "I3": [ 3341 ],
            "O": [ 3348 ]
          }
        },
        "usb_I.tx_ll_I.br_cnt_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3341 ],
            "I3": [ 3347 ],
            "O": [ 3349 ]
          }
        },
        "usb_I.tx_ll_I.br_now_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:79.2-80.56|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3350 ],
            "Q": [ 2605 ]
          }
        },
        "usb_I.tx_ll_I.br_now_SB_DFF_Q_D_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:80.13-80.55|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3349 ],
            "CO": [ 3350 ],
            "I0": [ "0" ],
            "I1": [ 3348 ]
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:89.2-96.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3351 ],
            "E": [ 2605 ],
            "Q": [ 3352 ],
            "R": [ 3353 ]
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:89.2-96.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3354 ],
            "E": [ 2605 ],
            "Q": [ 3355 ],
            "R": [ 3353 ]
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2606 ],
            "I2": [ 3356 ],
            "I3": [ 3357 ],
            "O": [ 3354 ]
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94.36-94.46|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3355 ],
            "I3": [ 3358 ],
            "O": [ 3356 ]
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:89.2-96.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3359 ],
            "E": [ 2605 ],
            "Q": [ 3358 ],
            "R": [ 3353 ]
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2606 ],
            "I2": [ 3358 ],
            "I3": [ 3357 ],
            "O": [ 3359 ]
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94.36-94.46|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2606 ],
            "I1": [ 3357 ],
            "I2": [ 3352 ],
            "I3": [ 3360 ],
            "O": [ 3351 ]
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94.36-94.46|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3358 ],
            "CO": [ 3360 ],
            "I0": [ "0" ],
            "I1": [ 3355 ]
          }
        },
        "usb_I.tx_ll_I.bs_now_SB_DFFER_Q": {
          "hide_name": 0,
          "type": "SB_DFFER",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:89.2-96.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3361 ],
            "E": [ 2605 ],
            "Q": [ 2606 ],
            "R": [ 3353 ]
          }
        },
        "usb_I.tx_ll_I.bs_now_SB_DFFER_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3355 ],
            "I1": [ 3352 ],
            "I2": [ 3358 ],
            "I3": [ 3357 ],
            "O": [ 3361 ]
          }
        },
        "usb_I.tx_ll_I.ll_ack_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:110.2-111.54|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3362 ],
            "Q": [ 3363 ]
          }
        },
        "usb_I.tx_ll_I.ll_ack_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2609 ],
            "I1": [ 2607 ],
            "I2": [ 2606 ],
            "I3": [ 2605 ],
            "O": [ 3362 ]
          }
        },
        "usb_I.tx_ll_I.ll_ack_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3363 ],
            "I3": [ 3364 ],
            "O": [ 3365 ]
          }
        },
        "usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3365 ],
            "I3": [ 3366 ],
            "O": [ 3367 ]
          }
        },
        "usb_I.tx_ll_I.ll_bit_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:170.2-172.71|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3368 ],
            "E": [ 3369 ],
            "Q": [ 3357 ]
          }
        },
        "usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3370 ],
            "I1": [ 3371 ],
            "I2": [ 3372 ],
            "I3": [ 3367 ],
            "O": [ 3368 ]
          }
        },
        "usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3373 ],
            "I1": [ 3244 ],
            "I2": [ 3374 ],
            "I3": [ 3277 ],
            "O": [ 3371 ]
          }
        },
        "usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3375 ],
            "I2": [ 3376 ],
            "I3": [ 3377 ],
            "O": [ 3370 ]
          }
        },
        "usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3378 ],
            "I2": [ 3379 ],
            "I3": [ 3380 ],
            "O": [ 3377 ]
          }
        },
        "usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:102.2-103.63|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3381 ],
            "Q": [ 3382 ],
            "S": [ 3383 ]
          }
        },
        "usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3341 ],
            "O": [ 3383 ]
          }
        },
        "usb_I.tx_ll_I.lvl_prev_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3382 ],
            "I2": [ 2608 ],
            "I3": [ 2605 ],
            "O": [ 3381 ]
          }
        },
        "usb_I.tx_ll_I.lvl_prev_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2606 ],
            "I2": [ 3357 ],
            "I3": [ 3382 ],
            "O": [ 2608 ]
          }
        },
        "usb_I.tx_ll_I.out_active_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:134.2-135.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3341 ],
            "Q": [ 2601 ]
          }
        },
        "usb_I.tx_ll_I.state_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:58.2-75.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3384 ],
            "Q": [ 2607 ],
            "R": [ 14 ]
          }
        },
        "usb_I.tx_ll_I.state_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:58.2-75.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3385 ],
            "Q": [ 2609 ],
            "R": [ 14 ]
          }
        },
        "usb_I.tx_ll_I.state_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3386 ],
            "I1": [ 2609 ],
            "I2": [ 3353 ],
            "I3": [ 3342 ],
            "O": [ 3385 ]
          }
        },
        "usb_I.tx_ll_I.state_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3387 ],
            "I1": [ 2609 ],
            "I2": [ 3386 ],
            "I3": [ 2607 ],
            "O": [ 3384 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3388 ],
            "E": [ 3389 ],
            "Q": [ 3379 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3390 ],
            "E": [ 3389 ],
            "Q": [ 3391 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3392 ],
            "E": [ 3389 ],
            "Q": [ 3393 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3394 ],
            "E": [ 3389 ],
            "Q": [ 3395 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3396 ],
            "E": [ 3389 ],
            "Q": [ 3397 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3398 ],
            "E": [ 3389 ],
            "Q": [ 3399 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3400 ],
            "E": [ 3389 ],
            "Q": [ 3401 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3402 ],
            "E": [ 3389 ],
            "Q": [ 3403 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3404 ],
            "E": [ 3389 ],
            "Q": [ 3405 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3406 ],
            "E": [ 3389 ],
            "Q": [ 3407 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3408 ],
            "E": [ 3389 ],
            "Q": [ 3409 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3410 ],
            "E": [ 3389 ],
            "Q": [ 3411 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3412 ],
            "E": [ 3389 ],
            "Q": [ 3413 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3376 ],
            "E": [ 3389 ],
            "Q": [ 3414 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3415 ],
            "E": [ 3389 ],
            "Q": [ 3416 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:40.2-42.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3417 ],
            "E": [ 3389 ],
            "Q": [ 3418 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3403 ],
            "O": [ 3400 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3414 ],
            "O": [ 3412 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3405 ],
            "O": [ 3390 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3418 ],
            "O": [ 3415 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3416 ],
            "O": [ 3376 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3413 ],
            "O": [ 3410 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3399 ],
            "O": [ 3396 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3411 ],
            "O": [ 3408 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3397 ],
            "O": [ 3394 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3409 ],
            "O": [ 3406 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3407 ],
            "O": [ 3404 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3395 ],
            "O": [ 3392 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3378 ],
            "I3": [ 3393 ],
            "O": [ 3417 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_nxt_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3378 ],
            "I2": [ 3391 ],
            "I3": [ 3402 ],
            "O": [ 3388 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_nxt_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3378 ],
            "I2": [ 3401 ],
            "I3": [ 3402 ],
            "O": [ 3398 ]
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_nxt_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3378 ],
            "I2": [ 3379 ],
            "I3": [ 3357 ],
            "O": [ 3402 ]
          }
        },
        "usb_I.tx_pkt_I.crc_in_first_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:202.2-203.71|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3419 ],
            "Q": [ 3378 ]
          }
        },
        "usb_I.tx_pkt_I.crc_in_first_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3389 ],
            "I2": [ 3378 ],
            "I3": [ 3420 ],
            "O": [ 3419 ]
          }
        },
        "usb_I.tx_pkt_I.crc_in_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3421 ],
            "I3": [ 3422 ],
            "O": [ 3389 ]
          }
        },
        "usb_I.tx_pkt_I.len_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191.2-193.53|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3423 ],
            "E": [ 3424 ],
            "Q": [ 3246 ]
          }
        },
        "usb_I.tx_pkt_I.len_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191.2-193.53|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3425 ],
            "E": [ 3424 ],
            "Q": [ 3248 ]
          }
        },
        "usb_I.tx_pkt_I.len_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191.2-193.53|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3426 ],
            "E": [ 3424 ],
            "Q": [ 3250 ]
          }
        },
        "usb_I.tx_pkt_I.len_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191.2-193.53|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3427 ],
            "E": [ 3424 ],
            "Q": [ 3252 ]
          }
        },
        "usb_I.tx_pkt_I.len_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191.2-193.53|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3428 ],
            "E": [ 3424 ],
            "Q": [ 3254 ]
          }
        },
        "usb_I.tx_pkt_I.len_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191.2-193.53|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3429 ],
            "E": [ 3424 ],
            "Q": [ 3256 ]
          }
        },
        "usb_I.tx_pkt_I.len_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191.2-193.53|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3430 ],
            "E": [ 3424 ],
            "Q": [ 3258 ]
          }
        },
        "usb_I.tx_pkt_I.len_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191.2-193.53|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3431 ],
            "E": [ 3424 ],
            "Q": [ 3260 ]
          }
        },
        "usb_I.tx_pkt_I.len_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191.2-193.53|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3432 ],
            "E": [ 3424 ],
            "Q": [ 3262 ]
          }
        },
        "usb_I.tx_pkt_I.len_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191.2-193.53|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3433 ],
            "E": [ 3424 ],
            "Q": [ 3434 ]
          }
        },
        "usb_I.tx_pkt_I.len_dec_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3435 ],
            "I2": [ 3367 ],
            "I3": [ 3245 ],
            "O": [ 3424 ]
          }
        },
        "usb_I.tx_pkt_I.len_dec_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3375 ],
            "I1": [ 3435 ],
            "I2": [ 3412 ],
            "I3": [ 3380 ],
            "O": [ 3436 ]
          }
        },
        "usb_I.tx_pkt_I.len_dec_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3374 ],
            "I3": [ 3373 ],
            "O": [ 3435 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:191.2-193.53|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3437 ],
            "E": [ 3424 ],
            "Q": [ 3438 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101110110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3245 ],
            "I1": [ 3438 ],
            "I2": [ "1" ],
            "I3": [ 3267 ],
            "O": [ 3437 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3439 ],
            "I1": [ 3438 ],
            "I2": [ 3380 ],
            "I3": [ 3365 ],
            "O": [ 3440 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3433 ],
            "O": [ 3264 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3247 ],
            "I2": [ "1" ],
            "I3": [ 3266 ],
            "O": [ 3423 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3249 ],
            "I2": [ "1" ],
            "I3": [ 3268 ],
            "O": [ 3425 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3251 ],
            "I2": [ "1" ],
            "I3": [ 3269 ],
            "O": [ 3426 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3253 ],
            "I2": [ "1" ],
            "I3": [ 3270 ],
            "O": [ 3427 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3255 ],
            "I2": [ "1" ],
            "I3": [ 3271 ],
            "O": [ 3428 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3257 ],
            "I2": [ "1" ],
            "I3": [ 3272 ],
            "O": [ 3429 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3259 ],
            "I2": [ "1" ],
            "I3": [ 3273 ],
            "O": [ 3430 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3261 ],
            "I2": [ "1" ],
            "I3": [ 3265 ],
            "O": [ 3431 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3263 ],
            "I2": [ "1" ],
            "I3": [ 3264 ],
            "O": [ 3432 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3434 ],
            "I2": [ 2870 ],
            "I3": [ 3245 ],
            "O": [ 3433 ]
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3441 ],
            "I1": [ 3374 ],
            "I2": [ 3438 ],
            "I3": [ 3365 ],
            "O": [ 3442 ]
          }
        },
        "usb_I.tx_pkt_I.ll_start_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:229.2-230.32|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3366 ],
            "Q": [ 3353 ]
          }
        },
        "usb_I.tx_pkt_I.pid_is_handshake_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:136.2-137.94|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3443 ],
            "Q": [ 3444 ]
          }
        },
        "usb_I.tx_pkt_I.pid_is_handshake_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3242 ],
            "I1": [ 3241 ],
            "I2": [ 3244 ],
            "I3": [ 3243 ],
            "O": [ 3443 ]
          }
        },
        "usb_I.tx_pkt_I.pid_is_handshake_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3444 ],
            "I3": [ 3373 ],
            "O": [ 3441 ]
          }
        },
        "usb_I.tx_pkt_I.pid_is_handshake_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3373 ],
            "I2": [ 3444 ],
            "I3": [ 3375 ],
            "O": [ 3445 ]
          }
        },
        "usb_I.tx_pkt_I.pid_is_handshake_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3441 ],
            "I3": [ 3374 ],
            "O": [ 3439 ]
          }
        },
        "usb_I.tx_pkt_I.pkt_data_ack_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:241.2-245.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3446 ],
            "Q": [ 3339 ]
          }
        },
        "usb_I.tx_pkt_I.pkt_data_ack_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3365 ],
            "I3": [ 3374 ],
            "O": [ 3446 ]
          }
        },
        "usb_I.tx_pkt_I.pkt_done_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:241.2-245.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3447 ],
            "Q": [ 3448 ]
          }
        },
        "usb_I.tx_pkt_I.pkt_done_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3365 ],
            "I3": [ 3449 ],
            "O": [ 3447 ]
          }
        },
        "usb_I.tx_pkt_I.pkt_done_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3100 ],
            "I1": [ 2861 ],
            "I2": [ 3130 ],
            "I3": [ 3448 ],
            "O": [ 3129 ]
          }
        },
        "usb_I.tx_pkt_I.shift_bit_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:152.2-154.59|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3450 ],
            "E": [ 3369 ],
            "Q": [ 3451 ]
          }
        },
        "usb_I.tx_pkt_I.shift_bit_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:152.2-154.59|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3452 ],
            "E": [ 3369 ],
            "Q": [ 3453 ]
          }
        },
        "usb_I.tx_pkt_I.shift_bit_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:152.2-154.59|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3454 ],
            "E": [ 3369 ],
            "Q": [ 3455 ]
          }
        },
        "usb_I.tx_pkt_I.shift_bit_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3451 ],
            "I3": [ 3367 ],
            "O": [ 3456 ]
          }
        },
        "usb_I.tx_pkt_I.shift_bit_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3453 ],
            "I3": [ 3367 ],
            "O": [ 3457 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:170.2-172.71|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3458 ],
            "E": [ 3369 ],
            "Q": [ 3459 ],
            "R": [ 3367 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:170.2-172.71|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3460 ],
            "E": [ 3369 ],
            "Q": [ 3461 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:170.2-172.71|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3462 ],
            "E": [ 3369 ],
            "Q": [ 3463 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3464 ],
            "I1": [ 3465 ],
            "I2": [ 3461 ],
            "I3": [ 3367 ],
            "O": [ 3462 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3243 ],
            "I1": [ 3373 ],
            "I2": [ 3374 ],
            "I3": [ 3318 ],
            "O": [ 3465 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3375 ],
            "I1": [ 3396 ],
            "I2": [ 3408 ],
            "I3": [ 3380 ],
            "O": [ 3464 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:170.2-172.71|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3466 ],
            "E": [ 3369 ],
            "Q": [ 3467 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3468 ],
            "I1": [ 3469 ],
            "I2": [ 3463 ],
            "I3": [ 3367 ],
            "O": [ 3466 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3244 ],
            "I1": [ 3373 ],
            "I2": [ 3374 ],
            "I3": [ 3310 ],
            "O": [ 3469 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3375 ],
            "I1": [ 3394 ],
            "I2": [ 3406 ],
            "I3": [ 3380 ],
            "O": [ 3468 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:170.2-172.71|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3470 ],
            "E": [ 3369 ],
            "Q": [ 3471 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3472 ],
            "I1": [ 3473 ],
            "I2": [ 3467 ],
            "I3": [ 3367 ],
            "O": [ 3470 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3373 ],
            "I1": [ 3241 ],
            "I2": [ 3374 ],
            "I3": [ 3302 ],
            "O": [ 3473 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3404 ],
            "I1": [ 3380 ],
            "I2": [ 3392 ],
            "I3": [ 3375 ],
            "O": [ 3472 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:170.2-172.71|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3474 ],
            "E": [ 3369 ],
            "Q": [ 3475 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3476 ],
            "I1": [ 3477 ],
            "I2": [ 3471 ],
            "I3": [ 3367 ],
            "O": [ 3474 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3373 ],
            "I1": [ 3242 ],
            "I2": [ 3374 ],
            "I3": [ 3294 ],
            "O": [ 3477 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3375 ],
            "I1": [ 3417 ],
            "I2": [ 3390 ],
            "I3": [ 3380 ],
            "O": [ 3476 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:170.2-172.71|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3478 ],
            "E": [ 3369 ],
            "Q": [ 3372 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3479 ],
            "I1": [ 3480 ],
            "I2": [ 3475 ],
            "I3": [ 3367 ],
            "O": [ 3478 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3243 ],
            "I1": [ 3373 ],
            "I2": [ 3374 ],
            "I3": [ 3285 ],
            "O": [ 3480 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3375 ],
            "I2": [ 3415 ],
            "I3": [ 3481 ],
            "O": [ 3479 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3378 ],
            "I2": [ 3380 ],
            "I3": [ 3391 ],
            "O": [ 3481 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3482 ],
            "I1": [ 3483 ],
            "I2": [ 3459 ],
            "I3": [ 3367 ],
            "O": [ 3460 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3242 ],
            "I1": [ 3373 ],
            "I2": [ 3374 ],
            "I3": [ 3326 ],
            "O": [ 3483 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3380 ],
            "I2": [ 3410 ],
            "I3": [ 3484 ],
            "O": [ 3482 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3378 ],
            "I2": [ 3375 ],
            "I3": [ 3401 ],
            "O": [ 3484 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_crc_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:175.2-179.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3485 ],
            "Q": [ 3421 ]
          }
        },
        "usb_I.tx_pkt_I.shift_data_crc_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3374 ],
            "I2": [ 3421 ],
            "I3": [ 3367 ],
            "O": [ 3485 ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:152.2-154.59|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3486 ],
            "E": [ 3369 ],
            "Q": [ 3364 ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101110110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154.17-154.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3369 ],
            "I1": [ 3364 ],
            "I2": [ "1" ],
            "I3": [ 3487 ],
            "O": [ 3486 ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3364 ],
            "I2": [ 3449 ],
            "I3": [ 3353 ],
            "O": [ 3386 ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3386 ],
            "I1": [ 2609 ],
            "I2": [ 2607 ],
            "I3": [ 3387 ],
            "O": [ 3343 ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2609 ],
            "I1": [ 2607 ],
            "I2": [ 3386 ],
            "I3": [ 3387 ],
            "O": [ 3342 ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2605 ],
            "I2": [ 2606 ],
            "I3": [ 3353 ],
            "O": [ 3387 ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154.17-154.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3488 ],
            "CO": [ 3487 ],
            "I0": [ 3456 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154.17-154.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3489 ],
            "CO": [ 3488 ],
            "I0": [ 3457 ],
            "I1": [ "1" ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3454 ],
            "O": [ 3489 ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154.17-154.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3456 ],
            "I2": [ "1" ],
            "I3": [ 3488 ],
            "O": [ 3450 ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154.17-154.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3457 ],
            "I2": [ "1" ],
            "I3": [ 3489 ],
            "O": [ 3452 ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3455 ],
            "I3": [ 3367 ],
            "O": [ 3454 ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_byte_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:175.2-179.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3490 ],
            "Q": [ 3449 ]
          }
        },
        "usb_I.tx_pkt_I.shift_last_byte_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3445 ],
            "I2": [ 3449 ],
            "I3": [ 3367 ],
            "O": [ 3490 ]
          }
        },
        "usb_I.tx_pkt_I.shift_load_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3334 ],
            "I1": [ 3374 ],
            "I2": [ 3436 ],
            "I3": [ 3491 ],
            "O": [ 3458 ]
          }
        },
        "usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3241 ],
            "I1": [ 3373 ],
            "I2": [ 3400 ],
            "I3": [ 3375 ],
            "O": [ 3491 ]
          }
        },
        "usb_I.tx_pkt_I.shift_new_bit_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:182.2-183.30|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3369 ],
            "Q": [ 3422 ]
          }
        },
        "usb_I.tx_pkt_I.shift_now_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3366 ],
            "I3": [ 3363 ],
            "O": [ 3369 ]
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3442 ],
            "Q": [ 3374 ],
            "R": [ 14 ]
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3492 ],
            "Q": [ 3375 ],
            "R": [ 14 ]
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3375 ],
            "I2": [ 3380 ],
            "I3": [ 3365 ],
            "O": [ 3492 ]
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3493 ],
            "Q": [ 3366 ],
            "R": [ 14 ]
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3245 ],
            "I3": [ 3420 ],
            "O": [ 3493 ]
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3494 ],
            "Q": [ 3373 ],
            "R": [ 14 ]
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3365 ],
            "I2": [ 3373 ],
            "I3": [ 3366 ],
            "O": [ 3494 ]
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3440 ],
            "Q": [ 3380 ],
            "R": [ 14 ]
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFS_Q": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3495 ],
            "Q": [ 3420 ],
            "S": [ 14 ]
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3245 ],
            "I1": [ 3420 ],
            "I2": [ 3445 ],
            "I3": [ 3365 ],
            "O": [ 3495 ]
          }
        },
        "wb_48m_xclk_I.m_ack_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2557 ],
            "I1": [ 2330 ],
            "I2": [ 2555 ],
            "I3": [ 2418 ],
            "O": [ 3496 ]
          }
        },
        "wb_48m_xclk_I.m_cyc_i_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:99.2-103.44|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3497 ],
            "Q": [ 2558 ],
            "R": [ 14 ]
          }
        },
        "wb_48m_xclk_I.m_cyc_i_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2418 ],
            "I2": [ 1776 ],
            "I3": [ 2558 ],
            "O": [ 2417 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2416 ],
            "I2": [ 2418 ],
            "I3": [ 2532 ],
            "O": [ 3498 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 3499 ],
            "I2": [ 2418 ],
            "I3": [ 2534 ],
            "O": [ 3500 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 2418 ],
            "I2": [ 2387 ],
            "I3": [ 2535 ],
            "O": [ 3501 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 2418 ],
            "I2": [ 2388 ],
            "I3": [ 2536 ],
            "O": [ 3502 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 2418 ],
            "I2": [ 2389 ],
            "I3": [ 2537 ],
            "O": [ 3503 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 2418 ],
            "I2": [ 2390 ],
            "I3": [ 2538 ],
            "O": [ 3504 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 2418 ],
            "I2": [ 2391 ],
            "I3": [ 2539 ],
            "O": [ 3505 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 2418 ],
            "I2": [ 2392 ],
            "I3": [ 2540 ],
            "O": [ 3506 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3507 ],
            "I2": [ 2409 ],
            "I3": [ 2574 ],
            "O": [ 3499 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2411 ],
            "I2": [ 2575 ],
            "I3": [ 2415 ],
            "O": [ 3507 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3101 ],
            "I2": [ 2418 ],
            "I3": [ 2541 ],
            "O": [ 3508 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2412 ],
            "I2": [ 2418 ],
            "I3": [ 2542 ],
            "O": [ 3509 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2983 ],
            "I1": [ 2418 ],
            "I2": [ 2409 ],
            "I3": [ 2543 ],
            "O": [ 3510 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2614 ],
            "I1": [ 2418 ],
            "I2": [ 2409 ],
            "I3": [ 2544 ],
            "O": [ 3511 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 2418 ],
            "I2": [ 2613 ],
            "I3": [ 2545 ],
            "O": [ 3512 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 2418 ],
            "I2": [ 2922 ],
            "I3": [ 2546 ],
            "O": [ 3513 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 2418 ],
            "I2": [ 2393 ],
            "I3": [ 2547 ],
            "O": [ 3514 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2409 ],
            "I1": [ 2418 ],
            "I2": [ 2386 ],
            "I3": [ 2548 ],
            "O": [ 3515 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_9_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 26 ],
            "I3": [ 25 ],
            "O": [ 2409 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3498 ],
            "E": [ 3496 ],
            "Q": [ 3516 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3500 ],
            "E": [ 3496 ],
            "Q": [ 3517 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3501 ],
            "E": [ 3496 ],
            "Q": [ 3518 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3502 ],
            "E": [ 3496 ],
            "Q": [ 3519 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3503 ],
            "E": [ 3496 ],
            "Q": [ 3520 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3504 ],
            "E": [ 3496 ],
            "Q": [ 3521 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3505 ],
            "E": [ 3496 ],
            "Q": [ 3522 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3506 ],
            "E": [ 3496 ],
            "Q": [ 3523 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3508 ],
            "E": [ 3496 ],
            "Q": [ 3524 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3509 ],
            "E": [ 3496 ],
            "Q": [ 3525 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3510 ],
            "E": [ 3496 ],
            "Q": [ 3526 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3511 ],
            "E": [ 3496 ],
            "Q": [ 3527 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3512 ],
            "E": [ 3496 ],
            "Q": [ 3528 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3513 ],
            "E": [ 3496 ],
            "Q": [ 3529 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3514 ],
            "E": [ 3496 ],
            "Q": [ 3530 ]
          }
        },
        "wb_48m_xclk_I.m_rdata_i_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:68.2-70.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3515 ],
            "E": [ 3496 ],
            "Q": [ 3531 ]
          }
        },
        "wb_48m_xclk_I.s_ack_d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:83.2-87.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 2333 ],
            "Q": [ 3532 ]
          }
        },
        "wb_48m_xclk_I.s_ack_d_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3532 ],
            "I1": [ 3533 ],
            "I2": [ 3534 ],
            "I3": [ 3535 ],
            "O": [ 3536 ]
          }
        },
        "wb_48m_xclk_I.s_cyc_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2333 ],
            "I3": [ 3534 ],
            "O": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_cyc_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2328 ],
            "I3": [ 2339 ],
            "O": [ 3534 ]
          }
        },
        "wb_48m_xclk_I.s_cyc_d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:83.2-87.5|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3534 ],
            "Q": [ 3533 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3516 ],
            "Q": [ 1900 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3517 ],
            "Q": [ 1972 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3518 ],
            "Q": [ 1932 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3519 ],
            "Q": [ 1938 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3520 ],
            "Q": [ 1950 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3521 ],
            "Q": [ 1965 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3522 ],
            "Q": [ 1956 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3523 ],
            "Q": [ 1962 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3524 ],
            "Q": [ 1979 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3525 ],
            "Q": [ 1983 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3526 ],
            "Q": [ 1904 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3527 ],
            "Q": [ 1908 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3528 ],
            "Q": [ 1912 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3529 ],
            "Q": [ 1919 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3530 ],
            "Q": [ 1923 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.s_rdata_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:73.2-77.25|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3531 ],
            "Q": [ 1944 ],
            "R": [ 3537 ]
          }
        },
        "wb_48m_xclk_I.xclk_ack.dst_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:34.2-38.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3538 ],
            "Q": [ 3539 ],
            "R": [ 14 ]
          }
        },
        "wb_48m_xclk_I.xclk_ack.dst_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:34.2-38.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3540 ],
            "Q": [ 3538 ],
            "R": [ 14 ]
          }
        },
        "wb_48m_xclk_I.xclk_ack.out_stb_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:40.2-44.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3541 ],
            "Q": [ 2333 ],
            "R": [ 14 ]
          }
        },
        "wb_48m_xclk_I.xclk_ack.out_stb_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3538 ],
            "I3": [ 3539 ],
            "O": [ 3541 ]
          }
        },
        "wb_48m_xclk_I.xclk_ack.src_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:28.2-32.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3542 ],
            "Q": [ 3540 ],
            "R": [ 14 ]
          }
        },
        "wb_48m_xclk_I.xclk_ack.src_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3496 ],
            "I3": [ 3540 ],
            "O": [ 3542 ]
          }
        },
        "wb_48m_xclk_I.xclk_req.dst_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:34.2-38.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:91.14-97.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3543 ],
            "Q": [ 3544 ],
            "R": [ 14 ]
          }
        },
        "wb_48m_xclk_I.xclk_req.dst_SB_DFFR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:34.2-38.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:91.14-97.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3535 ],
            "Q": [ 3543 ],
            "R": [ 14 ]
          }
        },
        "wb_48m_xclk_I.xclk_req.out_stb_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:40.2-44.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:91.14-97.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2365 ],
            "D": [ 3545 ],
            "Q": [ 3546 ],
            "R": [ 14 ]
          }
        },
        "wb_48m_xclk_I.xclk_req.out_stb_SB_DFFR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3543 ],
            "I3": [ 3544 ],
            "O": [ 3545 ]
          }
        },
        "wb_48m_xclk_I.xclk_req.out_stb_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3546 ],
            "I2": [ 2558 ],
            "I3": [ 3496 ],
            "O": [ 3497 ]
          }
        },
        "wb_48m_xclk_I.xclk_req.src_SB_DFFR_Q": {
          "hide_name": 0,
          "type": "SB_DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:28.2-32.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:91.14-97.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 3536 ],
            "Q": [ 3535 ],
            "R": [ 14 ]
          }
        }
      },
      "netnames": {
        "boot_now": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:120.14-120.22"
          }
        },
        "boot_now_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "boot_now_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 18, 22, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "boot_sel": {
          "hide_name": 0,
          "bits": [ 20, 18 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:121.14-121.22"
          }
        },
        "boot_sel_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "boot_sel_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "bram_I.addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32 ],
          "attributes": {
            "hdlname": "bram_I addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:203.4-210.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:16.23-16.27"
          }
        },
        "bram_I.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "bram_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:203.4-210.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:21.23-21.26"
          }
        },
        "bram_I.mem.0.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:222.10-222.15"
          }
        },
        "bram_I.mem.1.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v:222.10-222.15"
          }
        },
        "bram_I.rdata": {
          "hide_name": 0,
          "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80 ],
          "attributes": {
            "hdlname": "bram_I rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:203.4-210.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:17.23-17.28"
          }
        },
        "bram_I.wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "bram_I wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:203.4-210.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_bram.v:18.23-18.28"
          }
        },
        "bram_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:77.14-77.23"
          }
        },
        "bram_rdata": {
          "hide_name": 0,
          "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:78.14-78.24"
          }
        },
        "bram_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:79.14-79.24"
          }
        },
        "btn": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:39.14-39.17"
          }
        },
        "clk_24m": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:130.7-130.14"
          }
        },
        "clk_48m": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:131.7-131.14"
          }
        },
        "clk_in": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:35.14-35.20"
          }
        },
        "cpu_I.alu_out": {
          "hide_name": 0,
          "bits": [ 304, 291, 275, 266, 259, 248, 239, 232, 223, 216, 208, 200, 183, 176, 168, 159, 151, 143, 136, 127, 119, 108, 369, 363, 353, 346, 332, 323, 287, 196, 103, 100 ],
          "attributes": {
            "hdlname": "cpu_I alu_out",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1200.13-1200.20"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 104, 105, 106, 107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 117, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 120, 121, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 125, 126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 128, 129, 130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 104, 133, 134, 135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 141, 142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 144, 145, 146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 149, 150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 152, 153, 154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 157, 158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 160, 161, 162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 104, 165, 166, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 104, 173, 174, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 181, 182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 184, 185, 186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 101, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 189, 190, 191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 104, 197, 198, 199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 104, 205, 206, 207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_22_I1": {
          "hide_name": 0,
          "bits": [ 213, 205, 197, 105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 104, 213, 214, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ 221, 222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 224, 225, 226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ 104, 229, 230, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 237, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 240, 241, 242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_26_I1": {
          "hide_name": 0,
          "bits": [ 245, 240, 241, 251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 104, 245, 246, 247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_27_I2": {
          "hide_name": 0,
          "bits": [ 104, 256, 257, 258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 264, 265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 267, 268, 269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_29_I1": {
          "hide_name": 0,
          "bits": [ 229, 173, 256, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 104, 272, 273, 274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 194, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 280, 281, 282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_30_I1": {
          "hide_name": 0,
          "bits": [ 288, 165, 297, 294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 104, 288, 289, 290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_31_I1": {
          "hide_name": 0,
          "bits": [ 308, 301, 309, 312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 300, 301, 302, 303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 104, 249, 250, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 285, 286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 316, 317, 318 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 321, 322 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 324, 325, 326 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ 329, 341, 338, 337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 104, 329, 330, 331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 344, 345 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 336, 335, 347 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ 350, 133, 355, 354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 104, 350, 351, 352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 360, 361, 362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ 366, 224, 225, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 104, 366, 367, 368 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 99 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 315, 298, 278, 270, 262, 254, 243, 235, 227, 219, 211, 203, 187, 179, 171, 163, 155, 147, 139, 131, 123, 113, 373, 364, 358, 348, 342, 327, 319, 283, 192, 376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 391, 408, 405, 404, 403, 401, 390, 379, 378, 402, 400, 399, 398, 397, 396, 395, 394, 393, 392, 389, 388, 387, 386, 385, 384, 383, 382, 381, 380, 407, 406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.50-1219.67|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 314, 299, 279, 271, 263, 255, 244, 236, 228, 220, 212, 204, 188, 180, 172, 164, 156, 148, 140, 132, 124, 114, 374, 365, 359, 349, 343, 328, 320, 284, 193, 377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "cpu_I.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 104, 333, 334, 375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.alu_out_q": {
          "hide_name": 0,
          "bits": [ 497, 496, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 483, 482, 481, 480, 479, 478, 477, 476, 475, 474, 503, 502, 501, 500, 499, 498, 495, 484, 473, 472 ],
          "attributes": {
            "hdlname": "cpu_I alu_out_q",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1200.22-1200.31"
          }
        },
        "cpu_I.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "cpu_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:85.8-85.11"
          }
        },
        "cpu_I.compressed_instr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I compressed_instr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:645.6-645.22"
          }
        },
        "cpu_I.count_cycle": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I count_cycle",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:159.13-159.24"
          }
        },
        "cpu_I.count_instr": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I count_instr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:159.26-159.37"
          }
        },
        "cpu_I.cpu_state": {
          "hide_name": 0,
          "bits": [ 536, 305, 512, 308, 310, 506, 311 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 523, 507, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 507, 508, 506, 509 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 514, 515, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 301, 523, 520, 525 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 526 ],
          "attributes": {
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1193, 1780, 528, 527 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 532, 533, 534, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
          }
        },
        "cpu_I.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 537, 508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:15.21-15.24|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.raddr1": {
          "hide_name": 0,
          "bits": [ 539, 540, 541, 542, 543, "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs raddr1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:18.21-18.27|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.raddr2": {
          "hide_name": 0,
          "bits": [ 617, 618, 619, 620, 621, "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs raddr2",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:19.21-19.27|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.rdata1": {
          "hide_name": 0,
          "bits": [ 544, 552, 548, 556, 546, 554, 550, 558, 545, 553, 549, 557, 547, 555, 551, 559, 585, 593, 589, 597, 587, 595, 591, 599, 586, 594, 590, 598, 588, 596, 592, 600 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs rdata1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:21.21-21.27|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.rdata2": {
          "hide_name": 0,
          "bits": [ 622, 630, 626, 634, 624, 632, 628, 636, 623, 631, 627, 635, 625, 633, 629, 637, 638, 646, 642, 650, 640, 648, 644, 652, 639, 647, 643, 651, 641, 649, 645, 653 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs rdata2",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:22.21-22.27|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:81$3559.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:81$3559.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91$3560.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91$3560.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92$3561.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92$3561.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].genblk1.wr_data_i": {
          "hide_name": 0,
          "bits": [ 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] genblk1.wr_data_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91.16-91.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].genblk1.wr_mask_i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] genblk1.wr_mask_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92.16-92.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].ram_rd_addr": {
          "hide_name": 0,
          "bits": [ 539, 540, 541, 542, 543, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] ram_rd_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:70.14-70.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].ram_rd_data": {
          "hide_name": 0,
          "bits": [ 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] ram_rd_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:71.14-71.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].ram_wr_addr": {
          "hide_name": 0,
          "bits": [ 560, 561, 562, 563, 564, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] ram_wr_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:66.14-66.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].ram_wr_data": {
          "hide_name": 0,
          "bits": [ 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] ram_wr_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:67.14-67.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].ram_wr_mask": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] ram_wr_mask",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:68.14-68.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].rd_addr": {
          "hide_name": 0,
          "bits": [ 539, 540, 541, 542, 543, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] rd_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:34.24-34.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].rd_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] rd_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:37.24-37.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].rd_data": {
          "hide_name": 0,
          "bits": [ 544, 552, 548, 556, 546, 554, 550, 558, 545, 553, 549, 557, 547, 555, 551, 559 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] rd_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:35.24-35.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].rd_data_i": {
          "hide_name": 0,
          "bits": [ 544, 552, 548, 556, 546, 554, 550, 558, 545, 553, 549, 557, 547, 555, 551, 559 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] rd_data_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:77.14-77.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].rd_ena": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] rd_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:36.24-36.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].wr_addr": {
          "hide_name": 0,
          "bits": [ 560, 561, 562, 563, 564, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] wr_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:27.24-27.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].wr_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] wr_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:31.24-31.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].wr_data": {
          "hide_name": 0,
          "bits": [ 566, 574, 570, 578, 568, 576, 572, 580, 567, 575, 571, 579, 569, 577, 573, 581 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] wr_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:28.24-28.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].wr_ena": {
          "hide_name": 0,
          "bits": [ 565 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] wr_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:30.24-30.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[0].wr_ena_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 306, 582, 583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.regs[0].wr_ena_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 560, 561, 584, 527 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.regs[0].wr_mask": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[0] wr_mask",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:29.24-29.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:81$3559.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:81$3559.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91$3560.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91$3560.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92$3561.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92$3561.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].genblk1.wr_data_i": {
          "hide_name": 0,
          "bits": [ 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] genblk1.wr_data_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91.16-91.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].genblk1.wr_mask_i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] genblk1.wr_mask_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92.16-92.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].ram_rd_addr": {
          "hide_name": 0,
          "bits": [ 539, 540, 541, 542, 543, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] ram_rd_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:70.14-70.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].ram_rd_data": {
          "hide_name": 0,
          "bits": [ 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] ram_rd_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:71.14-71.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].ram_wr_addr": {
          "hide_name": 0,
          "bits": [ 560, 561, 562, 563, 564, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] ram_wr_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:66.14-66.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].ram_wr_data": {
          "hide_name": 0,
          "bits": [ 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] ram_wr_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:67.14-67.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].ram_wr_mask": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] ram_wr_mask",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:68.14-68.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].rd_addr": {
          "hide_name": 0,
          "bits": [ 539, 540, 541, 542, 543, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] rd_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:34.24-34.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].rd_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] rd_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:37.24-37.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].rd_data": {
          "hide_name": 0,
          "bits": [ 585, 593, 589, 597, 587, 595, 591, 599, 586, 594, 590, 598, 588, 596, 592, 600 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] rd_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:35.24-35.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].rd_data_i": {
          "hide_name": 0,
          "bits": [ 585, 593, 589, 597, 587, 595, 591, 599, 586, 594, 590, 598, 588, 596, 592, 600 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] rd_data_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:77.14-77.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].rd_ena": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] rd_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:36.24-36.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].wr_addr": {
          "hide_name": 0,
          "bits": [ 560, 561, 562, 563, 564, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] wr_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:27.24-27.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].wr_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] wr_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:31.24-31.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].wr_data": {
          "hide_name": 0,
          "bits": [ 601, 609, 605, 613, 603, 611, 607, 615, 602, 610, 606, 614, 604, 612, 608, 616 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] wr_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:28.24-28.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].wr_ena": {
          "hide_name": 0,
          "bits": [ 565 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] wr_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:30.24-30.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[1].wr_mask": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[1] wr_mask",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:29.24-29.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:81$3559.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:81$3559.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91$3560.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91$3560.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92$3561.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92$3561.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].genblk1.wr_data_i": {
          "hide_name": 0,
          "bits": [ 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] genblk1.wr_data_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91.16-91.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].genblk1.wr_mask_i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] genblk1.wr_mask_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92.16-92.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].ram_rd_addr": {
          "hide_name": 0,
          "bits": [ 617, 618, 619, 620, 621, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] ram_rd_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:70.14-70.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].ram_rd_data": {
          "hide_name": 0,
          "bits": [ 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] ram_rd_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:71.14-71.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].ram_wr_addr": {
          "hide_name": 0,
          "bits": [ 560, 561, 562, 563, 564, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] ram_wr_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:66.14-66.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].ram_wr_data": {
          "hide_name": 0,
          "bits": [ 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] ram_wr_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:67.14-67.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].ram_wr_mask": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] ram_wr_mask",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:68.14-68.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].rd_addr": {
          "hide_name": 0,
          "bits": [ 617, 618, 619, 620, 621, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] rd_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:34.24-34.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].rd_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] rd_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:37.24-37.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].rd_data": {
          "hide_name": 0,
          "bits": [ 622, 630, 626, 634, 624, 632, 628, 636, 623, 631, 627, 635, 625, 633, 629, 637 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] rd_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:35.24-35.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].rd_data_i": {
          "hide_name": 0,
          "bits": [ 622, 630, 626, 634, 624, 632, 628, 636, 623, 631, 627, 635, 625, 633, 629, 637 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] rd_data_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:77.14-77.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].rd_ena": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] rd_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:36.24-36.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].wr_addr": {
          "hide_name": 0,
          "bits": [ 560, 561, 562, 563, 564, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] wr_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:27.24-27.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].wr_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] wr_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:31.24-31.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].wr_data": {
          "hide_name": 0,
          "bits": [ 566, 574, 570, 578, 568, 576, 572, 580, 567, 575, 571, 579, 569, 577, 573, 581 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] wr_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:28.24-28.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].wr_ena": {
          "hide_name": 0,
          "bits": [ 565 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] wr_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:30.24-30.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[2].wr_mask": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[2] wr_mask",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:29.24-29.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:81$3559.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:81$3559.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91$3560.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91$3560.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92$3561.sig": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] bitrev16$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92$3561.sig",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:54.41-54.44|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].genblk1.wr_data_i": {
          "hide_name": 0,
          "bits": [ 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] genblk1.wr_data_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:91.16-91.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].genblk1.wr_mask_i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] genblk1.wr_mask_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:92.16-92.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].ram_rd_addr": {
          "hide_name": 0,
          "bits": [ 617, 618, 619, 620, 621, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] ram_rd_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:70.14-70.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].ram_rd_data": {
          "hide_name": 0,
          "bits": [ 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] ram_rd_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:71.14-71.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].ram_wr_addr": {
          "hide_name": 0,
          "bits": [ 560, 561, 562, 563, 564, "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] ram_wr_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:66.14-66.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].ram_wr_data": {
          "hide_name": 0,
          "bits": [ 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] ram_wr_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:67.14-67.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].ram_wr_mask": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] ram_wr_mask",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:68.14-68.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].rd_addr": {
          "hide_name": 0,
          "bits": [ 617, 618, 619, 620, 621, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] rd_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:34.24-34.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].rd_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] rd_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:37.24-37.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].rd_data": {
          "hide_name": 0,
          "bits": [ 638, 646, 642, 650, 640, 648, 644, 652, 639, 647, 643, 651, 641, 649, 645, 653 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] rd_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:35.24-35.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].rd_data_i": {
          "hide_name": 0,
          "bits": [ 638, 646, 642, 650, 640, 648, 644, 652, 639, 647, 643, 651, 641, 649, 645, 653 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] rd_data_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:77.14-77.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].rd_ena": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] rd_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:36.24-36.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].wr_addr": {
          "hide_name": 0,
          "bits": [ 560, 561, 562, 563, 564, "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] wr_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:27.24-27.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].wr_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] wr_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:31.24-31.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].wr_data": {
          "hide_name": 0,
          "bits": [ 601, 609, 605, 613, 603, 611, 607, 615, 602, 610, 606, 614, 604, 612, 608, 616 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] wr_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:28.24-28.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].wr_ena": {
          "hide_name": 0,
          "bits": [ 565 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] wr_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:30.24-30.30|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.regs[3].wr_mask": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs regs[3] wr_mask",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:31.4-41.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_ebr.v:29.24-29.31|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.waddr": {
          "hide_name": 0,
          "bits": [ 560, 561, 562, 563, 564, "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs waddr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:17.21-17.26|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.wdata": {
          "hide_name": 0,
          "bits": [ 566, 574, 570, 578, 568, 576, 572, 580, 567, 575, 571, 579, 569, 577, 573, 581, 601, 609, 605, 613, 603, 611, 607, 615, 602, 610, 606, 614, 604, 612, 608, 616 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:20.21-20.26|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 661, 662, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 667, 668, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 672, 673, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 677, 678, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 682, 683, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_15_I2": {
          "hide_name": 0,
          "bits": [ 687, 688, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 692, 693, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 697, 698, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 702, 703, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 707, 708, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 659, 711, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 717, 718, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 722, 723, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 726, 727, 655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_23_I2": {
          "hide_name": 0,
          "bits": [ 732, 733, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ 737, 738, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 742, 743, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 747, 748, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_28_I2": {
          "hide_name": 0,
          "bits": [ 754, 755, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 759, 760, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 715, 763, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 768, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 769, 761, 756, 815, 749, 744, 739, 734, 729, 724, 719, 709, 704, 699, 694, 689, 684, 679, 674, 669, 663, 791, 789, 787, 785, 783, 781, 778, 764, 712, 902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_I1_O_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", 770, 793, 814, 812, 810, 808, 795, 774, 771, 772, 806, 804, 802, 801, 800, 799, 798, 797, 794, 792, 790, 788, 786, 784, 782, 780, 776, 777, 816, 817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 767, 820, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 823, 824, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 827, 828, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 831, 832, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 835, 836, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 839, 840, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ 3547, 753, 751, 746, 741, 736, 731, 726, 721, 716, 706, 701, 696, 691, 686, 681, 676, 671, 666, 660, 842, 838, 834, 830, 826, 822, 766, 714, 658, 3548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "0 29"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 843, 899, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 654, 901, 582, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 761, 756, 815, 749, 744, 739, 734, 729, 724, 719, 709, 704, 699, 694, 689, 684, 679, 674, 669, 663, 791, 789, 787, 785, 783, 781, 778, 764, 712, 902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:31.22-31.23"
          }
        },
        "cpu_I.cpuregs.wdata_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 758, 894, 892, 890, 888, 886, 868, 847, 845, 884, 882, 880, 878, 876, 874, 872, 870, 866, 864, 861, 859, 857, 855, 853, 851, 849, 898, 896, 657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1296.23-1296.55|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu_I.cpuregs.wen": {
          "hide_name": 0,
          "bits": [ 565 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs wen",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32_ice40_regs.v:16.21-16.24|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1349.22-1358.3"
          }
        },
        "cpu_I.cpuregs_raddr1": {
          "hide_name": 0,
          "bits": [ 539, 540, 541, 542, 543, "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs_raddr1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1346.13-1346.27"
          }
        },
        "cpu_I.cpuregs_raddr2": {
          "hide_name": 0,
          "bits": [ 617, 618, 619, 620, 621, "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs_raddr2",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1347.13-1347.27"
          }
        },
        "cpu_I.cpuregs_rdata1": {
          "hide_name": 0,
          "bits": [ 544, 552, 548, 556, 546, 554, 550, 558, 545, 553, 549, 557, 547, 555, 551, 559, 585, 593, 589, 597, 587, 595, 591, 599, 586, 594, 590, 598, 588, 596, 592, 600 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs_rdata1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1342.13-1342.27"
          }
        },
        "cpu_I.cpuregs_rdata2": {
          "hide_name": 0,
          "bits": [ 622, 630, 626, 634, 624, 632, 628, 636, 623, 631, 627, 635, 625, 633, 629, 637, 638, 646, 642, 650, 640, 648, 644, 652, 639, 647, 643, 651, 641, 649, 645, 653 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs_rdata2",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1343.13-1343.27"
          }
        },
        "cpu_I.cpuregs_waddr": {
          "hide_name": 0,
          "bits": [ 560, 561, 562, 563, 564, "0" ],
          "attributes": {
            "hdlname": "cpu_I cpuregs_waddr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1345.13-1345.26"
          }
        },
        "cpu_I.cpuregs_wrdata": {
          "hide_name": 0,
          "bits": [ 566, 574, 570, 578, 568, 576, 572, 580, 567, 575, 571, 579, 569, 577, 573, 581, 601, 609, 605, 613, 603, 611, 607, 615, 602, 610, 606, 614, 604, 612, 608, 616 ],
          "attributes": {
            "hdlname": "cpu_I cpuregs_wrdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1283.13-1283.27"
          }
        },
        "cpu_I.dbg_mem_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772, "x", 1770, "x", "x", "x", "x", "x", "x", 1768, 1766, 1764, 1750, "x", "x", "x", 1748 ],
          "attributes": {
            "hdlname": "cpu_I dbg_mem_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:170.14-170.26"
          }
        },
        "cpu_I.dbg_mem_rdata": {
          "hide_name": 0,
          "bits": [ 1172, 1173, 1179, 1189, 1214, 1213, 1215, 1798, 1816, 1817, 1812, 1810, 1808, 1806, 1804, 1795, 1638, 1634, 1632, 1628, 1624, 1620, 1699, 1695, 1691, 1687, 1683, 1679, 1675, 1657, 1618, 1615 ],
          "attributes": {
            "hdlname": "cpu_I dbg_mem_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:173.14-173.27"
          }
        },
        "cpu_I.dbg_mem_valid": {
          "hide_name": 0,
          "bits": [ 2017 ],
          "attributes": {
            "hdlname": "cpu_I dbg_mem_valid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:167.7-167.20"
          }
        },
        "cpu_I.dbg_mem_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "cpu_I dbg_mem_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:171.14-171.27"
          }
        },
        "cpu_I.dbg_mem_wstrb": {
          "hide_name": 0,
          "bits": [ 2020, 2021, 2022, 2023 ],
          "attributes": {
            "hdlname": "cpu_I dbg_mem_wstrb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:172.14-172.27"
          }
        },
        "cpu_I.decoded_imm": {
          "hide_name": 0,
          "bits": [ 970, 907, 910, 932, 954, 958, 960, 962, 964, 966, 968, 912, 914, 916, 918, 920, 922, 924, 926, 928, 930, 934, 936, 938, 940, 942, 944, 946, 948, 950, 952, 956 ],
          "attributes": {
            "hdlname": "cpu_I decoded_imm",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:640.13-640.24"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 969, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1101.4-1114.11|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:0.0-0.0|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 511, 307, 972 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 511, 972, 974, 975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 969, 905, 909, 931, 953, 957, 959, 961, 963, 965, 967, 911, 913, 915, 917, 919, 921, 923, 925, 927, 929, 933, 935, 937, 939, 941, 943, 945, 947, 949, 951, 955 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1101.4-1114.11|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:0.0-0.0|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 529, 541, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3": {
          "hide_name": 0,
          "bits": [ 529, 805, 991 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 529, 539, 998 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 529, 543, 995 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 540, 529, 976, 1002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 542, 529, 976, 1005 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 978, 979, 1000, 981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 803, 529, 976, 977 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 511, 307, 1010, 1011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O": {
          "hide_name": 0,
          "bits": [ 511, 307, 982, 983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O": {
          "hide_name": 0,
          "bits": [ 511, 307, 984, 985 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 511, 307, 1007, 1008 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoded_imm_uj": {
          "hide_name": 0,
          "bits": [ "0", 618, 619, 620, 621, 813, 811, 809, 796, 775, 773, 617, 807, 805, 803, 539, 540, 541, 542, 543, 779, 779, 779, 779, 779, 779, 779, 779, 779, 779, 779, 779 ],
          "attributes": {
            "hdlname": "cpu_I decoded_imm_uj",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:640.26-640.40"
          }
        },
        "cpu_I.decoded_rd": {
          "hide_name": 0,
          "bits": [ 1034, 1032, 1030, 1028, 1026 ],
          "attributes": {
            "hdlname": "cpu_I decoded_rd",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:639.26-639.36"
          }
        },
        "cpu_I.decoded_rs": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I decoded_rs",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1286.26-1286.36"
          }
        },
        "cpu_I.decoded_rs1": {
          "hide_name": 0,
          "bits": [ 539, 540, 541, 542, 543 ],
          "attributes": {
            "hdlname": "cpu_I decoded_rs1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:639.38-639.49"
          }
        },
        "cpu_I.decoded_rs1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3580, 1073, 1072, 1062, 1061, 1060, 1059, 1055, 1044, 1043, 1074, 1058, 1057, 1056, 1042, 1041, 1040, 1039, 1054, 1053, 1052, 1051, 1050, 1049, 1048, 1047, 1046, 1045, 1065, 1064, 1063 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1548.22-1548.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "0 "
          }
        },
        "cpu_I.decoded_rs2": {
          "hide_name": 0,
          "bits": [ 617, 618, 619, 620, 621 ],
          "attributes": {
            "hdlname": "cpu_I decoded_rs2",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:639.51-639.62"
          }
        },
        "cpu_I.decoded_rs2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 617, 618, 1070 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoder_pseudo_trigger": {
          "hide_name": 0,
          "bits": [ 1075 ],
          "attributes": {
            "hdlname": "cpu_I decoder_pseudo_trigger",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:643.6-643.28"
          }
        },
        "cpu_I.decoder_pseudo_trigger_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
          }
        },
        "cpu_I.decoder_pseudo_trigger_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 906, 14 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoder_pseudo_trigger_q": {
          "hide_name": 0,
          "bits": [ 1078 ],
          "attributes": {
            "hdlname": "cpu_I decoder_pseudo_trigger_q",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:644.6-644.30"
          }
        },
        "cpu_I.decoder_trigger": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
            "hdlname": "cpu_I decoder_trigger",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:641.6-641.21"
          }
        },
        "cpu_I.decoder_trigger_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1079 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5"
          }
        },
        "cpu_I.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 523, 276, 910, 1410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.decoder_trigger_q": {
          "hide_name": 0,
          "bits": [ 1080 ],
          "attributes": {
            "hdlname": "cpu_I decoder_trigger_q",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:642.6-642.23"
          }
        },
        "cpu_I.decoder_trigger_q_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 514, 14 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.do_waitirq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I do_waitirq",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1198.6-1198.16"
          }
        },
        "cpu_I.instr_and": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
            "hdlname": "cpu_I instr_and",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:634.105-634.114"
          }
        },
        "cpu_I.instr_and_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1082 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1059.19-1059.101"
          }
        },
        "cpu_I.instr_andi": {
          "hide_name": 0,
          "bits": [ 1087 ],
          "attributes": {
            "hdlname": "cpu_I instr_andi",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:633.66-633.76"
          }
        },
        "cpu_I.instr_andi_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1088 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1044.19-1044.65"
          }
        },
        "cpu_I.instr_auipc": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
            "hdlname": "cpu_I instr_auipc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:630.17-630.28"
          }
        },
        "cpu_I.instr_auipc_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:850.21-850.57"
          }
        },
        "cpu_I.instr_bge": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
            "hdlname": "cpu_I instr_bge",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:631.39-631.48"
          }
        },
        "cpu_I.instr_bge_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1025.19-1025.79"
          }
        },
        "cpu_I.instr_bge_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1113, 1098, 1109, 1104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_bge_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1105, 1106, 1107, 1108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_bge_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 152, 153, 1110, 1111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_bgeu": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
            "hdlname": "cpu_I instr_bgeu",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:631.62-631.72"
          }
        },
        "cpu_I.instr_bgeu_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1112 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1027.19-1027.79"
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 436, 471, 465, 463, 461, 456, 434, 412, 410, 458, 454, 452, 450, 448, 446, 444, 442, 440, 438, 432, 430, 428, 426, 424, 422, 420, 418, 416, 414, 469, 467, 1114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 436, 471, 465, 463, 461, 456, 434, 412, 410, 458, 454, 452, 450, 448, 446, 444, 442, 440, 438, 432, 430, 428, 426, 424, 422, 420, 418, 416, 414, 469, 467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1219.30-1219.47|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1096, 1098, 1099, 1100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1130, 1131, 1145, 1144, 1143, 1142, 1132, 1119, 1117, 1118, 1141, 1140, 1139, 1138, 1137, 1136, 1135, 1134, 1133, 1129, 1128, 1127, 1126, 1125, 1124, 1123, 1122, 1120, 1121, 1146, 1116, 1115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 459, 435, 470, 464, 462, 460, 455, 433, 411, 409, 457, 453, 451, 449, 447, 445, 443, 441, 439, 437, 431, 429, 427, 425, 423, 421, 419, 417, 415, 413, 468, 466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "cpu_I.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 1130, 1131, 1145, 1144, 1143, 1142, 1132, 1119, 1117, 1118, 1141, 1140, 1139, 1138, 1137, 1136, 1135, 1134, 1133, 1129, 1128, 1127, 1126, 1125, 1124, 1123, 1122, 1120, 1121, 1146, 1116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1221.14-1221.49|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu_I.instr_blt": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "hdlname": "cpu_I instr_blt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:631.28-631.37"
          }
        },
        "cpu_I.instr_blt_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1147 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1024.19-1024.79"
          }
        },
        "cpu_I.instr_bltu": {
          "hide_name": 0,
          "bits": [ 1153 ],
          "attributes": {
            "hdlname": "cpu_I instr_bltu",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:631.50-631.60"
          }
        },
        "cpu_I.instr_bltu_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1152 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1026.19-1026.79"
          }
        },
        "cpu_I.instr_bne": {
          "hide_name": 0,
          "bits": [ 1103 ],
          "attributes": {
            "hdlname": "cpu_I instr_bne",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:631.17-631.26"
          }
        },
        "cpu_I.instr_bne_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1157 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1023.19-1023.79"
          }
        },
        "cpu_I.instr_bne_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1160, 1159, 1101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_ecall_ebreak": {
          "hide_name": 0,
          "bits": [ 1081 ],
          "attributes": {
            "hdlname": "cpu_I instr_ecall_ebreak",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:635.68-635.86"
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1162 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1068.28-1068.103"
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1163, 1164, 1165, 1166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 986, 980, 1000, 1171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1172, 1173, 1167, 1174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1176, 1175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1167, 1168, 1169, 1170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_jal": {
          "hide_name": 0,
          "bits": [ 529 ],
          "attributes": {
            "hdlname": "cpu_I instr_jal",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:630.30-630.39"
          }
        },
        "cpu_I.instr_jal_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1186 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:851.21-851.57"
          }
        },
        "cpu_I.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1019, 1018, 1017, 1187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1188, 1092, 1094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_jalr": {
          "hide_name": 0,
          "bits": [ 1193 ],
          "attributes": {
            "hdlname": "cpu_I instr_jalr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:630.41-630.51"
          }
        },
        "cpu_I.instr_jalr_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1192 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:852.21-852.95"
          }
        },
        "cpu_I.instr_lb": {
          "hide_name": 0,
          "bits": [ 1195 ],
          "attributes": {
            "hdlname": "cpu_I instr_lb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:632.6-632.14"
          }
        },
        "cpu_I.instr_lb_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1194 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1029.19-1029.70"
          }
        },
        "cpu_I.instr_lb_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 1196, 1205, 1204, 1198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_lbu": {
          "hide_name": 0,
          "bits": [ 1201 ],
          "attributes": {
            "hdlname": "cpu_I instr_lbu",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:632.36-632.45"
          }
        },
        "cpu_I.instr_lbu_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1200 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1032.19-1032.70"
          }
        },
        "cpu_I.instr_lh": {
          "hide_name": 0,
          "bits": [ 1204 ],
          "attributes": {
            "hdlname": "cpu_I instr_lh",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:632.16-632.24"
          }
        },
        "cpu_I.instr_lh_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1203 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1030.19-1030.70"
          }
        },
        "cpu_I.instr_lhu": {
          "hide_name": 0,
          "bits": [ 1208 ],
          "attributes": {
            "hdlname": "cpu_I instr_lhu",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:632.47-632.56"
          }
        },
        "cpu_I.instr_lhu_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1207 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1033.19-1033.70"
          }
        },
        "cpu_I.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1210, 1097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_lhu_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1218, 1217, 1211, 1202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_lui": {
          "hide_name": 0,
          "bits": [ 979 ],
          "attributes": {
            "hdlname": "cpu_I instr_lui",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:630.6-630.15"
          }
        },
        "cpu_I.instr_lui_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1212 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:849.21-849.57"
          }
        },
        "cpu_I.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1093, 1190, 1191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1091, 1092, 1093, 1094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_lw": {
          "hide_name": 0,
          "bits": [ 1217 ],
          "attributes": {
            "hdlname": "cpu_I instr_lw",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:632.26-632.34"
          }
        },
        "cpu_I.instr_lw_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1031.19-1031.70"
          }
        },
        "cpu_I.instr_lw_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 305, 506, 1219, 311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_or": {
          "hide_name": 0,
          "bits": [ 1222 ],
          "attributes": {
            "hdlname": "cpu_I instr_or",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:634.95-634.103"
          }
        },
        "cpu_I.instr_or_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1221 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1058.19-1058.101"
          }
        },
        "cpu_I.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1086, 1085, 992, 1012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_or_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
          }
        },
        "cpu_I.instr_or_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 300, 110, 109, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_ori": {
          "hide_name": 0,
          "bits": [ 1223 ],
          "attributes": {
            "hdlname": "cpu_I instr_ori",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:633.55-633.64"
          }
        },
        "cpu_I.instr_ori_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1224 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1043.19-1043.65"
          }
        },
        "cpu_I.instr_retirq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I instr_retirq",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:636.30-636.42"
          }
        },
        "cpu_I.instr_sb": {
          "hide_name": 0,
          "bits": [ 1226 ],
          "attributes": {
            "hdlname": "cpu_I instr_sb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:632.58-632.66"
          }
        },
        "cpu_I.instr_sb_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1225 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1035.19-1035.62"
          }
        },
        "cpu_I.instr_sb_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1210, 1166, 1277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sb_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1237, 1234, 1802, 1229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sh": {
          "hide_name": 0,
          "bits": [ 1231 ],
          "attributes": {
            "hdlname": "cpu_I instr_sh",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:632.68-632.76"
          }
        },
        "cpu_I.instr_sh_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1230 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1036.19-1036.62"
          }
        },
        "cpu_I.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1085, 1158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sh_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1237, 1234, 1815, 1232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sh_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1220, 1233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sll": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
            "hdlname": "cpu_I instr_sll",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:634.28-634.37"
          }
        },
        "cpu_I.instr_sll_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1239 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1052.19-1052.101"
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1243, 1244, 1245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1249, 1250, 310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1260, 1258, 1256, 1254, 1252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1814.37-1814.48|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1260, 1258, 1256, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1814.37-1814.48|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1260, 1261, 1259, 1257, 1255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1814.37-1814.48|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1249, 2210, 1253, 310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 224, 249, 1242, 1267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 276, 249, 1242, 1266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_slli": {
          "hide_name": 0,
          "bits": [ 1241 ],
          "attributes": {
            "hdlname": "cpu_I instr_slli",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:633.78-633.88"
          }
        },
        "cpu_I.instr_slli_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1268 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1046.19-1046.101"
          }
        },
        "cpu_I.instr_slt": {
          "hide_name": 0,
          "bits": [ 1149 ],
          "attributes": {
            "hdlname": "cpu_I instr_slt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:634.39-634.48"
          }
        },
        "cpu_I.instr_slt_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1269 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1053.19-1053.101"
          }
        },
        "cpu_I.instr_slt_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 307, 1270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_slti": {
          "hide_name": 0,
          "bits": [ 1150 ],
          "attributes": {
            "hdlname": "cpu_I instr_slti",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:633.18-633.28"
          }
        },
        "cpu_I.instr_slti_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1271 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1040.19-1040.65"
          }
        },
        "cpu_I.instr_sltiu": {
          "hide_name": 0,
          "bits": [ 1155 ],
          "attributes": {
            "hdlname": "cpu_I instr_sltiu",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:633.30-633.41"
          }
        },
        "cpu_I.instr_sltiu_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1272 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1041.19-1041.65"
          }
        },
        "cpu_I.instr_sltu": {
          "hide_name": 0,
          "bits": [ 1154 ],
          "attributes": {
            "hdlname": "cpu_I instr_sltu",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:634.50-634.60"
          }
        },
        "cpu_I.instr_sltu_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1273 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1054.19-1054.101"
          }
        },
        "cpu_I.instr_sra": {
          "hide_name": 0,
          "bits": [ 1275 ],
          "attributes": {
            "hdlname": "cpu_I instr_sra",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:634.84-634.93"
          }
        },
        "cpu_I.instr_sra_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1274 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1057.19-1057.101"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1236, 1281, 1280, 1246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_1_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1236, 1281, 1246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1242, 356, 1279, 1267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 596, 1285, 1284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1287, 523, 1288, 1286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 897, 1251, 1290, 1291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_2_O": {
          "hide_name": 0,
          "bits": [ 1293, 523, 1292, 1294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 588, 1285, 1296, 1295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 592, 1285, 1283, 1298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1300, 1299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1417, 1413, 1407, 1303, 1401, 1396, 1390, 1384, 1378, 1367, 1358, 1353, 1347, 1342, 1336, 1329, 1323, 1317, 1311, 1463, 1455, 1450, 1442, 1438, 1431, 1425, 1374, 1307, 1297, 1289, 1301, 3581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1465.3-1892.10|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:0.0-0.0|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22",
            "unused_bits": "31"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 1308, 523, 1309, 1310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 589, 1285, 1312, 1313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2": {
          "hide_name": 0,
          "bits": [ 1314, 523, 1315, 1316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 593, 1285, 1318, 1319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2": {
          "hide_name": 0,
          "bits": [ 1320, 523, 1321, 1322 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 585, 1285, 1324, 1325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2": {
          "hide_name": 0,
          "bits": [ 1326, 523, 1327, 1328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 559, 1285, 1330, 1331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0": {
          "hide_name": 0,
          "bits": [ 1332, 1333, 1334, 1335 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0": {
          "hide_name": 0,
          "bits": [ 1338, 1339, 1340, 1341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 1344, 523, 1345, 1346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 547, 1285, 1348, 1349 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 1350, 523, 1351, 1352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 844, 1251, 1290, 1355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 1285, 1354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 1356, 1357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 549, 1285, 1359, 1360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 310, 1361, 1362, 523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0": {
          "hide_name": 0,
          "bits": [ 1363, 1364, 1365, 1366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1304, 523, 1305, 1306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 598, 1285, 1369, 1370 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 1375, 523, 1376, 1377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 545, 1285, 1379, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2": {
          "hide_name": 0,
          "bits": [ 1381, 523, 1382, 1383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 558, 1285, 1385, 1386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2": {
          "hide_name": 0,
          "bits": [ 1387, 523, 1388, 1389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 550, 1285, 1391, 1392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I1": {
          "hide_name": 0,
          "bits": [ 1393, 1394, 1395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 891, 1251, 1290, 1398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2": {
          "hide_name": 0,
          "bits": [ 546, 1285, 1399, 1400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1402, 523, 1403, 1404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2": {
          "hide_name": 0,
          "bits": [ 548, 1285, 1405, 1406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 758, 1251, 1290, 1409 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1253, 240, 1408, 310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2": {
          "hide_name": 0,
          "bits": [ 552, 1285, 1411, 1412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1414, 523, 1415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 1285, 544, 1416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 523, 1418, 1419, 310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1371, 523, 1372, 1373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 590, 1285, 1420, 1421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 1422, 523, 1423, 1424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 594, 1285, 1426, 1427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 1428, 523, 1429, 1430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 586, 1285, 1432, 1433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0": {
          "hide_name": 0,
          "bits": [ 1434, 1435, 1436, 1437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 1440, 1441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 591, 1285, 1443, 1444 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 310, 1445, 1446, 523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 1447, 523, 1448, 1449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 595, 1285, 1451, 1452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 587, 1285, 1453, 1454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1456, 523, 1457, 1458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0": {
          "hide_name": 0,
          "bits": [ 1459, 1460, 1461, 1462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 556, 1285, 1302 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1465, 310, 1466, 523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 862, 1290, 1467, 310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1242, 233, 1468, 1253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 310, 1469, 1470, 523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1418, 1414, 3582, 1465, 1402, 1397, 1387, 1381, 1375, 1368, 1362, 1350, 1344, 1343, 1337, 1326, 1320, 1314, 1308, 1464, 1456, 1447, 1446, 1439, 1428, 1422, 1371, 1304, 1293, 1287, 1470, 1499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "2"
          }
        },
        "cpu_I.instr_sra_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 1482, 1410, 1497, 1496, 1495, 1494, 1483, 1472, 1471, 1493, 1492, 1491, 1490, 1489, 1488, 1487, 1486, 1485, 1484, 1481, 1480, 1479, 1478, 1477, 1476, 1475, 1474, 1473, 1501, 1500, 1498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1848.18-1848.39|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu_I.instr_srai": {
          "hide_name": 0,
          "bits": [ 1278 ],
          "attributes": {
            "hdlname": "cpu_I instr_srai",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:633.102-633.112"
          }
        },
        "cpu_I.instr_srai_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1502 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1048.19-1048.101"
          }
        },
        "cpu_I.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1276, 1277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_srl": {
          "hide_name": 0,
          "bits": [ 1504 ],
          "attributes": {
            "hdlname": "cpu_I instr_srl",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:634.73-634.82"
          }
        },
        "cpu_I.instr_srl_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1503 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1056.19-1056.101"
          }
        },
        "cpu_I.instr_srl_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1241, 1240, 518, 1242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_srli": {
          "hide_name": 0,
          "bits": [ 1505 ],
          "attributes": {
            "hdlname": "cpu_I instr_srli",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:633.90-633.100"
          }
        },
        "cpu_I.instr_srli_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1506 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1047.19-1047.101"
          }
        },
        "cpu_I.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1163, 1277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 996, 989, 974, 1209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sub": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "hdlname": "cpu_I instr_sub",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:634.17-634.26"
          }
        },
        "cpu_I.instr_sub_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1507 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1051.19-1051.101"
          }
        },
        "cpu_I.instr_sw": {
          "hide_name": 0,
          "bits": [ 1509 ],
          "attributes": {
            "hdlname": "cpu_I instr_sw",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:632.78-632.86"
          }
        },
        "cpu_I.instr_sw_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1508 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1037.19-1037.62"
          }
        },
        "cpu_I.instr_sw_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1235, 1228, 1236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_sw_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1510 ],
          "attributes": {
          }
        },
        "cpu_I.instr_sw_SB_LUT4_I3_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1218, 1077, 311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.instr_trap": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I instr_trap",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:637.7-637.17"
          }
        },
        "cpu_I.instr_xor": {
          "hide_name": 0,
          "bits": [ 1513 ],
          "attributes": {
            "hdlname": "cpu_I instr_xor",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:634.62-634.71"
          }
        },
        "cpu_I.instr_xor_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1512 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1055.19-1055.101"
          }
        },
        "cpu_I.instr_xori": {
          "hide_name": 0,
          "bits": [ 1514 ],
          "attributes": {
            "hdlname": "cpu_I instr_xori",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:633.43-633.53"
          }
        },
        "cpu_I.instr_xori_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1515 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1042.19-1042.65"
          }
        },
        "cpu_I.is_alu_reg_imm": {
          "hide_name": 0,
          "bits": [ 1089 ],
          "attributes": {
            "hdlname": "cpu_I is_alu_reg_imm",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:658.6-658.20"
          }
        },
        "cpu_I.is_alu_reg_imm_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1516 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:859.36-859.72"
          }
        },
        "cpu_I.is_alu_reg_reg": {
          "hide_name": 0,
          "bits": [ 1277 ],
          "attributes": {
            "hdlname": "cpu_I is_alu_reg_reg",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:659.6-659.20"
          }
        },
        "cpu_I.is_alu_reg_reg_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1517 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:860.36-860.72"
          }
        },
        "cpu_I.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1177, 1190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_beq_bne_blt_bge_bltu_bgeu": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "hdlname": "cpu_I is_beq_bne_blt_bge_bltu_bgeu",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:656.6-656.34"
          }
        },
        "cpu_I.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1518 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:856.36-856.72"
          }
        },
        "cpu_I.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1519 ],
          "attributes": {
          }
        },
        "cpu_I.is_compare": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "hdlname": "cpu_I is_compare",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:660.6-660.16"
          }
        },
        "cpu_I.is_compare_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1520 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:846.17-846.96"
          }
        },
        "cpu_I.is_compare_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 314, 315, 115, 116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_jalr_addi_slti_sltiu_xori_ori_andi": {
          "hide_name": 0,
          "bits": [ 1522 ],
          "attributes": {
            "hdlname": "cpu_I is_jalr_addi_slti_sltiu_xori_ori_andi",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:650.6-650.43"
          }
        },
        "cpu_I.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1521 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1082.45-1089.5"
          }
        },
        "cpu_I.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 538, 1525, 1524, 1533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_lb_lh_lw_lbu_lhu": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
            "hdlname": "cpu_I is_lb_lh_lw_lbu_lhu",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:648.6-648.25"
          }
        },
        "cpu_I.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1526 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:857.36-857.72"
          }
        },
        "cpu_I.is_lui_auipc_jal": {
          "hide_name": 0,
          "bits": [ 1523 ],
          "attributes": {
            "hdlname": "cpu_I is_lui_auipc_jal",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:647.6-647.22"
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1528, 1529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1529, 974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_6_O": {
          "hide_name": 0,
          "bits": [ 807, 529, 976, 997 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 908 ],
          "attributes": {
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 542, 1530, 1523, 1251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 512, 1251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 523, 1397, 1285, 554 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_lui_auipc_jal_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1251, 1290, 867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_sb_sh_sw": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
            "hdlname": "cpu_I is_sb_sh_sw",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:651.6-651.17"
          }
        },
        "cpu_I.is_sb_sh_sw_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:858.36-858.72"
          }
        },
        "cpu_I.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1093, 1527, 1191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_sll_srl_sra": {
          "hide_name": 0,
          "bits": [ 1533 ],
          "attributes": {
            "hdlname": "cpu_I is_sll_srl_sra",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:652.6-652.20"
          }
        },
        "cpu_I.is_sll_srl_sra_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1091.22-1095.5"
          }
        },
        "cpu_I.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1534, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 510, 511, 512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1524, 508, 1535, 512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 520, 521, 508, 522 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 512, 305, 310, 515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 512, 517, 518, 1539 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.is_slli_srli_srai": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
            "hdlname": "cpu_I is_slli_srli_srai",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:649.6-649.23"
          }
        },
        "cpu_I.is_slli_srli_srai_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1541 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1076.25-1080.5"
          }
        },
        "cpu_I.is_slti_blt_slt": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
            "hdlname": "cpu_I is_slti_blt_slt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:654.6-654.21"
          }
        },
        "cpu_I.is_slti_blt_slt_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1151 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5"
          }
        },
        "cpu_I.is_sltiu_bltu_sltu": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
            "hdlname": "cpu_I is_sltiu_bltu_sltu",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:655.6-655.24"
          }
        },
        "cpu_I.is_sltiu_bltu_sltu_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1156 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:840.2-1146.5"
          }
        },
        "cpu_I.latched_branch": {
          "hide_name": 0,
          "bits": [ 582 ],
          "attributes": {
            "hdlname": "cpu_I latched_branch",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1183.6-1183.20"
          }
        },
        "cpu_I.latched_branch_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1542 ],
          "attributes": {
          }
        },
        "cpu_I.latched_branch_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1161, 308, 1543 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_branch_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 1193, 1544, 308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_compr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I latched_compr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1184.6-1184.19"
          }
        },
        "cpu_I.latched_is_lb": {
          "hide_name": 0,
          "bits": [ 1197 ],
          "attributes": {
            "hdlname": "cpu_I latched_is_lb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1188.6-1188.19"
          }
        },
        "cpu_I.latched_is_lb_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1199 ],
          "attributes": {
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1550, 311, 1551 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1633, 1548, 311, 1555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1660, 1556, 311, 1558 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1600, 1579, 1610, 1608, 1606, 1604, 1602, 1583, 1561, 1557, 1599, 1597, 1595, 1553, 1592, 1590, 1554, 1587, 1585, 1581, 1577, 1575, 1573, 1571, 1569, 1567, 1565, 1563, 1614, 1612 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "cpu_I.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 1578, 1609, 1607, 1605, 1603, 1601, 1582, 1560, 1559, 1598, 1596, 1594, 1593, 1591, 1589, 1588, 1586, 1584, 1580, 1576, 1574, 1572, 1570, 1568, 1566, 1564, 1562, 1613, 1611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1785.16-1785.36|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu_I.latched_is_lh": {
          "hide_name": 0,
          "bits": [ 1205 ],
          "attributes": {
            "hdlname": "cpu_I latched_is_lh",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1187.6-1187.19"
          }
        },
        "cpu_I.latched_is_lh_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1206 ],
          "attributes": {
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_10_O": {
          "hide_name": 0,
          "bits": [ 1621, 1548, 311, 1622 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_11_O": {
          "hide_name": 0,
          "bits": [ 1625, 1548, 311, 1626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_12_O": {
          "hide_name": 0,
          "bits": [ 1629, 1548, 311, 1630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_14_O": {
          "hide_name": 0,
          "bits": [ 1635, 1548, 311, 1636 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_15_O": {
          "hide_name": 0,
          "bits": [ 1639, 1548, 311, 1640 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_16_O": {
          "hide_name": 0,
          "bits": [ 1545, 1546, 1197, 1549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_17_O": {
          "hide_name": 0,
          "bits": [ 1644, 1556, 311, 1645 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_18_O": {
          "hide_name": 0,
          "bits": [ 1648, 1556, 311, 1649 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_19_O": {
          "hide_name": 0,
          "bits": [ 1652, 1556, 311, 1653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 1619, 1548, 311, 1655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_21_O": {
          "hide_name": 0,
          "bits": [ 1662, 1556, 311, 1663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_22_O": {
          "hide_name": 0,
          "bits": [ 1666, 1556, 311, 1667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_23_O": {
          "hide_name": 0,
          "bits": [ 1670, 1556, 311, 1671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_2_O": {
          "hide_name": 0,
          "bits": [ 1658, 1548, 311, 1673 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_3_O": {
          "hide_name": 0,
          "bits": [ 1676, 1548, 311, 1677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_4_O": {
          "hide_name": 0,
          "bits": [ 1680, 1548, 311, 1681 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_5_O": {
          "hide_name": 0,
          "bits": [ 1684, 1548, 311, 1685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_6_O": {
          "hide_name": 0,
          "bits": [ 1688, 1548, 311, 1689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_7_O": {
          "hide_name": 0,
          "bits": [ 1692, 1548, 311, 1693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_8_O": {
          "hide_name": 0,
          "bits": [ 1696, 1548, 311, 1697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_9_O": {
          "hide_name": 0,
          "bits": [ 1700, 1548, 311, 1701 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1617, 1548, 311, 1703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1736, 1708, 1732, 1728, 1724, 1720, 1716, 1712, 1672, 1668, 1664, 1710, 1654, 1650, 1646, 1552, 1641, 1637, 1709, 1631, 1627, 1623, 1702, 1698, 1694, 1690, 1686, 1682, 1678, 1674, 1656, 1704 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1465.3-1892.10|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:0.0-0.0|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "cpu_I.latched_is_lh_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1545, 1546, 1197, 1547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_rd": {
          "hide_name": 0,
          "bits": [ 560, 561, 562, 563, 564 ],
          "attributes": {
            "hdlname": "cpu_I latched_rd",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1189.26-1189.36"
          }
        },
        "cpu_I.latched_rd_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1739 ],
          "attributes": {
          }
        },
        "cpu_I.latched_rd_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1740 ],
          "attributes": {
          }
        },
        "cpu_I.latched_rd_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1741 ],
          "attributes": {
          }
        },
        "cpu_I.latched_rd_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1737 ],
          "attributes": {
          }
        },
        "cpu_I.latched_rd_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 1742 ],
          "attributes": {
          }
        },
        "cpu_I.latched_rd_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 1738 ],
          "attributes": {
          }
        },
        "cpu_I.latched_stalu": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "hdlname": "cpu_I latched_stalu",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1182.6-1182.19"
          }
        },
        "cpu_I.latched_stalu_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1743 ],
          "attributes": {
          }
        },
        "cpu_I.latched_stalu_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 751, 752, 655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.latched_store": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "hdlname": "cpu_I latched_store",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1181.6-1181.19"
          }
        },
        "cpu_I.latched_store_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 1745 ],
          "attributes": {
          }
        },
        "cpu_I.mem_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772, "x", 1770, "x", "x", "x", "x", "x", "x", 1768, 1766, 1764, 1750, "x", "x", "x", 1748 ],
          "attributes": {
            "hdlname": "cpu_I mem_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:92.20-92.28"
          }
        },
        "cpu_I.mem_do_prefetch": {
          "hide_name": 0,
          "bits": [ 1780 ],
          "attributes": {
            "hdlname": "cpu_I mem_do_prefetch",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:339.6-339.21"
          }
        },
        "cpu_I.mem_do_prefetch_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1779 ],
          "attributes": {
          }
        },
        "cpu_I.mem_do_prefetch_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1536, 1790 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_prefetch_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1781, 1782, 1783, 1540 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_rdata": {
          "hide_name": 0,
          "bits": [ 1218 ],
          "attributes": {
            "hdlname": "cpu_I mem_do_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:341.6-341.18"
          }
        },
        "cpu_I.mem_do_rdata_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 1785 ],
          "attributes": {
          }
        },
        "cpu_I.mem_do_rdata_SB_DFFSS_Q_S": {
          "hide_name": 0,
          "bits": [ 1211, 1227, 1228, 1231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_rinst": {
          "hide_name": 0,
          "bits": [ 1783 ],
          "attributes": {
            "hdlname": "cpu_I mem_do_rinst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:340.6-340.18"
          }
        },
        "cpu_I.mem_do_rinst_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 1788 ],
          "attributes": {
          }
        },
        "cpu_I.mem_do_rinst_SB_DFFSS_Q_S": {
          "hide_name": 0,
          "bits": [ 1789 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5"
          }
        },
        "cpu_I.mem_do_rinst_SB_DFFSS_Q_S_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1161, 1247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_rinst_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1465.3-1892.10|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:0.0-0.0|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:569.20-569.21"
          }
        },
        "cpu_I.mem_do_wdata": {
          "hide_name": 0,
          "bits": [ 1511 ],
          "attributes": {
            "hdlname": "cpu_I mem_do_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:342.6-342.18"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 1792 ],
          "attributes": {
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1786, 1238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 295, 249, 1796, 1794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1642, 1205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1800, 1695, 1799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1545, 1546, 311, 1711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1801, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O": {
          "hide_name": 0,
          "bits": [ 1713, 1714, 311, 1715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1800, 1699, 1803, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_3_O": {
          "hide_name": 0,
          "bits": [ 1717, 1718, 311, 1719 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1800, 1620, 1805, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_4_O": {
          "hide_name": 0,
          "bits": [ 1721, 1722, 311, 1723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_4_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1800, 1624, 1807, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_5_O": {
          "hide_name": 0,
          "bits": [ 1725, 1726, 311, 1727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_5_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1800, 1628, 1809, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_6_O": {
          "hide_name": 0,
          "bits": [ 1729, 1730, 311, 1731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_6_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1800, 1632, 1811, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_7_O": {
          "hide_name": 0,
          "bits": [ 1733, 1734, 311, 1735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1705, 1706, 311, 1707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1800, 1638, 1813, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1800, 1634, 249, 1814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1205, 1197, 1647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 1205, 1197, 1651 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_3_O": {
          "hide_name": 0,
          "bits": [ 1205, 1197, 1659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_4_O": {
          "hide_name": 0,
          "bits": [ 1205, 1197, 1661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_5_O": {
          "hide_name": 0,
          "bits": [ 1205, 1197, 1665 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_6_O": {
          "hide_name": 0,
          "bits": [ 1205, 1197, 1669 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 1797, 1657, 1806, 1796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1205, 1197, 1643 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_S": {
          "hide_name": 0,
          "bits": [ 1793 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_S_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1077, 1818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_DFFSS_Q_S_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 308, 512, 312, 1819 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_do_wdata_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
          }
        },
        "cpu_I.mem_la_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", 1762, 1761, 1760, 1759, 1758, 1757, 1756, 1755, 1753, 1751, 1777, 1775, 1773, 1771, "x", 1769, "x", "x", "x", "x", "x", "x", 1767, 1765, 1763, 1749, "x", "x", "x", 1746 ],
          "attributes": {
            "hdlname": "cpu_I mem_la_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:100.20-100.31"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ 1824, 201, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_11_I1": {
          "hide_name": 0,
          "bits": [ 1825, 209, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_12_I1": {
          "hide_name": 0,
          "bits": [ 1826, 217, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_13_I1": {
          "hide_name": 0,
          "bits": [ 1827, 224, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_14_I1": {
          "hide_name": 0,
          "bits": [ 1828, 233, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_15_I1": {
          "hide_name": 0,
          "bits": [ 1829, 240, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ 1830, 252, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_17_I1": {
          "hide_name": 0,
          "bits": [ 1831, 260, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ 1832, 267, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ 1833, 276, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1823, 324, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1834, 339, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1835, 336, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ 1836, 356, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ 1837, 144, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ 1838, 160, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ 1839, 169, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 1840, 177, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ 1841, 184, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_addr_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1822, 333, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_firstword": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I mem_la_firstword",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:346.7-346.23"
          }
        },
        "cpu_I.mem_la_firstword_xfer": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I mem_la_firstword_xfer",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:347.7-347.28"
          }
        },
        "cpu_I.mem_la_use_prefetched_high_word": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I mem_la_use_prefetched_high_word",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:356.7-356.38"
          }
        },
        "cpu_I.mem_la_wdata": {
          "hide_name": 0,
          "bits": [ 250, 296, 277, 268, 261, 253, 241, 234, 1866, 1864, 1862, 1860, 1857, 1855, 1853, 1852, 1851, 1850, 1849, 1848, 1847, 1846, 1873, 1872, 1871, 1870, 1869, 1868, 1867, 1858, 1845, 1843 ],
          "attributes": {
            "hdlname": "cpu_I mem_la_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:101.20-101.32"
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1616, 189, 1844 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1616, 280, 1854 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 1802, 185, 1856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 1802, 202, 1859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 1802, 210, 1861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 1802, 218, 1863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 1802, 225, 1865 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1197, 1205, 1632, 1616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_la_wdata_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1802, 161, 1842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata": {
          "hide_name": 0,
          "bits": [ 1172, 1173, 1179, 1189, 1214, 1213, 1215, 1798, 1816, 1817, 1812, 1810, 1808, 1806, 1804, 1795, 1638, 1634, 1632, 1628, 1624, 1620, 1699, 1695, 1691, 1687, 1683, 1679, 1675, 1657, 1618, 1615 ],
          "attributes": {
            "hdlname": "cpu_I mem_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:95.20-95.29"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_10_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1880, 1881 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1883, 1884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1886, 1887 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1889, 1890 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1892, 1893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1895, 1896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_16_I2": {
          "hide_name": 0,
          "bits": [ 1898, 1875, 1899, 1900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_17_I2": {
          "hide_name": 0,
          "bits": [ 1902, 1875, 1903, 1904 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_18_I2": {
          "hide_name": 0,
          "bits": [ 1906, 1875, 1907, 1908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_19_I2": {
          "hide_name": 0,
          "bits": [ 1910, 1875, 1911, 1912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1878, 1879 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_20_I2": {
          "hide_name": 0,
          "bits": [ 1917, 1875, 1918, 1919 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_21_I3": {
          "hide_name": 0,
          "bits": [ 1921, 1922, 1923, 1924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_21_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1925, 1875, 1926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_22_I3": {
          "hide_name": 0,
          "bits": [ 1922, 1928, 1929 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_22_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1930, 1875, 1931, 1932 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_23_I3": {
          "hide_name": 0,
          "bits": [ 1922, 1934, 1935 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_23_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1936, 1875, 1937, 1938 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_24_I3": {
          "hide_name": 0,
          "bits": [ 1922, 1940, 1941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1942, 1875, 1943, 1944 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_25_I3": {
          "hide_name": 0,
          "bits": [ 1922, 1946, 1947 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_25_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1948, 1875, 1949, 1950 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_26_I3": {
          "hide_name": 0,
          "bits": [ 1922, 1952, 1953 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_26_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1954, 1875, 1955, 1956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_27_I3": {
          "hide_name": 0,
          "bits": [ 1922, 1958, 1959 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_27_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1960, 1875, 1961, 1962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_28_I3": {
          "hide_name": 0,
          "bits": [ 1964, 1922, 1965, 1966 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1967, 1875, 1968 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_29_I2": {
          "hide_name": 0,
          "bits": [ 1970, 1875, 1971, 1972 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1915, 1916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_30_I2": {
          "hide_name": 0,
          "bits": [ 1977, 1875, 1978, 1979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_31_I2": {
          "hide_name": 0,
          "bits": [ 1981, 1875, 1982, 1983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1975, 1976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1986, 1987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1989, 1990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1992, 1993 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1995, 1996 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 1875, 1998, 1999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_9_I3": {
          "hide_name": 0,
          "bits": [ 1875, 2001, 2002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1874, 1875, 1876, 1877 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_rdata_latched": {
          "hide_name": 0,
          "bits": [ 3583, 3584, 3585, 3586, 3587, 3588, 3589, 1033, 1031, 1029, 1027, 1025, 1019, 1018, 1017, 1038, 1037, 1036, 1035, 1014, 1069, 1068, 1067, 1066, 1016, 1015, 1024, 1023, 1022, 1021, 1020, 1013 ],
          "attributes": {
            "hdlname": "cpu_I mem_rdata_latched",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:354.14-354.31",
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "cpu_I.mem_rdata_latched_noshuffle": {
          "hide_name": 0,
          "bits": [ 3583, 3584, 3585, 3586, 3587, 3588, 3589, 1033, 1031, 1029, 1027, 1025, 1019, 1018, 1017, 1038, 1037, 1036, 1035, 1014, 1069, 1068, 1067, 1066, 1016, 1015, 1024, 1023, 1022, 1021, 1020, 1013 ],
          "attributes": {
            "hdlname": "cpu_I mem_rdata_latched_noshuffle",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:353.14-353.41",
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "cpu_I.mem_rdata_q": {
          "hide_name": 0,
          "bits": [ 1181, 1180, 1178, 1182, 1183, 1185, 1184, 971, 984, 982, 1010, 1007, 1086, 992, 1012, 999, 1003, 988, 1006, 1001, 973, 990, 986, 980, 1000, 993, 1009, 994, 1004, 989, 996, 974 ],
          "attributes": {
            "hdlname": "cpu_I mem_rdata_q",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:338.13-338.24"
          }
        },
        "cpu_I.mem_state": {
          "hide_name": 0,
          "bits": [ 2008, 2006 ],
          "attributes": {
            "hdlname": "cpu_I mem_state",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:335.12-335.21"
          }
        },
        "cpu_I.mem_state_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2007 ],
          "attributes": {
          }
        },
        "cpu_I.mem_state_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2005 ],
          "attributes": {
          }
        },
        "cpu_I.mem_state_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2006, 2011, 2010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1511, 1791, 2008, 2012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2008, 2009, 2010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_valid": {
          "hide_name": 0,
          "bits": [ 2017 ],
          "attributes": {
            "hdlname": "cpu_I mem_valid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:88.20-88.29"
          }
        },
        "cpu_I.mem_valid_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2016 ],
          "attributes": {
          }
        },
        "cpu_I.mem_valid_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2019, 2022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_valid_SB_LUT4_I3_O_SB_LUT4_I2_3_O": {
          "hide_name": 0,
          "bits": [ 64, 63 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_valid_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 24, 23 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "cpu_I mem_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:93.20-93.29"
          }
        },
        "cpu_I.mem_wordsize": {
          "hide_name": 0,
          "bits": [ "x", 1802, 1815 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "cpu_I.mem_wordsize_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2025 ],
          "attributes": {
          }
        },
        "cpu_I.mem_wordsize_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2024 ],
          "attributes": {
          }
        },
        "cpu_I.mem_wstrb": {
          "hide_name": 0,
          "bits": [ 2020, 2021, 2022, 2023 ],
          "attributes": {
            "hdlname": "cpu_I mem_wstrb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:94.20-94.29"
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2027 ],
          "attributes": {
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2028, 2022, 1787, 1794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2029 ],
          "attributes": {
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1794, 2021, 2030, 1787 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2031 ],
          "attributes": {
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2026 ],
          "attributes": {
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2033, 2023, 1787, 1794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1794, 2020, 2032, 1787 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.mem_xfer": {
          "hide_name": 0,
          "bits": [ 1174 ],
          "attributes": {
            "hdlname": "cpu_I mem_xfer",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:344.7-344.15"
          }
        },
        "cpu_I.next_pc": {
          "hide_name": 0,
          "bits": [ "0", "x", 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, "x", 3604, "x", "x", "x", "x", "x", "x", 3605, 3606, 3607, 3608, "x", "x", "x", 3609 ],
          "attributes": {
            "hdlname": "cpu_I next_pc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:178.14-178.21",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 17 24 25 26 27 31"
          }
        },
        "cpu_I.pcpi_div_rd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I pcpi_div_rd",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:247.14-247.25"
          }
        },
        "cpu_I.pcpi_div_ready": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I pcpi_div_ready",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:249.14-249.28"
          }
        },
        "cpu_I.pcpi_div_wait": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I pcpi_div_wait",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:248.14-248.27"
          }
        },
        "cpu_I.pcpi_div_wr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I pcpi_div_wr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:246.14-246.25"
          }
        },
        "cpu_I.pcpi_int_rd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I pcpi_int_rd",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:252.13-252.24"
          }
        },
        "cpu_I.pcpi_int_ready": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I pcpi_int_ready",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:254.13-254.27"
          }
        },
        "cpu_I.pcpi_int_wait": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I pcpi_int_wait",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:253.13-253.26"
          }
        },
        "cpu_I.pcpi_int_wr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I pcpi_int_wr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:251.13-251.24"
          }
        },
        "cpu_I.pcpi_mul_rd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "cpu_I pcpi_mul_rd",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:242.14-242.25"
          }
        },
        "cpu_I.pcpi_mul_ready": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I pcpi_mul_ready",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:244.14-244.28"
          }
        },
        "cpu_I.pcpi_mul_wait": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I pcpi_mul_wait",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:243.14-243.27"
          }
        },
        "cpu_I.pcpi_mul_wr": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "cpu_I pcpi_mul_wr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:241.14-241.25"
          }
        },
        "cpu_I.pcpi_rs1": {
          "hide_name": 0,
          "bits": [ 249, 295, 276, 267, 260, 252, 240, 233, 224, 217, 209, 201, 184, 177, 169, 160, 153, 144, 138, 129, 121, 112, 371, 293, 356, 336, 339, 324, 317, 281, 190, 333 ],
          "attributes": {
            "hdlname": "cpu_I pcpi_rs1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:107.20-107.28"
          }
        },
        "cpu_I.pcpi_rs2": {
          "hide_name": 0,
          "bits": [ 250, 296, 277, 268, 261, 253, 241, 234, 225, 218, 210, 202, 185, 178, 170, 161, 152, 145, 137, 128, 120, 111, 370, 292, 357, 335, 340, 325, 316, 280, 189, 334 ],
          "attributes": {
            "hdlname": "cpu_I pcpi_rs2",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:108.20-108.28"
          }
        },
        "cpu_I.reg_next_pc": {
          "hide_name": 0,
          "bits": [ "0", "0", 760, 755, 903, 748, 743, 738, 733, 728, 723, 718, 708, 703, 698, 693, 688, 683, 678, 673, 668, 662, 899, 840, 836, 832, 828, 824, 820, 763, 711, 901 ],
          "attributes": {
            "hdlname": "cpu_I reg_next_pc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:160.21-160.32"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2038 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 663, 2039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2041 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 669, 2042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 2044 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 674, 2045 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 2047 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 679, 2048 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 2050 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 684, 2051 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 2053 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 689, 2054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2056 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 694, 2057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2059 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 699, 2060 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 2062 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 704, 2063 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 2065 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 709, 2066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2037 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 712, 2068 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 2071 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 719, 2072 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 2074 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 724, 2075 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 2077 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 729, 2078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 2080 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 734, 2081 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 2083 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 739, 2084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 2086 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 744, 2087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 2089 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 749, 2090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 2092 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 815, 2093 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 2095 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 756, 2096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 2098 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2070 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 764, 2099 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2101 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 778, 2102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2104 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 781, 2105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2107 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 783, 2108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2110 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 785, 2111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2113 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 787, 2114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2116 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 789, 2117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2119 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 791, 2120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2035 ],
          "attributes": {
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 902, 2122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3610, 2097, 2094, 2091, 2088, 2085, 2082, 2079, 2076, 2073, 2067, 2064, 2061, 2058, 2055, 2052, 2049, 2046, 2043, 2040, 2121, 2118, 2115, 2112, 2109, 2106, 2103, 2100, 2069, 2123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "0 "
          }
        },
        "cpu_I.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 761, 2149, 2148, 2147, 2146, 2145, 2135, 2125, 2124, 2144, 2143, 2142, 2141, 2140, 2139, 2138, 2137, 2136, 2134, 2133, 2132, 2131, 2130, 2129, 2128, 2127, 2126, 2151, 2150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1539.21-1539.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu_I.reg_op1": {
          "hide_name": 0,
          "bits": [ 249, 295, 276, 267, 260, 252, 240, 233, 224, 217, 209, 201, 184, 177, 169, 160, 153, 144, 138, 129, 121, 112, 371, 293, 356, 336, 339, 324, 317, 281, 190, 333 ],
          "attributes": {
            "hdlname": "cpu_I reg_op1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:160.34-160.41"
          }
        },
        "cpu_I.reg_op1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2152 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op1_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2153, 333, 1282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_op1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1285, 600, 2154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_op1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1499, 310, 2155, 523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_op1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 656, 1290, 2156, 310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_op2": {
          "hide_name": 0,
          "bits": [ 250, 296, 277, 268, 261, 253, 241, 234, 225, 218, 210, 202, 185, 178, 170, 161, 152, 145, 137, 128, 120, 111, 370, 292, 357, 335, 340, 325, 316, 280, 189, 334 ],
          "attributes": {
            "hdlname": "cpu_I reg_op2",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:160.43-160.50"
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2159 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2160 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 2161 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 2162 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 2163 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 2164 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2165 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2166 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 2167 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 2168 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2158 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 2170 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 2171 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 2172 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 2173 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 2174 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 2175 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 2176 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 2177 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 621, 2178, 310, 517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 2179 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 620, 2180, 310, 517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 2181 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 619, 2182, 310, 517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2169 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 2184 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 907, 2185, 1524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 2186 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2183 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2187 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2188 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2189 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2190 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2191 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2192 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2157 ],
          "attributes": {
          }
        },
        "cpu_I.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1071, 624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_out": {
          "hide_name": 0,
          "bits": [ 819, 818, 762, 757, 1744, 750, 745, 740, 735, 730, 725, 720, 710, 705, 700, 695, 690, 685, 680, 675, 670, 664, 900, 841, 837, 833, 829, 825, 821, 765, 713, 904 ],
          "attributes": {
            "hdlname": "cpu_I reg_out",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:160.52-160.59"
          }
        },
        "cpu_I.reg_pc": {
          "hide_name": 0,
          "bits": [ "0", "0", 758, 862, 893, 891, 889, 887, 885, 867, 846, 844, 883, 881, 879, 877, 875, 873, 871, 869, 865, 863, 860, 858, 856, 854, 852, 850, 848, 897, 895, 656 ],
          "attributes": {
            "hdlname": "cpu_I reg_pc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:160.13-160.19"
          }
        },
        "cpu_I.reg_pc_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2036 ],
          "attributes": {
          }
        },
        "cpu_I.reg_sh": {
          "hide_name": 0,
          "bits": [ 1263, 1264, 1249, 1262, 1265 ],
          "attributes": {
            "hdlname": "cpu_I reg_sh",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:161.12-161.18"
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2194 ],
          "attributes": {
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2195, 1253, 1263, 310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2196 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5"
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2197, 2198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2201 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5"
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2202, 2203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1259, 2204, 2199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1821.16-1821.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 1249, 2206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1821.16-1821.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2207 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1375.2-1947.5"
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2208, 2209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2193 ],
          "attributes": {
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2211, 2212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1260, 2213, 2210, 2205, 2200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829.16-1829.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "cpu_I.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 1263, 2216, 2215, 2214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:1829.16-1829.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "cpu_I.trap": {
          "hide_name": 0,
          "bits": [ 2217 ],
          "attributes": {
            "hdlname": "cpu_I trap",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:151.4-161.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/picorv32.v:86.13-86.17"
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1783, 2013, 14, 2014 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2218, 1783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1538, 1537, 14, 1780 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1780, 1248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2219, 1820 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.trap_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2018, 2017, 1747 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.trap_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1786, 2015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "cpu_I.trap_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1218, 1511, 1820, 1784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dfu_helper_I.armed": {
          "hide_name": 0,
          "bits": [ 2222 ],
          "attributes": {
            "hdlname": "dfu_helper_I armed",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:44.6-44.11"
          }
        },
        "dfu_helper_I.armed_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2221 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:103.2-107.42"
          }
        },
        "dfu_helper_I.boot_now": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "dfu_helper_I boot_now",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:19.14-19.22"
          }
        },
        "dfu_helper_I.boot_sel": {
          "hide_name": 0,
          "bits": [ 20, 18 ],
          "attributes": {
            "hdlname": "dfu_helper_I boot_sel",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:18.20-18.28"
          }
        },
        "dfu_helper_I.btn_f": {
          "hide_name": 0,
          "bits": [ 2241 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_f",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:41.7-41.12"
          }
        },
        "dfu_helper_I.btn_flt_I.all_one": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I all_one",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:32.15-32.22|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.all_rst": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I all_rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:33.15-33.22|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.all_zero": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I all_zero",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:31.15-31.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:27.14-27.17|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.cnt": {
          "hide_name": 0,
          "bits": [ 2231, 2229, 2227, 2225 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I cnt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:40.15-40.18|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2230, 2228, 2226, 2224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:74.11-74.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move": {
          "hide_name": 0,
          "bits": [ 2236, 2234, 2234, 2234 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I cnt_move",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:41.15-41.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "0", 2235, 2232, 2233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:74.11-74.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "dfu_helper_I.btn_flt_I.cnt_move_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2237, 2239, 2238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dfu_helper_I.btn_flt_I.evt_cond_i": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I evt_cond_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:36.7-36.17|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.fall": {
          "hide_name": 0,
          "bits": [ 2241 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I fall",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:25.14-25.18|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.fall_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2240 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:95.2-104.5|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.fall_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 13, 2245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "dfu_helper_I.btn_flt_I.in": {
          "hide_name": 0,
          "bits": [ 2247 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I in",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:19.14-19.16|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.rst": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:28.14-28.17|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.samp_cond_i": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I samp_cond_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:35.7-35.18|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.state": {
          "hide_name": 0,
          "bits": [ 2242 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I state",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:39.15-39.20|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.state_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2248 ],
          "attributes": {
          }
        },
        "dfu_helper_I.btn_flt_I.sync": {
          "hide_name": 0,
          "bits": [ 2249, 2238 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I sync",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:38.15-38.19|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_flt_I.val": {
          "hide_name": 0,
          "bits": [ 2242 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_flt_I val",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/glitch_filter.v:23.14-23.17|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:79.4-93.3"
          }
        },
        "dfu_helper_I.btn_iob": {
          "hide_name": 0,
          "bits": [ 2246 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_iob",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:38.7-38.14"
          }
        },
        "dfu_helper_I.btn_pad": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_pad",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:22.14-22.21",
            "unused_bits": "0 "
          }
        },
        "dfu_helper_I.btn_v": {
          "hide_name": 0,
          "bits": [ 2242 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_v",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:39.7-39.12"
          }
        },
        "dfu_helper_I.btn_val": {
          "hide_name": 0,
          "bits": [ 2242 ],
          "attributes": {
            "hdlname": "dfu_helper_I btn_val",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:26.14-26.21"
          }
        },
        "dfu_helper_I.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "dfu_helper_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:30.14-30.17"
          }
        },
        "dfu_helper_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "dfu_helper_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:31.14-31.17"
          }
        },
        "dfu_helper_I.timer": {
          "hide_name": 0,
          "bits": [ 2297, 2294, 2291, 2288, 2282, 2279, 2276, 2273, 2270, 2267, 2264, 2261, 2258, 2254, 2313, 2311, 2309, 2307, 2305, 2303, 2301, 2286, 2223, 2251 ],
          "attributes": {
            "hdlname": "dfu_helper_I timer",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:45.24-45.29"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2253 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2257 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 2260 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 2263 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 2266 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 2269 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2272 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2275 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 2278 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 2281 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2252 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 2287 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 2290 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 2293 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 2296 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", 2295, 2292, 2289, 2283, 2280, 2277, 2274, 2271, 2268, 2265, 2262, 2259, 2256, 2312, 2310, 2308, 2306, 2304, 2302, 2299, 2300, 2284, 2314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:113.50-113.110|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2285 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2315 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2316 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2317 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2318 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2319 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2320 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2321 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2250 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:109.2-113.112"
          }
        },
        "dfu_helper_I.timer_act": {
          "hide_name": 0,
          "bits": [ 2255 ],
          "attributes": {
            "hdlname": "dfu_helper_I timer_act",
            "keep": "true",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:46.25-46.34"
          }
        },
        "dfu_helper_I.wb_now": {
          "hide_name": 0,
          "bits": [ 2244 ],
          "attributes": {
            "hdlname": "dfu_helper_I wb_now",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:51.6-51.12"
          }
        },
        "dfu_helper_I.wb_req": {
          "hide_name": 0,
          "bits": [ 2243 ],
          "attributes": {
            "hdlname": "dfu_helper_I wb_req",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:50.6-50.12"
          }
        },
        "dfu_helper_I.wb_req_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2324 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:120.2-146.6"
          }
        },
        "dfu_helper_I.wb_sel": {
          "hide_name": 0,
          "bits": [ 2322, 2323 ],
          "attributes": {
            "hdlname": "dfu_helper_I wb_sel",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:257.4-265.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/dfu_helper.v:49.12-49.18"
          }
        },
        "dfu_helper_I.wb_sel_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2326 ],
          "attributes": {
          }
        },
        "dfu_helper_I.wb_sel_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2325 ],
          "attributes": {
          }
        },
        "ep_rx_addr_0": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:107.14-107.26"
          }
        },
        "ep_rx_data_1": {
          "hide_name": 0,
          "bits": [ 1960, 1954, 1967, 1948, 1936, 1930, 1942, 1925, 1917, 1910, 1906, 1902, 1981, 1977, 1970, 1898, 1895, 1892, 1889, 1886, 1883, 1880, 2001, 1998, 1995, 1992, 1989, 1986, 1975, 1915, 1878, 1874 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:108.14-108.26"
          }
        },
        "ep_rx_re_0": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:109.14-109.24"
          }
        },
        "ep_tx_addr_0": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:103.14-103.26"
          }
        },
        "ep_tx_data_0": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:104.14-104.26"
          }
        },
        "ep_tx_we_0": {
          "hide_name": 0,
          "bits": [ 3290 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:105.14-105.24"
          }
        },
        "epbuf_I.ack_i": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "attributes": {
            "hdlname": "epbuf_I ack_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:38.6-38.11"
          }
        },
        "epbuf_I.ack_i_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2327, 2330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "epbuf_I.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "epbuf_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:34.14-34.17"
          }
        },
        "epbuf_I.ep_rx_addr_0": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754 ],
          "attributes": {
            "hdlname": "epbuf_I ep_rx_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:29.23-29.35"
          }
        },
        "epbuf_I.ep_rx_data_1": {
          "hide_name": 0,
          "bits": [ 1960, 1954, 1967, 1948, 1936, 1930, 1942, 1925, 1917, 1910, 1906, 1902, 1981, 1977, 1970, 1898, 1895, 1892, 1889, 1886, 1883, 1880, 2001, 1998, 1995, 1992, 1989, 1986, 1975, 1915, 1878, 1874 ],
          "attributes": {
            "hdlname": "epbuf_I ep_rx_data_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:30.23-30.35"
          }
        },
        "epbuf_I.ep_rx_re_0": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "epbuf_I ep_rx_re_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:31.23-31.33"
          }
        },
        "epbuf_I.ep_tx_addr_0": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754 ],
          "attributes": {
            "hdlname": "epbuf_I ep_tx_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:25.23-25.35"
          }
        },
        "epbuf_I.ep_tx_data_0": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "epbuf_I ep_tx_data_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:26.23-26.35"
          }
        },
        "epbuf_I.ep_tx_we_0": {
          "hide_name": 0,
          "bits": [ 3290 ],
          "attributes": {
            "hdlname": "epbuf_I ep_tx_we_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:27.23-27.33"
          }
        },
        "epbuf_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "epbuf_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:35.14-35.17"
          }
        },
        "epbuf_I.wb_ack": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "attributes": {
            "hdlname": "epbuf_I wb_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:22.23-22.29"
          }
        },
        "epbuf_I.wb_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754 ],
          "attributes": {
            "hdlname": "epbuf_I wb_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:17.23-17.30"
          }
        },
        "epbuf_I.wb_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "epbuf_I wb_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:19.23-19.31"
          }
        },
        "epbuf_I.wb_we": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
            "hdlname": "epbuf_I wb_we",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:415.4-430.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/wb_epbuf.v:20.23-20.28"
          }
        },
        "mem_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772, "x", 1770, "x", "x", "x", "x", "x", "x", 1768, 1766, 1764, 1750, "x", "x", "x", 1748 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:70.14-70.22"
          }
        },
        "mem_rdata": {
          "hide_name": 0,
          "bits": [ 1172, 1173, 1179, 1189, 1214, 1213, 1215, 1798, 1816, 1817, 1812, 1810, 1808, 1806, 1804, 1795, 1638, 1634, 1632, 1628, 1624, 1620, 1699, 1695, 1691, 1687, 1683, 1679, 1675, 1657, 1618, 1615 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:71.14-71.23"
          }
        },
        "mem_valid": {
          "hide_name": 0,
          "bits": [ 2017 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:67.14-67.23"
          }
        },
        "mem_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:72.14-72.23"
          }
        },
        "mem_wstrb": {
          "hide_name": 0,
          "bits": [ 2020, 2021, 2022, 2023 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:73.14-73.23"
          }
        },
        "pb_I.bram_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32 ],
          "attributes": {
            "hdlname": "pb_I bram_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:28.21-28.30"
          }
        },
        "pb_I.bram_rdata": {
          "hide_name": 0,
          "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80 ],
          "attributes": {
            "hdlname": "pb_I bram_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:29.21-29.31"
          }
        },
        "pb_I.bram_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "pb_I bram_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:30.21-30.31"
          }
        },
        "pb_I.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "pb_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:51.14-51.17"
          }
        },
        "pb_I.pb_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772, "x", 1770, "x", "x", "x", "x", "x", "x", 1768, 1766, 1764, 1750, "x", "x", "x", 1748 ],
          "attributes": {
            "hdlname": "pb_I pb_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:20.21-20.28"
          }
        },
        "pb_I.pb_rdata": {
          "hide_name": 0,
          "bits": [ 1172, 1173, 1179, 1189, 1214, 1213, 1215, 1798, 1816, 1817, 1812, 1810, 1808, 1806, 1804, 1795, 1638, 1634, 1632, 1628, 1624, 1620, 1699, 1695, 1691, 1687, 1683, 1679, 1675, 1657, 1618, 1615 ],
          "attributes": {
            "hdlname": "pb_I pb_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:21.21-21.29"
          }
        },
        "pb_I.pb_valid": {
          "hide_name": 0,
          "bits": [ 2017 ],
          "attributes": {
            "hdlname": "pb_I pb_valid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:24.21-24.29"
          }
        },
        "pb_I.pb_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "pb_I pb_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:22.21-22.29"
          }
        },
        "pb_I.pb_wstrb": {
          "hide_name": 0,
          "bits": [ 2020, 2021, 2022, 2023 ],
          "attributes": {
            "hdlname": "pb_I pb_wstrb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:23.21-23.29"
          }
        },
        "pb_I.ram_rdy": {
          "hide_name": 0,
          "bits": [ 2332 ],
          "attributes": {
            "hdlname": "pb_I ram_rdy",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:59.7-59.14"
          }
        },
        "pb_I.ram_rdy_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2331 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:91.2-92.34"
          }
        },
        "pb_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "pb_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:52.14-52.17"
          }
        },
        "pb_I.spram_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772, "x" ],
          "attributes": {
            "hdlname": "pb_I spram_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:35.21-35.31"
          }
        },
        "pb_I.spram_rdata": {
          "hide_name": 0,
          "bits": [ 1963, 1957, 1969, 1951, 1939, 1933, 1945, 1927, 1920, 1913, 1909, 1905, 1984, 1980, 1973, 1901, 1897, 1894, 1891, 1888, 1885, 1882, 2003, 2000, 1997, 1994, 1991, 1988, 1985, 1974, 1914, 2004 ],
          "attributes": {
            "hdlname": "pb_I spram_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:36.21-36.32"
          }
        },
        "pb_I.spram_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "pb_I spram_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:37.21-37.32"
          }
        },
        "pb_I.spram_we": {
          "hide_name": 0,
          "bits": [ 2363 ],
          "attributes": {
            "hdlname": "pb_I spram_we",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:39.21-39.29"
          }
        },
        "pb_I.wb_ack": {
          "hide_name": 0,
          "bits": [ 3611, 3612, 2352, 2342, 2333, 1875 ],
          "attributes": {
            "hdlname": "pb_I wb_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:48.33-48.39",
            "unused_bits": "0 1"
          }
        },
        "pb_I.wb_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772, "x", 1770 ],
          "attributes": {
            "hdlname": "pb_I wb_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:42.33-42.40"
          }
        },
        "pb_I.wb_cyc": {
          "hide_name": 0,
          "bits": [ 3611, 3612, 1922, 3613, 3534, 3614 ],
          "attributes": {
            "hdlname": "pb_I wb_cyc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:47.33-47.39",
            "unused_bits": "0 1 3 5"
          }
        },
        "pb_I.wb_cyc_rst": {
          "hide_name": 0,
          "bits": [ 2328 ],
          "attributes": {
            "hdlname": "pb_I wb_cyc_rst",
            "keep": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:63.18-63.28"
          }
        },
        "pb_I.wb_match": {
          "hide_name": 0,
          "bits": [ 2340, 2336, 2337, 2338, 2339, 2329 ],
          "attributes": {
            "hdlname": "pb_I wb_match",
            "keep": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:62.29-62.37",
            "unused_bits": "1 2"
          }
        },
        "pb_I.wb_or.i": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "pb_I wb_or.i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:149.11-149.12"
          }
        },
        "pb_I.wb_rdata": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3612, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1962, 1956, 1965, 1950, 1938, 1932, 1944, 1923, 1919, 1912, 1908, 1904, 1983, 1979, 1972, 1900, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654 ],
          "attributes": {
            "hdlname": "pb_I wb_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:43.33-43.41",
            "unused_bits": "63 64 65 66 67 68 69 70 71 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191"
          }
        },
        "pb_I.wb_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "pb_I wb_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:44.33-44.41"
          }
        },
        "pb_I.wb_we": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
            "hdlname": "pb_I wb_we",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:46.33-46.38"
          }
        },
        "pb_I.wb_wmsk": {
          "hide_name": 0,
          "bits": [ 2020, 2021, 2022, 2023 ],
          "attributes": {
            "hdlname": "pb_I wb_wmsk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:169.4-195.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_picorv32_bridge.v:45.33-45.40"
          }
        },
        "rgb_ack": {
          "hide_name": 0,
          "bits": [ 2342 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:351.6-351.13"
          }
        },
        "rgb_ack_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2341 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:352.2-353.35"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:132.7-132.10"
          }
        },
        "spi_I.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "spi_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:58.14-58.17"
          }
        },
        "spi_I.irq": {
          "hide_name": 0,
          "bits": [ 2361 ],
          "attributes": {
            "hdlname": "spi_I irq",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:54.14-54.17",
            "unused_bits": "0 "
          }
        },
        "spi_I.pad_clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "spi_I pad_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:26.21-26.28",
            "unused_bits": "0 "
          }
        },
        "spi_I.pad_csn": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "spi_I pad_csn",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:27.21-27.28"
          }
        },
        "spi_I.pad_miso": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "spi_I pad_miso",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:25.21-25.29",
            "unused_bits": "0 "
          }
        },
        "spi_I.pad_mosi": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "spi_I pad_mosi",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:24.21-24.29",
            "unused_bits": "0 "
          }
        },
        "spi_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "spi_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:59.14-59.17"
          }
        },
        "spi_I.sb_ack": {
          "hide_name": 0,
          "bits": [ 2352 ],
          "attributes": {
            "hdlname": "spi_I sb_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:70.13-70.19"
          }
        },
        "spi_I.sb_ack_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2328, 2340, 2353, 2334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "spi_I.sb_ack_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2034, 1876, 2220, 2017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "spi_I.sb_ack_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1511, 1791, 1786 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "spi_I.sb_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "spi_I sb_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:65.13-65.20"
          }
        },
        "spi_I.sb_di": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54 ],
          "attributes": {
            "hdlname": "spi_I sb_di",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:66.13-66.18"
          }
        },
        "spi_I.sb_do": {
          "hide_name": 0,
          "bits": [ 1958, 1952, 1964, 1946, 1934, 1928, 1940, 1921 ],
          "attributes": {
            "hdlname": "spi_I sb_do",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:67.13-67.18"
          }
        },
        "spi_I.sb_rw": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
            "hdlname": "spi_I sb_rw",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:68.13-68.18"
          }
        },
        "spi_I.sb_stb": {
          "hide_name": 0,
          "bits": [ 1922 ],
          "attributes": {
            "hdlname": "spi_I sb_stb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:69.13-69.19"
          }
        },
        "spi_I.sb_stb_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2328, 1766, 1768, 2335 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "spi_I.sio_clk_i": {
          "hide_name": 0,
          "bits": [ 2343 ],
          "attributes": {
            "hdlname": "spi_I sio_clk_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:38.21-38.30"
          }
        },
        "spi_I.sio_clk_o": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
            "hdlname": "spi_I sio_clk_o",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:39.21-39.30"
          }
        },
        "spi_I.sio_clk_oe": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "hdlname": "spi_I sio_clk_oe",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:40.21-40.31"
          }
        },
        "spi_I.sio_csn_o": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "spi_I sio_csn_o",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:42.21-42.30"
          }
        },
        "spi_I.sio_csn_o_i": {
          "hide_name": 0,
          "bits": [ 10, 2354, 2355, 2356 ],
          "attributes": {
            "hdlname": "spi_I sio_csn_o_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:72.13-72.24",
            "unused_bits": "1 2 3"
          }
        },
        "spi_I.sio_csn_oe": {
          "hide_name": 0,
          "bits": [ 2357 ],
          "attributes": {
            "hdlname": "spi_I sio_csn_oe",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:43.21-43.31",
            "unused_bits": "0 "
          }
        },
        "spi_I.sio_csn_oe_i": {
          "hide_name": 0,
          "bits": [ 2357, 2358, 2359, 2360 ],
          "attributes": {
            "hdlname": "spi_I sio_csn_oe_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:73.13-73.25",
            "unused_bits": "0 1 2 3"
          }
        },
        "spi_I.sio_miso_i": {
          "hide_name": 0,
          "bits": [ 2346 ],
          "attributes": {
            "hdlname": "spi_I sio_miso_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:34.21-34.31"
          }
        },
        "spi_I.sio_miso_o": {
          "hide_name": 0,
          "bits": [ 2347 ],
          "attributes": {
            "hdlname": "spi_I sio_miso_o",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:35.21-35.31"
          }
        },
        "spi_I.sio_miso_oe": {
          "hide_name": 0,
          "bits": [ 2348 ],
          "attributes": {
            "hdlname": "spi_I sio_miso_oe",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:36.21-36.32"
          }
        },
        "spi_I.sio_mosi_i": {
          "hide_name": 0,
          "bits": [ 2349 ],
          "attributes": {
            "hdlname": "spi_I sio_mosi_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:30.21-30.31"
          }
        },
        "spi_I.sio_mosi_o": {
          "hide_name": 0,
          "bits": [ 2350 ],
          "attributes": {
            "hdlname": "spi_I sio_mosi_o",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:31.21-31.31"
          }
        },
        "spi_I.sio_mosi_oe": {
          "hide_name": 0,
          "bits": [ 2351 ],
          "attributes": {
            "hdlname": "spi_I sio_mosi_oe",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:32.21-32.32"
          }
        },
        "spi_I.wakeup": {
          "hide_name": 0,
          "bits": [ 2362 ],
          "attributes": {
            "hdlname": "spi_I wakeup",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:55.14-55.20",
            "unused_bits": "0 "
          }
        },
        "spi_I.wb_ack": {
          "hide_name": 0,
          "bits": [ 2352 ],
          "attributes": {
            "hdlname": "spi_I wb_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:51.21-51.27"
          }
        },
        "spi_I.wb_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28 ],
          "attributes": {
            "hdlname": "spi_I wb_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:46.21-46.28"
          }
        },
        "spi_I.wb_cyc": {
          "hide_name": 0,
          "bits": [ 1922 ],
          "attributes": {
            "hdlname": "spi_I wb_cyc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:50.21-50.27"
          }
        },
        "spi_I.wb_rdata": {
          "hide_name": 0,
          "bits": [ 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "spi_I wb_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:47.21-47.29",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "spi_I.wb_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "spi_I wb_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:48.21-48.29"
          }
        },
        "spi_I.wb_we": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
            "hdlname": "spi_I wb_we",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:314.4-327.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spi_wb.v:49.21-49.26"
          }
        },
        "spi_clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:49.14-49.21"
          }
        },
        "spi_cs_n": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:50.14-50.22"
          }
        },
        "spi_miso": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:48.14-48.22"
          }
        },
        "spi_mosi": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:47.14-47.22"
          }
        },
        "spram_I.addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772 ],
          "attributes": {
            "hdlname": "spram_I addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:15.23-15.27"
          }
        },
        "spram_I.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "spram_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:20.23-20.26"
          }
        },
        "spram_I.rdata": {
          "hide_name": 0,
          "bits": [ 1963, 1957, 1969, 1951, 1939, 1933, 1945, 1927, 1920, 1913, 1909, 1905, 1984, 1980, 1973, 1901, 1897, 1894, 1891, 1888, 1885, 1882, 2003, 2000, 1997, 1994, 1991, 1988, 1985, 1974, 1914, 2004 ],
          "attributes": {
            "hdlname": "spram_I rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:16.23-16.28"
          }
        },
        "spram_I.spram_I.addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772 ],
          "attributes": {
            "hdlname": "spram_I spram_I addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:23.21-23.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "spram_I spram_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:29.21-29.24|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.map.n": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "spram_I spram_I map.n",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:83.11-83.12|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.map.o": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "spram_I spram_I map.o",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:83.17-83.18|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.map.x": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "spram_I spram_I map.x",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:83.14-83.15|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772 ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:53.17-53.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_ce": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_ce",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:56.17-56.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_di[0]": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 55, 56, 57, 58, 82, 83, 84, 85, 90, 91, 92, 93 ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_di[0]",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:65.17-65.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_di[1]": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 59, 60, 61, 62, 86, 87, 88, 89, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_di[1]",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:65.17-65.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_di_w": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 55, 56, 57, 58, 82, 83, 84, 85, 90, 91, 92, 93, 51, 52, 53, 54, 59, 60, 61, 62, 86, 87, 88, 89, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_di_w",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:61.17-61.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_dm[0]": {
          "hide_name": 0,
          "bits": [ 2020, 2021, 2022, 2023 ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_dm[0]",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:66.17-66.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_dm[1]": {
          "hide_name": 0,
          "bits": [ 2020, 2021, 2022, 2023 ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_dm[1]",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:66.17-66.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_dm_w": {
          "hide_name": 0,
          "bits": [ 2020, 2021, 2022, 2023, 2020, 2021, 2022, 2023 ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_dm_w",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:62.17-62.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_do[0]": {
          "hide_name": 0,
          "bits": [ 1963, 1957, 1969, 1951, 1920, 1913, 1909, 1905, 1897, 1894, 1891, 1888, 1997, 1994, 1991, 1988 ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_do[0]",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:64.17-64.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_do[1]": {
          "hide_name": 0,
          "bits": [ 1939, 1933, 1945, 1927, 1984, 1980, 1973, 1901, 1885, 1882, 2003, 2000, 1985, 1974, 1914, 2004 ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_do[1]",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:64.17-64.23|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_do_m[0]": {
          "hide_name": 0,
          "bits": [ 1963, 1957, 1969, 1951, 1920, 1913, 1909, 1905, 1897, 1894, 1891, 1888, 1997, 1994, 1991, 1988, 1939, 1933, 1945, 1927, 1984, 1980, 1973, 1901, 1885, 1882, 2003, 2000, 1985, 1974, 1914, 2004 ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_do_m[0]",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:59.17-59.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_do_w": {
          "hide_name": 0,
          "bits": [ 1963, 1957, 1969, 1951, 1920, 1913, 1909, 1905, 1897, 1894, 1891, 1888, 1997, 1994, 1991, 1988, 1939, 1933, 1945, 1927, 1984, 1980, 1973, 1901, 1885, 1882, 2003, 2000, 1985, 1974, 1914, 2004 ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_do_w",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:60.17-60.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_sel": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_sel",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:55.17-55.24|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.mem_wren": {
          "hide_name": 0,
          "bits": [ 2363 ],
          "attributes": {
            "hdlname": "spram_I spram_I mem_wren",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:57.17-57.25|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.rd_data": {
          "hide_name": 0,
          "bits": [ 1963, 1957, 1969, 1951, 1939, 1933, 1945, 1927, 1920, 1913, 1909, 1905, 1984, 1980, 1973, 1901, 1897, 1894, 1891, 1888, 1885, 1882, 2003, 2000, 1997, 1994, 1991, 1988, 1985, 1974, 1914, 2004 ],
          "attributes": {
            "hdlname": "spram_I spram_I rd_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:24.21-24.28|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.rd_ena": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "spram_I spram_I rd_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:25.21-25.27|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.wr_data": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "spram_I spram_I wr_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:26.21-26.28|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.spram_I.wr_ena": {
          "hide_name": 0,
          "bits": [ 2363 ],
          "attributes": {
            "hdlname": "spram_I spram_I wr_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2ice40//rtl/ice40_spram_gen.v:28.21-28.27|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:33.4-41.3"
          }
        },
        "spram_I.wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "spram_I wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:17.23-17.28"
          }
        },
        "spram_I.we": {
          "hide_name": 0,
          "bits": [ 2363 ],
          "attributes": {
            "hdlname": "spram_I we",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:215.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/soc_spram.v:19.23-19.25"
          }
        },
        "spram_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772, "x" ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:84.14-84.24"
          }
        },
        "spram_rdata": {
          "hide_name": 0,
          "bits": [ 1963, 1957, 1969, 1951, 1939, 1933, 1945, 1927, 1920, 1913, 1909, 1905, 1984, 1980, 1973, 1901, 1897, 1894, 1891, 1888, 1885, 1882, 2003, 2000, 1997, 1994, 1991, 1988, 1985, 1974, 1914, 2004 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:85.14-85.25"
          }
        },
        "spram_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:86.14-86.25"
          }
        },
        "spram_we": {
          "hide_name": 0,
          "bits": [ 2363 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:88.14-88.22"
          }
        },
        "sys_mgr_I.clk_24m": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "sys_mgr_I clk_24m",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:16.14-16.21"
          }
        },
        "sys_mgr_I.clk_24m_i": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "sys_mgr_I clk_24m_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:25.7-25.16"
          }
        },
        "sys_mgr_I.clk_48m": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "sys_mgr_I clk_48m",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:17.14-17.21"
          }
        },
        "sys_mgr_I.clk_48m_i": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "sys_mgr_I clk_48m_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:26.7-26.16"
          }
        },
        "sys_mgr_I.clk_in": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "sys_mgr_I clk_in",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:14.14-14.20"
          }
        },
        "sys_mgr_I.pll_lock": {
          "hide_name": 0,
          "bits": [ 2364 ],
          "attributes": {
            "hdlname": "sys_mgr_I pll_lock",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:22.7-22.15"
          }
        },
        "sys_mgr_I.pll_lock_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2366 ],
          "attributes": {
          }
        },
        "sys_mgr_I.pll_reset_n": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "sys_mgr_I pll_reset_n",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:23.7-23.18"
          }
        },
        "sys_mgr_I.rst_cnt": {
          "hide_name": 0,
          "bits": [ 2374, 2373, 2370, 2368 ],
          "attributes": {
            "hdlname": "sys_mgr_I rst_cnt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:28.12-28.19"
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2369 ],
          "attributes": {
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2372 ],
          "attributes": {
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2375 ],
          "attributes": {
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2367 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:76.2-80.27"
          }
        },
        "sys_mgr_I.rst_cnt_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2374, 2371, 2376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:80.15-80.26|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "sys_mgr_I.rst_i": {
          "hide_name": 0,
          "bits": [ 2377 ],
          "attributes": {
            "hdlname": "sys_mgr_I rst_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:27.7-27.12"
          }
        },
        "sys_mgr_I.rst_in": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "sys_mgr_I rst_in",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:15.14-15.20"
          }
        },
        "sys_mgr_I.rst_out": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "sys_mgr_I rst_out",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:488.9-494.3|/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/sysmgr.v:18.14-18.21"
          }
        },
        "ub_ack": {
          "hide_name": 0,
          "bits": [ 3496 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:117.14-117.20"
          }
        },
        "ub_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:112.14-112.21"
          }
        },
        "ub_cyc": {
          "hide_name": 0,
          "bits": [ 2558 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:115.14-115.20"
          }
        },
        "ub_rdata": {
          "hide_name": 0,
          "bits": [ 3506, 3505 ],
          "attributes": {
          }
        },
        "ub_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:113.14-113.22"
          }
        },
        "ub_we": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:116.14-116.19"
          }
        },
        "usb_I.buf_rx_addr_0": {
          "hide_name": 0,
          "bits": [ 2634, 2633, 2632, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631 ],
          "attributes": {
            "hdlname": "usb_I buf_rx_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:114.14-114.27"
          }
        },
        "usb_I.buf_rx_data_0": {
          "hide_name": 0,
          "bits": [ 2636, 2637, 2646, 2647, 2656, 2657, 2666, 2667 ],
          "attributes": {
            "hdlname": "usb_I buf_rx_data_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:115.14-115.27"
          }
        },
        "usb_I.buf_rx_wren_0": {
          "hide_name": 0,
          "bits": [ 2635 ],
          "attributes": {
            "hdlname": "usb_I buf_rx_wren_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:116.7-116.20"
          }
        },
        "usb_I.buf_tx_addr_0": {
          "hide_name": 0,
          "bits": [ 2634, 2633, 2632, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631 ],
          "attributes": {
            "hdlname": "usb_I buf_tx_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:110.14-110.27"
          }
        },
        "usb_I.buf_tx_data_1": {
          "hide_name": 0,
          "bits": [ 3277, 3285, 3294, 3302, 3310, 3318, 3326, 3334 ],
          "attributes": {
            "hdlname": "usb_I buf_tx_data_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:111.14-111.27"
          }
        },
        "usb_I.buf_tx_rden_0": {
          "hide_name": 0,
          "bits": [ 3076 ],
          "attributes": {
            "hdlname": "usb_I buf_tx_rden_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:112.7-112.20"
          }
        },
        "usb_I.cel_rel": {
          "hide_name": 0,
          "bits": [ 2379 ],
          "attributes": {
            "hdlname": "usb_I cel_rel",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:139.7-139.14"
          }
        },
        "usb_I.cel_rel_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2378 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:411.19-411.66"
          }
        },
        "usb_I.cel_rel_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2384, 2410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.cel_state": {
          "hide_name": 0,
          "bits": [ 2381 ],
          "attributes": {
            "hdlname": "usb_I cel_state",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:138.7-138.16"
          }
        },
        "usb_I.clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:52.14-52.17"
          }
        },
        "usb_I.cr_addr": {
          "hide_name": 0,
          "bits": [ 2392, 2391, 2390, 2389, 2388, 2387, 2386 ],
          "attributes": {
            "hdlname": "usb_I cr_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:136.14-136.21"
          }
        },
        "usb_I.cr_addr_chk": {
          "hide_name": 0,
          "bits": [ 2393 ],
          "attributes": {
            "hdlname": "usb_I cr_addr_chk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:135.7-135.18"
          }
        },
        "usb_I.cr_addr_chk_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 2394, 2395, 2393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.cr_addr_chk_SB_LUT4_I3_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2397, 2387, 2398, 2399 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.cr_addr_chk_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2402, 2403, 2388, 2404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.cr_addr_chk_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2396, 2817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.cr_bus_we": {
          "hide_name": 0,
          "bits": [ 2385 ],
          "attributes": {
            "hdlname": "usb_I cr_bus_we",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:157.7-157.16"
          }
        },
        "usb_I.cr_bus_we_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2328, 27, 2408, 2340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.cr_cel_ena": {
          "hide_name": 0,
          "bits": [ 2410 ],
          "attributes": {
            "hdlname": "usb_I cr_cel_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:134.7-134.17"
          }
        },
        "usb_I.cr_pu_ena": {
          "hide_name": 0,
          "bits": [ 2414 ],
          "attributes": {
            "hdlname": "usb_I cr_pu_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:133.7-133.16"
          }
        },
        "usb_I.csr_bus_ack": {
          "hide_name": 0,
          "bits": [ 2418 ],
          "attributes": {
            "hdlname": "usb_I csr_bus_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:152.7-152.18"
          }
        },
        "usb_I.csr_bus_clear": {
          "hide_name": 0,
          "bits": [ 2380 ],
          "attributes": {
            "hdlname": "usb_I csr_bus_clear",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:151.7-151.20"
          }
        },
        "usb_I.csr_bus_req": {
          "hide_name": 0,
          "bits": [ 2418 ],
          "attributes": {
            "hdlname": "usb_I csr_bus_req",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:150.7-150.18"
          }
        },
        "usb_I.csr_bus_req_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.csr_readout": {
          "hide_name": 0,
          "bits": [ 2392, 2391, 2390, 2389, 2388, 2387, 2386, 2393, 2922, 2613, 3655, 3656, 2410, 2381, 3657, 2414 ],
          "attributes": {
            "hdlname": "usb_I csr_readout",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:154.14-154.25",
            "unused_bits": "10 11 14"
          }
        },
        "usb_I.ep_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "usb_I ep_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:35.14-35.20"
          }
        },
        "usb_I.ep_rx_addr_0": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754 ],
          "attributes": {
            "hdlname": "usb_I ep_rx_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:31.25-31.37"
          }
        },
        "usb_I.ep_rx_data_1": {
          "hide_name": 0,
          "bits": [ 1960, 1954, 1967, 1948, 1936, 1930, 1942, 1925, 1917, 1910, 1906, 1902, 1981, 1977, 1970, 1898, 1895, 1892, 1889, 1886, 1883, 1880, 2001, 1998, 1995, 1992, 1989, 1986, 1975, 1915, 1878, 1874 ],
          "attributes": {
            "hdlname": "usb_I ep_rx_data_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:32.25-32.37"
          }
        },
        "usb_I.ep_rx_re_0": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "usb_I ep_rx_re_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:33.14-33.24"
          }
        },
        "usb_I.ep_status_I.addr_1": {
          "hide_name": 0,
          "bits": [ 2439, 2437, 2434, 2432, 2429, 2426, 2422, 2420 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I addr_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:36.14-36.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2421 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2425 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2428 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2431 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2433 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2436 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2438 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.addr_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2419 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:31.14-31.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1": {
          "hide_name": 0,
          "bits": [ 2463, 2458, 2453, 2450, 2492, 2489, 2486, 2481, 2478, 2475, 2444, 2442, 2472, 2469, 2448, 2446 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I din_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:37.14-37.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2449 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2452 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 15, 2454, 2443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 2457 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 22, 2459, 2443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 2462 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 21, 2464, 2443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2447 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2468 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2471 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2474 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2477 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2480 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 54, 2482, 2443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2485 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2488 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2491 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.din_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2445 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.dout_2": {
          "hide_name": 0,
          "bits": [ 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I dout_2",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:44.14-44.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.p_addr_0": {
          "hide_name": 0,
          "bits": [ 2440, 3658, 2435, 3238, 2430, 2427, 2423, 2441 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I p_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:14.21-14.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3",
            "unused_bits": "1 "
          }
        },
        "usb_I.ep_status_I.p_din_0": {
          "hide_name": 0,
          "bits": [ 3659, 3660, 3661, 3662, 3663, 3664, 3665, 3666, 3667, 3668, "0", "0", 3669, 3670, 3671, 3672 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I p_din_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:18.21-18.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 12 13 14 15"
          }
        },
        "usb_I.ep_status_I.p_dout_3": {
          "hide_name": 0,
          "bits": [ 2518, 2517, 2516, 2515, 2526, 2525, 2524, 2523, 2522, 2521, 2520, "x", "x", 2519, 2514, 2513 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I p_dout_3",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:19.21-19.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.p_read_0": {
          "hide_name": 0,
          "bits": [ 2528 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I p_read_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:15.21-15.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.p_read_1": {
          "hide_name": 0,
          "bits": [ 2529 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I p_read_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:39.7-39.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.p_read_2": {
          "hide_name": 0,
          "bits": [ 2512 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I p_read_2",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:45.7-45.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.p_write_0": {
          "hide_name": 0,
          "bits": [ 2443 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I p_write_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:17.21-17.30|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.p_zero_0": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "usb_I ep_status_I p_zero_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:16.21-16.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.p_zero_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "usb_I ep_status_I p_zero_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:40.7-40.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.p_zero_2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "usb_I ep_status_I p_zero_2",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:46.7-46.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:32.14-32.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_addr_0": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I s_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:22.21-22.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_din_0": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I s_din_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:26.21-26.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_dout_3": {
          "hide_name": 0,
          "bits": [ 2540, 2539, 2538, 2537, 2536, 2535, 2548, 2547, 2546, 2545, 2544, 2543, 2542, 2541, 2534, 2532 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I s_dout_3",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:27.21-27.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_read_0": {
          "hide_name": 0,
          "bits": [ 2424 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I s_read_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:23.21-23.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_read_1": {
          "hide_name": 0,
          "bits": [ 2549 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I s_read_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:41.7-41.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_read_2": {
          "hide_name": 0,
          "bits": [ 2531 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I s_read_2",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:47.7-47.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_read_2_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2551 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:67.2-73.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_ready_0": {
          "hide_name": 0,
          "bits": [ 2424 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I s_ready_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:28.21-28.30|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_ready_0_i": {
          "hide_name": 0,
          "bits": [ 2424 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I s_ready_0_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:35.7-35.18|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_write_0": {
          "hide_name": 0,
          "bits": [ 2567 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I s_write_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:25.21-25.30|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_zero_1": {
          "hide_name": 0,
          "bits": [ 2550 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I s_zero_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:42.7-42.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_zero_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2552 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.s_zero_2": {
          "hide_name": 0,
          "bits": [ 2533 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I s_zero_2",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:48.7-48.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.we_1": {
          "hide_name": 0,
          "bits": [ 2511 ],
          "attributes": {
            "hdlname": "usb_I ep_status_I we_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:38.7-38.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_status_I.we_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2553 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_status.v:55.2-64.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:376.16-392.3"
          }
        },
        "usb_I.ep_tx_addr_0": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754 ],
          "attributes": {
            "hdlname": "usb_I ep_tx_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:27.25-27.37"
          }
        },
        "usb_I.ep_tx_data_0": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "usb_I ep_tx_data_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:28.25-28.37"
          }
        },
        "usb_I.ep_tx_we_0": {
          "hide_name": 0,
          "bits": [ 3290 ],
          "attributes": {
            "hdlname": "usb_I ep_tx_we_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:29.14-29.24"
          }
        },
        "usb_I.eps_addr_0": {
          "hide_name": 0,
          "bits": [ 2440, 3658, 2435, 3238, 2430, 2427, 2423, 2441 ],
          "attributes": {
            "hdlname": "usb_I eps_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:122.14-122.24",
            "unused_bits": "1 "
          }
        },
        "usb_I.eps_bus_ack_wait": {
          "hide_name": 0,
          "bits": [ 2555 ],
          "attributes": {
            "hdlname": "usb_I eps_bus_ack_wait",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:162.7-162.23"
          }
        },
        "usb_I.eps_bus_ack_wait_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2554 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:514.2-518.96"
          }
        },
        "usb_I.eps_bus_clear": {
          "hide_name": 0,
          "bits": [ 2559 ],
          "attributes": {
            "hdlname": "usb_I eps_bus_clear",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:161.7-161.20"
          }
        },
        "usb_I.eps_bus_clear_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2330, 2555, 2556, 2557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.eps_bus_dout": {
          "hide_name": 0,
          "bits": [ 2540, 2539, 2538, 2537, 2536, 2535, 2548, 2547, 2546, 2545, 2544, 2543, 2542, 2541, 2534, 2532 ],
          "attributes": {
            "hdlname": "usb_I eps_bus_dout",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:130.14-130.26"
          }
        },
        "usb_I.eps_bus_read": {
          "hide_name": 0,
          "bits": [ 2561 ],
          "attributes": {
            "hdlname": "usb_I eps_bus_read",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:127.7-127.19"
          }
        },
        "usb_I.eps_bus_read_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2560 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:497.21-497.41"
          }
        },
        "usb_I.eps_bus_ready": {
          "hide_name": 0,
          "bits": [ 2424 ],
          "attributes": {
            "hdlname": "usb_I eps_bus_ready",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:126.7-126.20"
          }
        },
        "usb_I.eps_bus_req": {
          "hide_name": 0,
          "bits": [ 2562 ],
          "attributes": {
            "hdlname": "usb_I eps_bus_req",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:160.7-160.18"
          }
        },
        "usb_I.eps_bus_req_ok_dly": {
          "hide_name": 0,
          "bits": [ 2564, 2563, 2557 ],
          "attributes": {
            "hdlname": "usb_I eps_bus_req_ok_dly",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:164.13-164.31"
          }
        },
        "usb_I.eps_bus_req_ok_dly_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2565 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:510.2-511.78"
          }
        },
        "usb_I.eps_bus_write": {
          "hide_name": 0,
          "bits": [ 2567 ],
          "attributes": {
            "hdlname": "usb_I eps_bus_write",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:129.7-129.20"
          }
        },
        "usb_I.eps_bus_write_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2566 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:498.21-498.41"
          }
        },
        "usb_I.eps_rddata_3": {
          "hide_name": 0,
          "bits": [ 2518, 2517, 2516, 2515, 2526, 2525, 2524, 2523, 2522, 2521, 2520, "x", "x", 2519, 2514, 2513 ],
          "attributes": {
            "hdlname": "usb_I eps_rddata_3",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:124.14-124.26"
          }
        },
        "usb_I.eps_read_0": {
          "hide_name": 0,
          "bits": [ 2528 ],
          "attributes": {
            "hdlname": "usb_I eps_read_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:119.7-119.17"
          }
        },
        "usb_I.eps_wrdata_0": {
          "hide_name": 0,
          "bits": [ 3659, 3660, 3661, 3662, 3663, 3664, 3665, 3666, 3667, 3668, "0", "0", 3669, 3670, 3671, 3672 ],
          "attributes": {
            "hdlname": "usb_I eps_wrdata_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:123.14-123.26",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 12 13 14 15"
          }
        },
        "usb_I.eps_write_0": {
          "hide_name": 0,
          "bits": [ 2443 ],
          "attributes": {
            "hdlname": "usb_I eps_write_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:121.7-121.18"
          }
        },
        "usb_I.eps_zero_0": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "usb_I eps_zero_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:120.7-120.17"
          }
        },
        "usb_I.evt_data": {
          "hide_name": 0,
          "bits": [ "0", 3108, 2473, 3238, 2430, 2427, 2423, 2441, 3112, 2860, 3100, 3097 ],
          "attributes": {
            "hdlname": "usb_I evt_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:172.14-172.22"
          }
        },
        "usb_I.evt_pending": {
          "hide_name": 0,
          "bits": [ 3657 ],
          "attributes": {
            "hdlname": "usb_I evt_pending",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:169.7-169.18",
            "unused_bits": "0 "
          }
        },
        "usb_I.evt_rd_ack": {
          "hide_name": 0,
          "bits": [ 2569 ],
          "attributes": {
            "hdlname": "usb_I evt_rd_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:168.7-168.17"
          }
        },
        "usb_I.evt_rd_ack_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2568 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:414.19-414.51"
          }
        },
        "usb_I.evt_rd_data": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 2411, 2575, 2574, 2415 ],
          "attributes": {
            "hdlname": "usb_I evt_rd_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:166.14-166.25"
          }
        },
        "usb_I.evt_rd_rdy": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "usb_I evt_rd_rdy",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:167.7-167.17"
          }
        },
        "usb_I.evt_stb": {
          "hide_name": 0,
          "bits": [ 2571 ],
          "attributes": {
            "hdlname": "usb_I evt_stb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:173.7-173.14"
          }
        },
        "usb_I.evt_stb_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", 2570, 2572, 2573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:540.53-540.70|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.genblk1.evt_cnt": {
          "hide_name": 0,
          "bits": [ 2411, 2575, 2574, 2415 ],
          "attributes": {
            "hdlname": "usb_I genblk1.evt_cnt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:534.14-534.21"
          }
        },
        "usb_I.genblk1.evt_cnt_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2582 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536.4-540.72"
          }
        },
        "usb_I.genblk1.evt_cnt_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2583 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536.4-540.72"
          }
        },
        "usb_I.genblk1.evt_cnt_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2576 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536.4-540.72"
          }
        },
        "usb_I.genblk1.evt_cnt_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2581 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:536.4-540.72"
          }
        },
        "usb_I.ir_readout": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "usb_I ir_readout",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:155.14-155.24"
          }
        },
        "usb_I.irq": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "usb_I irq",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:46.14-46.17"
          }
        },
        "usb_I.pad_dn": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "usb_I pad_dn",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:23.14-23.20",
            "unused_bits": "0 "
          }
        },
        "usb_I.pad_dp": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "usb_I pad_dp",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:22.14-22.20",
            "unused_bits": "0 "
          }
        },
        "usb_I.pad_pu": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "usb_I pad_pu",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:24.14-24.20"
          }
        },
        "usb_I.phy_I.clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I phy_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:30.14-30.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          }
        },
        "usb_I.phy_I.dn_state": {
          "hide_name": 0,
          "bits": [ 2587, 2590, 2585 ],
          "attributes": {
            "hdlname": "usb_I phy_I dn_state",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:37.13-37.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          }
        },
        "usb_I.phy_I.dp_state": {
          "hide_name": 0,
          "bits": [ 2595, 2598, 2593 ],
          "attributes": {
            "hdlname": "usb_I phy_I dp_state",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:36.13-36.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          }
        },
        "usb_I.phy_I.pad_dn": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "usb_I phy_I pad_dn",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:17.14-17.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3",
            "unused_bits": "0 "
          }
        },
        "usb_I.phy_I.pad_dp": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "usb_I phy_I pad_dp",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:16.14-16.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3",
            "unused_bits": "0 "
          }
        },
        "usb_I.phy_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "usb_I phy_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:31.14-31.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          }
        },
        "usb_I.phy_I.rx_dn": {
          "hide_name": 0,
          "bits": [ 2590 ],
          "attributes": {
            "hdlname": "usb_I phy_I rx_dn",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:21.14-21.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          }
        },
        "usb_I.phy_I.rx_dn_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2586, 2591, 2584 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:107.4-125.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "usb_I.phy_I.rx_dn_i": {
          "hide_name": 0,
          "bits": [ 2588, 2589 ],
          "attributes": {
            "hdlname": "usb_I phy_I rx_dn_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:35.13-35.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          }
        },
        "usb_I.phy_I.rx_dp": {
          "hide_name": 0,
          "bits": [ 2598 ],
          "attributes": {
            "hdlname": "usb_I phy_I rx_dp",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:20.14-20.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          }
        },
        "usb_I.phy_I.rx_dp_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2594, 2599, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:87.4-105.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "usb_I.phy_I.rx_dp_i": {
          "hide_name": 0,
          "bits": [ 2596, 2597 ],
          "attributes": {
            "hdlname": "usb_I phy_I rx_dp_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:34.13-34.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          }
        },
        "usb_I.phy_I.tx_dn": {
          "hide_name": 0,
          "bits": [ 2600 ],
          "attributes": {
            "hdlname": "usb_I phy_I tx_dn",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:26.14-26.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          }
        },
        "usb_I.phy_I.tx_dn_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 2604, 2610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:122.4-128.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "usb_I.phy_I.tx_dp": {
          "hide_name": 0,
          "bits": [ 2602 ],
          "attributes": {
            "hdlname": "usb_I phy_I tx_dp",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:25.14-25.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          }
        },
        "usb_I.phy_I.tx_en": {
          "hide_name": 0,
          "bits": [ 2601 ],
          "attributes": {
            "hdlname": "usb_I phy_I tx_en",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_phy.v:27.14-27.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:198.4-213.3"
          }
        },
        "usb_I.phy_rx_dn": {
          "hide_name": 0,
          "bits": [ 2590 ],
          "attributes": {
            "hdlname": "usb_I phy_rx_dn",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:61.7-61.16"
          }
        },
        "usb_I.phy_rx_dp": {
          "hide_name": 0,
          "bits": [ 2598 ],
          "attributes": {
            "hdlname": "usb_I phy_rx_dp",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:60.7-60.16"
          }
        },
        "usb_I.phy_tx_dn": {
          "hide_name": 0,
          "bits": [ 2600 ],
          "attributes": {
            "hdlname": "usb_I phy_tx_dn",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:65.7-65.16"
          }
        },
        "usb_I.phy_tx_dp": {
          "hide_name": 0,
          "bits": [ 2602 ],
          "attributes": {
            "hdlname": "usb_I phy_tx_dp",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:64.7-64.16"
          }
        },
        "usb_I.phy_tx_en": {
          "hide_name": 0,
          "bits": [ 2601 ],
          "attributes": {
            "hdlname": "usb_I phy_tx_en",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:66.7-66.16"
          }
        },
        "usb_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "usb_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:53.14-53.17"
          }
        },
        "usb_I.rst_clear": {
          "hide_name": 0,
          "bits": [ 2612 ],
          "attributes": {
            "hdlname": "usb_I rst_clear",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:185.7-185.16"
          }
        },
        "usb_I.rst_clear_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2611 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:412.19-412.66"
          }
        },
        "usb_I.rst_pending": {
          "hide_name": 0,
          "bits": [ 2613 ],
          "attributes": {
            "hdlname": "usb_I rst_pending",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:184.7-184.18"
          }
        },
        "usb_I.rst_pending_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 2615 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:636.2-640.58"
          }
        },
        "usb_I.rx_buf_I.block[0].ram_rdata": {
          "hide_name": 0,
          "bits": [ 1960, 2616, 1895, 2617, 1917, 2618, 1995, 2619, 1954, 2620, 1892, 2621, 1910, 2622, 1992, 2623 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I block[0].ram_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:229.16-229.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "usb_I.rx_buf_I.block[0].ram_wdata": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 2636, "0", "0", "0", "0", "0", "0", "0", 2637, "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I block[0].ram_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:230.16-230.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.block[1].ram_rdata": {
          "hide_name": 0,
          "bits": [ 1967, 2638, 1889, 2639, 1906, 2640, 1989, 2641, 1948, 2642, 1886, 2643, 1902, 2644, 1986, 2645 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I block[1].ram_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:229.16-229.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "usb_I.rx_buf_I.block[1].ram_wdata": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 2646, "0", "0", "0", "0", "0", "0", "0", 2647, "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I block[1].ram_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:230.16-230.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.block[2].ram_rdata": {
          "hide_name": 0,
          "bits": [ 1936, 2648, 1883, 2649, 1981, 2650, 1975, 2651, 1930, 2652, 1880, 2653, 1977, 2654, 1915, 2655 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I block[2].ram_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:229.16-229.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "usb_I.rx_buf_I.block[2].ram_wdata": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 2656, "0", "0", "0", "0", "0", "0", "0", 2657, "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I block[2].ram_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:230.16-230.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.block[3].ram_rdata": {
          "hide_name": 0,
          "bits": [ 1942, 2658, 2001, 2659, 1970, 2660, 1878, 2661, 1925, 2662, 1998, 2663, 1898, 2664, 1874, 2665 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I block[3].ram_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:229.16-229.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "usb_I.rx_buf_I.block[3].ram_wdata": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", 2666, "0", "0", "0", "0", "0", "0", "0", 2667, "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I block[3].ram_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:230.16-230.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.ram_raddr": {
          "hide_name": 0,
          "bits": [ 26, 27, 28, 29, 30, 31, 32, 1754, 25, "0", "0" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I ram_raddr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:177.14-177.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3584.rdata": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3584.rdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:45.43-45.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3586.rdata": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3586.rdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:45.43-45.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3588.rdata": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3588.rdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:45.43-45.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3590.rdata": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I ram_rd_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:256$3590.rdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:45.43-45.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.ram_rd_shuffle_32$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:211$3583.src": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I ram_rd_shuffle_32$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:211$3583.src",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:122.49-122.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.ram_waddr": {
          "hide_name": 0,
          "bits": [ 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I ram_waddr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:178.14-178.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3585.wdata": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3585.wdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:97.43-97.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3587.wdata": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3587.wdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:97.43-97.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3589.wdata": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3589.wdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:97.43-97.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3591.wdata": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I ram_wr_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:261$3591.wdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:97.43-97.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.rd_addr_0": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I rd_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:22.24-22.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.rd_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I rd_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:25.14-25.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.rd_data_1": {
          "hide_name": 0,
          "bits": [ 1960, 1954, 1967, 1948, 1936, 1930, 1942, 1925, 1917, 1910, 1906, 1902, 1981, 1977, 1970, 1898, 1895, 1892, 1889, 1886, 1883, 1880, 2001, 1998, 1995, 1992, 1989, 1986, 1975, 1915, 1878, 1874 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I rd_data_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:23.27-23.36|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.rd_data_1_ram": {
          "hide_name": 0,
          "bits": [ 1960, 1895, 1917, 1995, 1954, 1892, 1910, 1992, 1967, 1889, 1906, 1989, 1948, 1886, 1902, 1986, 1936, 1883, 1981, 1975, 1930, 1880, 1977, 1915, 1942, 2001, 1970, 1878, 1925, 1998, 1898, 1874 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I rd_data_1_ram",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:180.20-180.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.rd_en_0": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I rd_en_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:24.14-24.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.wr_addr_0": {
          "hide_name": 0,
          "bits": [ 2634, 2633, 2632, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I wr_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:28.24-28.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.wr_clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I wr_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:31.14-31.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.wr_data_0": {
          "hide_name": 0,
          "bits": [ 2636, 2637, 2646, 2647, 2656, 2657, 2666, 2667 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I wr_data_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:29.27-29.36|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.wr_data_0_ram": {
          "hide_name": 0,
          "bits": [ 2636, 2637, 2646, 2647, 2656, 2657, 2666, 2667 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I wr_data_0_ram",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:181.20-181.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_buf_I.wr_en_0": {
          "hide_name": 0,
          "bits": [ 2635 ],
          "attributes": {
            "hdlname": "usb_I rx_buf_I wr_en_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:30.14-30.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:361.4-370.3"
          }
        },
        "usb_I.rx_ll_I.clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:28.14-28.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_bit_1": {
          "hide_name": 0,
          "bits": [ 2672 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_bit_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:50.13-50.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_bit_1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2670 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:115.17-117.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_bs_err_1": {
          "hide_name": 0,
          "bits": [ 2676 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_bs_err_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:56.13-56.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_bs_err_1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2675, 2675, 2675, 2675, "0", 3673, 3673, "0", 3674, "0", 3674, "0", "0", "0", 3675, "0", 3676, 3676, "0", "0", "0", 3677, "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:166.5-176.12|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "5 6 8 10 14 16 17 21"
          }
        },
        "usb_I.rx_ll_I.dec_bs_err_1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2673, 2674, 2690, 2682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_ll_I.dec_bs_skip_1": {
          "hide_name": 0,
          "bits": [ 2684 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_bs_skip_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:55.13-55.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_bs_skip_1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2683 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:183.22-183.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_eop_1": {
          "hide_name": 0,
          "bits": [ 2680 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_eop_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:52.13-52.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2686, 2686, 2686, "0", 3678, "0", 3679, "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:126.4-132.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "4 6"
          }
        },
        "usb_I.rx_ll_I.dec_eop_1_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 2689, 2688, 2687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_ll_I.dec_eop_state_1": {
          "hide_name": 0,
          "bits": [ 2688, 2689, 2680 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_eop_state_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:45.13-45.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_eop_state_1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2691, 2692, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:126.4-132.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "usb_I.rx_ll_I.dec_rep_1": {
          "hide_name": 0,
          "bits": [ 2685, 2679, 2678 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_rep_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:54.13-54.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_rep_state_1": {
          "hide_name": 0,
          "bits": [ 2685, 2679, 2678, 2676 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_rep_state_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:47.13-47.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3680, 2695, 2696, 2675 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:166.5-176.12|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 "
          }
        },
        "usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2693, 3681, 3682, 3683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:166.5-176.12|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22",
            "unused_bits": "1 2 3"
          }
        },
        "usb_I.rx_ll_I.dec_rep_state_1_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 2694 ],
          "attributes": {
          }
        },
        "usb_I.rx_ll_I.dec_sym_1": {
          "hide_name": 0,
          "bits": [ 2673, 2674 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_sym_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:49.13-49.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_sym_same_0": {
          "hide_name": 0,
          "bits": [ 2697 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_sym_same_0",
            "keep": "true",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:43.25-43.39|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_sym_same_0_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 2677 ],
          "attributes": {
          }
        },
        "usb_I.rx_ll_I.dec_sym_se_0": {
          "hide_name": 0,
          "bits": [ 2698 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_sym_se_0",
            "keep": "true",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:44.25-44.37|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_sync_1": {
          "hide_name": 0,
          "bits": [ 2700 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_sync_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:53.13-53.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2699, "0", "0", 2699, 3684, 3684, 3684, "0", "0", 3685, 3685, "0", 3686, "0", 3686, "0", "0", "0", 3687, "0", 3688, 3688, "0", "0", "0", 3689, "0", "0", 3690, "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:143.5-154.12|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "4 5 6 9 10 12 14 18 20 21 25 28"
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 2701 ],
          "attributes": {
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_DFFESR_Q_R_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2705, 2598, 2590 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2900, 2712, 2707, 2711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2802, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_ll_I.dec_sync_1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2802, 2810, 2713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_ll_I.dec_sync_state_1": {
          "hide_name": 0,
          "bits": [ 2704, 2702, 2703, 2700 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_sync_state_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:46.13-46.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3691, 2715, 2716, 2699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:143.5-154.12|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 "
          }
        },
        "usb_I.rx_ll_I.dec_sync_state_1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2714, 3692, 3693, 3694 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:143.5-154.12|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22",
            "unused_bits": "1 2 3"
          }
        },
        "usb_I.rx_ll_I.dec_valid_1": {
          "hide_name": 0,
          "bits": [ 2681 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I dec_valid_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:51.13-51.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.ll_bit": {
          "hide_name": 0,
          "bits": [ 2672 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I ll_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:20.14-20.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.ll_bs_err": {
          "hide_name": 0,
          "bits": [ 2676 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I ll_bs_err",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:25.14-25.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.ll_bs_skip": {
          "hide_name": 0,
          "bits": [ 2684 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I ll_bs_skip",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:24.14-24.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.ll_eop": {
          "hide_name": 0,
          "bits": [ 2680 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I ll_eop",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:22.14-22.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.ll_sym": {
          "hide_name": 0,
          "bits": [ 2673, 2674 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I ll_sym",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:19.20-19.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.ll_sync": {
          "hide_name": 0,
          "bits": [ 2700 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I ll_sync",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:23.14-23.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.ll_valid": {
          "hide_name": 0,
          "bits": [ 2681 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I ll_valid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:21.14-21.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.phy_rx_dn": {
          "hide_name": 0,
          "bits": [ 2590 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I phy_rx_dn",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:15.14-15.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.phy_rx_dp": {
          "hide_name": 0,
          "bits": [ 2598 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I phy_rx_dp",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:14.14-14.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:29.14-29.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.samp_active": {
          "hide_name": 0,
          "bits": [ 2718 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I samp_active",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:36.13-36.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.samp_active_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2717 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:67.2-71.92|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.samp_cnt": {
          "hide_name": 0,
          "bits": [ 2720, 2719, 2725 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I samp_cnt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:38.13-38.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3695, 2722, 3696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:84.4-94.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22",
            "unused_bits": "0 2"
          }
        },
        "usb_I.rx_ll_I.samp_cnt_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 2723 ],
          "attributes": {
          }
        },
        "usb_I.rx_ll_I.samp_cnt_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 2727, 3697, 2724 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:84.4-94.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22",
            "unused_bits": "1 "
          }
        },
        "usb_I.rx_ll_I.samp_sym_0": {
          "hide_name": 0,
          "bits": [ 2590, 2598 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I samp_sym_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:39.13-39.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.samp_sync": {
          "hide_name": 0,
          "bits": [ 2726 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I samp_sync",
            "keep": "true",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:37.25-37.34|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.samp_valid_0": {
          "hide_name": 0,
          "bits": [ 2671 ],
          "attributes": {
            "hdlname": "usb_I rx_ll_I samp_valid_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:40.13-40.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_ll_I.samp_valid_0_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2721 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_ll.v:97.2-98.74|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:250.12-263.3"
          }
        },
        "usb_I.rx_pkt_I.bit_cnt": {
          "hide_name": 0,
          "bits": [ 2730, 2734, 2731, 2741 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I bit_cnt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:82.13-82.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2728, 2735, 2733, 2737 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224.15-224.41|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 2730, 2732, 2736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:224.15-224.41|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.rx_pkt_I.bit_cnt_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2729 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.bit_eop_ok": {
          "hide_name": 0,
          "bits": [ 2740 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I bit_eop_ok",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:83.7-83.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.bit_eop_ok_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2739 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:234.19-234.40|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.bit_last": {
          "hide_name": 0,
          "bits": [ 2741 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I bit_last",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:84.7-84.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:44.14-44.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc16_ok": {
          "hide_name": 0,
          "bits": [ 2743 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc16_ok",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:97.7-97.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc16_ok_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2742 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 2682, 2745, 2744, 2746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.crc16_ok_SB_LUT4_I1_1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2900, 2712, 2750, 2747 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.crc5_ok": {
          "hide_name": 0,
          "bits": [ 2756 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc5_ok",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:94.7-94.14|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc5_ok_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2755 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I2_1_I0": {
          "hide_name": 0,
          "bits": [ 2757, 2758, 2756, 2759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.crc5_ok_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2708, 2709, 2710, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_16_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:27.14-27.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.crc": {
          "hide_name": 0,
          "bits": [ 2765, 2767, 2781, 2783, 2785, 2787, 2789, 2791, 2793, 2795, 2769, 2771, 2773, 2775, 2777, 2779 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_16_I crc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:23.26-23.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.in_bit": {
          "hide_name": 0,
          "bits": [ 2672 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_16_I in_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:18.14-18.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.in_first": {
          "hide_name": 0,
          "bits": [ 2796 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_16_I in_first",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:19.14-19.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.in_valid": {
          "hide_name": 0,
          "bits": [ 2738 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_16_I in_valid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:20.14-20.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_16_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:28.14-28.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state": {
          "hide_name": 0,
          "bits": [ 2779, 2777, 2775, 2773, 2771, 2769, 2795, 2793, 2791, 2789, 2787, 2785, 2783, 2781, 2767, 2765 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_16_I state",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:31.19-31.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_fb_mux": {
          "hide_name": 0,
          "bits": [ 2776, 3698, 2772, 2770, 2768, 2794, 2792, 2790, 2788, 2786, 2784, 2782, 2780, 2766, 3699, 3700 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_16_I state_fb_mux",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:32.19-32.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3",
            "unused_bits": "1 14 15"
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_nxt": {
          "hide_name": 0,
          "bits": [ 2778, 2776, 2774, 2772, 2770, 2768, 2794, 2792, 2790, 2788, 2786, 2784, 2782, 2780, 2766, 2764 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_16_I state_nxt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:34.19-34.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_16_I.state_upd_mux": {
          "hide_name": 0,
          "bits": [ 3701, "0", 3701, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3701 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_16_I state_upd_mux",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:270.4-278.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:33.19-33.32|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3",
            "unused_bits": "0 2 15"
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_5_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:27.14-27.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.crc": {
          "hide_name": 0,
          "bits": [ 2763, 2761, 2760, 2758, 2762 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_5_I crc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:23.26-23.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.in_bit": {
          "hide_name": 0,
          "bits": [ 2672 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_5_I in_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:18.14-18.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.in_first": {
          "hide_name": 0,
          "bits": [ 2796 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_5_I in_first",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:19.14-19.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.in_valid": {
          "hide_name": 0,
          "bits": [ 2738 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_5_I in_valid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:20.14-20.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_5_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:28.14-28.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state": {
          "hide_name": 0,
          "bits": [ 2762, 2758, 2760, 2761, 2763 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_5_I state",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:31.19-31.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_fb_mux": {
          "hide_name": 0,
          "bits": [ 2800, 3702, 2798, 2797, 3703 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_5_I state_fb_mux",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:32.19-32.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3",
            "unused_bits": "1 4"
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_nxt": {
          "hide_name": 0,
          "bits": [ 2801, 2800, 2799, 2798, 2797 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_5_I state_nxt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:34.19-34.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_5_I.state_upd_mux": {
          "hide_name": 0,
          "bits": [ 3704, "0", 3704, "0", "0" ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_5_I state_upd_mux",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:255.4-263.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:33.19-33.32|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3",
            "unused_bits": "0 2"
          }
        },
        "usb_I.rx_pkt_I.crc_cap": {
          "hide_name": 0,
          "bits": [ 2759 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_cap",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:91.7-91.14|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_cap_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 2804, 2805, 2759, 2767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.crc_cap_SB_LUT4_I2_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2806, 2807, 2808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.crc_cap_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2759, 2743, 2803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.crc_in_bit": {
          "hide_name": 0,
          "bits": [ 2672 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_in_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:87.7-87.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_in_first": {
          "hide_name": 0,
          "bits": [ 2796 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_in_first",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:89.7-89.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.crc_in_first_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 2809 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.crc_in_valid": {
          "hide_name": 0,
          "bits": [ 2738 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I crc_in_valid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:88.7-88.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.data": {
          "hide_name": 0,
          "bits": [ 2636, 2637, 2646, 2647, 2656, 2657, 2666, 2667 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:81.13-81.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.data_nxt": {
          "hide_name": 0,
          "bits": [ 2637, 2646, 2647, 2656, 2657, 2666, 2667, 2672 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I data_nxt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:80.13-80.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.inhibit": {
          "hide_name": 0,
          "bits": [ 2601 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I inhibit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:41.14-41.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.ll_bit": {
          "hide_name": 0,
          "bits": [ 2672 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I ll_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:15.14-15.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.ll_bs_err": {
          "hide_name": 0,
          "bits": [ 2676 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I ll_bs_err",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:20.14-20.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.ll_bs_skip": {
          "hide_name": 0,
          "bits": [ 2684 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I ll_bs_skip",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:19.14-19.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.ll_eop": {
          "hide_name": 0,
          "bits": [ 2680 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I ll_eop",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:17.14-17.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.ll_sym": {
          "hide_name": 0,
          "bits": [ 2673, 2674 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I ll_sym",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:14.20-14.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.ll_sync": {
          "hide_name": 0,
          "bits": [ 2700 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I ll_sync",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:18.14-18.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.ll_valid": {
          "hide_name": 0,
          "bits": [ 2681 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I ll_valid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:16.14-16.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.llu_bit_stb": {
          "hide_name": 0,
          "bits": [ 2738 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I llu_bit_stb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:76.7-76.18|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.llu_byte_stb": {
          "hide_name": 0,
          "bits": [ 2802 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I llu_byte_stb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:77.7-77.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid": {
          "hide_name": 0,
          "bits": [ 2818, 2817, 2816, 2815 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:103.13-103.16|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_cap": {
          "hide_name": 0,
          "bits": [ 2814 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pid_cap",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:100.7-100.14|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_cap_r": {
          "hide_name": 0,
          "bits": [ 2819 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pid_cap_r",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:101.7-101.16|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_is_data": {
          "hide_name": 0,
          "bits": [ 2822 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pid_is_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:106.7-106.18|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_is_data_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2821 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:328.24-328.84|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_is_data_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 2822, 2823, 2682, 2744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.pid_is_data_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2752, 2751, 2753, 2754 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.pid_is_handshake": {
          "hide_name": 0,
          "bits": [ 2751 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pid_is_handshake",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:107.7-107.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_is_handshake_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2827 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:329.24-329.112|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_is_sof": {
          "hide_name": 0,
          "bits": [ 2825 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pid_is_sof",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:104.7-104.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_is_sof_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2828 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:307.6-307.30|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_is_token": {
          "hide_name": 0,
          "bits": [ 2395 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pid_is_token",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:105.7-105.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_is_token_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2829 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:327.24-327.111|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_valid": {
          "hide_name": 0,
          "bits": [ 2753 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pid_valid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:102.7-102.16|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2830 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:306.17-316.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2831, 2832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.pid_valid_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2833, 2656, 2672, 2834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.pkt_addr": {
          "hide_name": 0,
          "bits": [ 2407, 2400, 2401, 2405, 2403, 2397, 2406 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:34.21-34.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_data": {
          "hide_name": 0,
          "bits": [ 2636, 2637, 2646, 2647, 2656, 2657, 2666, 2667 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:37.21-37.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb": {
          "hide_name": 0,
          "bits": [ 2668 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_data_stb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:38.14-38.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", 2835, 2846, 2845, 2843, 2841, 2839, 2838, 2836, 2837 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2847 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:374.2-375.54|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_data_stb_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2848, 2857, 2856, 2855, 2854, 2853, 2852, 2851, 2850, 2849 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:429.38-429.62|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "usb_I.rx_pkt_I.pkt_done_err": {
          "hide_name": 0,
          "bits": [ 2859 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_done_err",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:25.14-25.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_done_err_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2858 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:353.2-357.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_done_ok": {
          "hide_name": 0,
          "bits": [ 2865 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_done_ok",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:24.14-24.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_done_ok_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2864 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:353.2-357.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_endp": {
          "hide_name": 0,
          "bits": [ 2913, 2919, 2917, 2915 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_endp",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:35.21-35.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_frameno": {
          "hide_name": 0,
          "bits": [ 2407, 2400, 2401, 2405, 2403, 2397, 2406, 2913, 2919, 2917, 2915 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_frameno",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:33.21-33.32|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_is_data": {
          "hide_name": 0,
          "bits": [ 2822 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_is_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:30.14-30.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_is_handshake": {
          "hide_name": 0,
          "bits": [ 2751 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_is_handshake",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:31.14-31.30|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_is_sof": {
          "hide_name": 0,
          "bits": [ 2825 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_is_sof",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:28.14-28.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_is_token": {
          "hide_name": 0,
          "bits": [ 2395 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_is_token",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:29.14-29.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_pid": {
          "hide_name": 0,
          "bits": [ 2818, 2817, 2816, 2815 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_pid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:27.21-27.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_start": {
          "hide_name": 0,
          "bits": [ 2866 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I pkt_start",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:23.14-23.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2820 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:349.2-350.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2867 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:620.7-620.26"
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2868, "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 2869, 2886, 2884, 2882, 2880, 2878, 2876, 2874, 2871, 2872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.rx_pkt_I.pkt_start_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2889, 2898, 2897, 2896, 2895, 2894, 2893, 2892, 2891, 2890, 3705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.57-425.80|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "10 "
          }
        },
        "usb_I.rx_pkt_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:45.14-45.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.state": {
          "hide_name": 0,
          "bits": [ 2706, 2749, 2754, 2709, 2810, 2748, 2900, 2744 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2899 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2901, 2902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2904 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_2_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2812, 2709, 2680, 2813 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2708, 2690, 2903, 2709 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2905 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2906 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2826, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2908 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2812, 2749, 2909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2824 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.state_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 2910 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.state_prev_error": {
          "hide_name": 0,
          "bits": [ 2911 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I state_prev_error",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:73.6-73.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.state_prev_idle": {
          "hide_name": 0,
          "bits": [ 2912 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I state_prev_idle",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:72.6-72.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.token_data": {
          "hide_name": 0,
          "bits": [ 2407, 2400, 2401, 2405, 2403, 2397, 2406, 2913, 2919, 2917, 2915 ],
          "attributes": {
            "hdlname": "usb_I rx_pkt_I token_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:110.13-110.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 2811 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_rx_pkt.v:337.7-337.44|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:265.13-289.3"
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2916 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2918 ],
          "attributes": {
          }
        },
        "usb_I.rx_pkt_I.token_data_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2914 ],
          "attributes": {
          }
        },
        "usb_I.rxll_bit": {
          "hide_name": 0,
          "bits": [ 2672 ],
          "attributes": {
            "hdlname": "usb_I rxll_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:84.7-84.15"
          }
        },
        "usb_I.rxll_bs_err": {
          "hide_name": 0,
          "bits": [ 2676 ],
          "attributes": {
            "hdlname": "usb_I rxll_bs_err",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:89.7-89.18"
          }
        },
        "usb_I.rxll_bs_skip": {
          "hide_name": 0,
          "bits": [ 2684 ],
          "attributes": {
            "hdlname": "usb_I rxll_bs_skip",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:88.7-88.19"
          }
        },
        "usb_I.rxll_eop": {
          "hide_name": 0,
          "bits": [ 2680 ],
          "attributes": {
            "hdlname": "usb_I rxll_eop",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:86.7-86.15"
          }
        },
        "usb_I.rxll_sym": {
          "hide_name": 0,
          "bits": [ 2673, 2674 ],
          "attributes": {
            "hdlname": "usb_I rxll_sym",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:83.13-83.21"
          }
        },
        "usb_I.rxll_sync": {
          "hide_name": 0,
          "bits": [ 2700 ],
          "attributes": {
            "hdlname": "usb_I rxll_sync",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:87.7-87.16"
          }
        },
        "usb_I.rxll_valid": {
          "hide_name": 0,
          "bits": [ 2681 ],
          "attributes": {
            "hdlname": "usb_I rxll_valid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:85.7-85.17"
          }
        },
        "usb_I.rxpkt_addr": {
          "hide_name": 0,
          "bits": [ 2407, 2400, 2401, 2405, 2403, 2397, 2406 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:103.14-103.24"
          }
        },
        "usb_I.rxpkt_data": {
          "hide_name": 0,
          "bits": [ 2636, 2637, 2646, 2647, 2656, 2657, 2666, 2667 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:106.14-106.24"
          }
        },
        "usb_I.rxpkt_data_stb": {
          "hide_name": 0,
          "bits": [ 2668 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_data_stb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:107.7-107.21"
          }
        },
        "usb_I.rxpkt_done_err": {
          "hide_name": 0,
          "bits": [ 2859 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_done_err",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:94.7-94.21"
          }
        },
        "usb_I.rxpkt_done_ok": {
          "hide_name": 0,
          "bits": [ 2865 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_done_ok",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:93.7-93.20"
          }
        },
        "usb_I.rxpkt_endp": {
          "hide_name": 0,
          "bits": [ 2913, 2919, 2917, 2915 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_endp",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:104.14-104.24"
          }
        },
        "usb_I.rxpkt_frameno": {
          "hide_name": 0,
          "bits": [ 2407, 2400, 2401, 2405, 2403, 2397, 2406, 2913, 2919, 2917, 2915 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_frameno",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:102.14-102.27"
          }
        },
        "usb_I.rxpkt_is_data": {
          "hide_name": 0,
          "bits": [ 2822 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_is_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:99.7-99.20"
          }
        },
        "usb_I.rxpkt_is_handshake": {
          "hide_name": 0,
          "bits": [ 2751 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_is_handshake",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:100.7-100.25"
          }
        },
        "usb_I.rxpkt_is_sof": {
          "hide_name": 0,
          "bits": [ 2825 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_is_sof",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:97.7-97.19"
          }
        },
        "usb_I.rxpkt_is_token": {
          "hide_name": 0,
          "bits": [ 2395 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_is_token",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:98.7-98.21"
          }
        },
        "usb_I.rxpkt_pid": {
          "hide_name": 0,
          "bits": [ 2818, 2817, 2816, 2815 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_pid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:96.14-96.23"
          }
        },
        "usb_I.rxpkt_start": {
          "hide_name": 0,
          "bits": [ 2866 ],
          "attributes": {
            "hdlname": "usb_I rxpkt_start",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:92.7-92.18"
          }
        },
        "usb_I.sof_clear": {
          "hide_name": 0,
          "bits": [ 2921 ],
          "attributes": {
            "hdlname": "usb_I sof_clear",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:190.7-190.16"
          }
        },
        "usb_I.sof_clear_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2920 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:413.19-413.66"
          }
        },
        "usb_I.sof_pending": {
          "hide_name": 0,
          "bits": [ 2922 ],
          "attributes": {
            "hdlname": "usb_I sof_pending",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:189.7-189.18"
          }
        },
        "usb_I.sof_pending_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2923 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:656.2-657.76"
          }
        },
        "usb_I.timeout_reset": {
          "hide_name": 0,
          "bits": [ 2925, 2959, 2958, 2956, 2954, 2952, 2950, 2948, 2930, 2928, 2946, 2945, 2943, 2941, 2939, 2937, 2935, 2933, 2961, 2614 ],
          "attributes": {
            "hdlname": "usb_I timeout_reset",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:180.14-180.27"
          }
        },
        "usb_I.timeout_reset_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", 2924, 2957, 2955, 2953, 2951, 2949, 2947, 2929, 2926, 2927, 2944, 2942, 2940, 2938, 2936, 2934, 2931, 2932, 2960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2967, 2966, 2965, 2964, 2975, 2974, 2973, 2972, 2981, 2971, 2980, 2979, 2970, 2978, 2969, 2977, 2968, 2963, 2962, 2976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:632.21-632.54|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "usb_I.timeout_reset_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 2603 ],
          "attributes": {
          }
        },
        "usb_I.timeout_suspend": {
          "hide_name": 0,
          "bits": [ 2984, 3018, 3017, 3015, 3013, 3011, 3009, 3007, 2989, 2987, 3005, 3004, 3002, 3000, 2998, 2996, 2994, 2992, 3020, 2983 ],
          "attributes": {
            "hdlname": "usb_I timeout_suspend",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:179.14-179.29"
          }
        },
        "usb_I.timeout_suspend_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", 2982, 3016, 3014, 3012, 3010, 3008, 3006, 2988, 2985, 2986, 3003, 3001, 2999, 2997, 2995, 2993, 2990, 2991, 3019 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.timeout_suspend_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3023, 3031, 3030, 3029, 3028, 3027, 3026, 3040, 3039, 3025, 3038, 3037, 3024, 3022, 3036, 3035, 3034, 3021, 3033, 3032 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:623.23-623.60|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "usb_I.trans_I.addr": {
          "hide_name": 0,
          "bits": [ 2634, 2633, 2632, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631 ],
          "attributes": {
            "hdlname": "usb_I trans_I addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:146.14-146.18|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 3043 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3042 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3048 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3050 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3052 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3054 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3056 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 3058 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 3060 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 3062 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3041 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:414.2-415.60|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_inc": {
          "hide_name": 0,
          "bits": [ 3066 ],
          "attributes": {
            "hdlname": "usb_I trans_I addr_inc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:147.7-147.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.addr_inc_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ "0", 3065, 3075, 3074, 3073, 3072, 3071, 3070, 3069, 3067, 3068 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.trans_I.addr_inc_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3044, 3063, 3061, 3059, 3057, 3055, 3053, 3051, 3049, 3047, 3064 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:415.43-415.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "usb_I.trans_I.bd_length": {
          "hide_name": 0,
          "bits": [ 2870, 2888, 2887, 2885, 2883, 2881, 2879, 2877, 2875, 2873, 2669 ],
          "attributes": {
            "hdlname": "usb_I trans_I bd_length",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:151.13-151.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 3080 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.17-425.81|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3079 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.17-425.81|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3082 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.17-425.81|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3083 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.17-425.81|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3084 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.17-425.81|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3085 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.17-425.81|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3086 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.17-425.81|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 3087 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.17-425.81|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 3088 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.17-425.81|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 3089 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.17-425.81|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_length_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3077 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:425.17-425.81|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_state": {
          "hide_name": 0,
          "bits": [ 2470, 2467, 2494 ],
          "attributes": {
            "hdlname": "usb_I trans_I bd_state",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:124.13-124.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3091 ],
          "attributes": {
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3081, 2514, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3095 ],
          "attributes": {
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2519, 3081, 3096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3090 ],
          "attributes": {
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3081, 2513, 3098 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.bd_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2494, 3099, 3081, 3094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.buf_rx_addr_0": {
          "hide_name": 0,
          "bits": [ 2634, 2633, 2632, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631 ],
          "attributes": {
            "hdlname": "usb_I trans_I buf_rx_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:48.21-48.34|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.buf_rx_data_0": {
          "hide_name": 0,
          "bits": [ 2636, 2637, 2646, 2647, 2656, 2657, 2666, 2667 ],
          "attributes": {
            "hdlname": "usb_I trans_I buf_rx_data_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:49.21-49.34|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.buf_rx_wren_0": {
          "hide_name": 0,
          "bits": [ 2635 ],
          "attributes": {
            "hdlname": "usb_I trans_I buf_rx_wren_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:50.14-50.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.buf_tx_addr_0": {
          "hide_name": 0,
          "bits": [ 2634, 2633, 2632, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631 ],
          "attributes": {
            "hdlname": "usb_I trans_I buf_tx_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:44.21-44.34|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.buf_tx_data_1": {
          "hide_name": 0,
          "bits": [ 3277, 3285, 3294, 3302, 3310, 3318, 3326, 3334 ],
          "attributes": {
            "hdlname": "usb_I trans_I buf_tx_data_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:45.21-45.34|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.buf_tx_rden_0": {
          "hide_name": 0,
          "bits": [ 3076 ],
          "attributes": {
            "hdlname": "usb_I trans_I buf_tx_rden_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:46.14-46.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.cel_ena": {
          "hide_name": 0,
          "bits": [ 2410 ],
          "attributes": {
            "hdlname": "usb_I trans_I cel_ena",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:69.14-69.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.cel_rel": {
          "hide_name": 0,
          "bits": [ 2379 ],
          "attributes": {
            "hdlname": "usb_I trans_I cel_rel",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:68.14-68.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.cel_state": {
          "hide_name": 0,
          "bits": [ 2381 ],
          "attributes": {
            "hdlname": "usb_I trans_I cel_state",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:67.14-67.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.cel_state_i": {
          "hide_name": 0,
          "bits": [ 2381 ],
          "attributes": {
            "hdlname": "usb_I trans_I cel_state_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:140.7-140.18|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.cel_state_i_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 2413 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:387.2-391.84|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I trans_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:72.14-72.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.cr_addr": {
          "hide_name": 0,
          "bits": [ 2392, 2391, 2390, 2389, 2388, 2387, 2386 ],
          "attributes": {
            "hdlname": "usb_I trans_I cr_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:62.21-62.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.cr_addr_chk": {
          "hide_name": 0,
          "bits": [ 2393 ],
          "attributes": {
            "hdlname": "usb_I trans_I cr_addr_chk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:61.14-61.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.ep_bd_ctrl": {
          "hide_name": 0,
          "bits": [ 3103 ],
          "attributes": {
            "hdlname": "usb_I trans_I ep_bd_ctrl",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:119.13-119.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.ep_bd_ctrl_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 52, 2490, 2443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.ep_bd_dual": {
          "hide_name": 0,
          "bits": [ 3104 ],
          "attributes": {
            "hdlname": "usb_I trans_I ep_bd_dual",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:118.13-118.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.ep_bd_dual_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 51, 2493, 2443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.ep_bd_dual_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2524, 3106, 3102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.ep_bd_idx_cur": {
          "hide_name": 0,
          "bits": [ 3108 ],
          "attributes": {
            "hdlname": "usb_I trans_I ep_bd_idx_cur",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:120.13-120.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.ep_bd_idx_cur_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3107 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:363.22-363.72|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.ep_bd_idx_nxt": {
          "hide_name": 0,
          "bits": [ 3105 ],
          "attributes": {
            "hdlname": "usb_I trans_I ep_bd_idx_nxt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:121.13-121.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.ep_bd_idx_nxt_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3109 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.ep_bd_idx_nxt_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 53, 2487, 2443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.ep_data_toggle": {
          "hide_name": 0,
          "bits": [ 2483 ],
          "attributes": {
            "hdlname": "usb_I trans_I ep_data_toggle",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:122.13-122.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.ep_data_toggle_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3110 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:356.2-377.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.ep_data_toggle_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2473, 3102, 2523, 3111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.ep_type": {
          "hide_name": 0,
          "bits": [ 2465, 2460, 2455 ],
          "attributes": {
            "hdlname": "usb_I trans_I ep_type",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:117.13-117.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.epfw_cap_dl": {
          "hide_name": 0,
          "bits": [ 3046, 3045, 3117, 3116, 3115, 3113 ],
          "attributes": {
            "hdlname": "usb_I trans_I epfw_cap_dl",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:136.13-136.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.epfw_cap_dl_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3114 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:345.2-353.6|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.epfw_issue_wb": {
          "hide_name": 0,
          "bits": [ 3119 ],
          "attributes": {
            "hdlname": "usb_I trans_I epfw_issue_wb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:137.7-137.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3118 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:380.2-381.44|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 3124, 3126, 2527, 2530 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:297.4-325.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3122, 3102, 3123, 3125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 3119, 3121, 2424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.epfw_issue_wb_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3102, 3122, 3123, 3124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.epfw_state": {
          "hide_name": 0,
          "bits": [ 2440, 2435, 2528, 2443 ],
          "attributes": {
            "hdlname": "usb_I trans_I epfw_state",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:135.13-135.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.eps_addr_0": {
          "hide_name": 0,
          "bits": [ 2440, 3658, 2435, 3238, 2430, 2427, 2423, 2441 ],
          "attributes": {
            "hdlname": "usb_I trans_I eps_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:56.21-56.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3",
            "unused_bits": "1 "
          }
        },
        "usb_I.trans_I.eps_rddata_3": {
          "hide_name": 0,
          "bits": [ 2518, 2517, 2516, 2515, 2526, 2525, 2524, 2523, 2522, 2521, 2520, "x", "x", 2519, 2514, 2513 ],
          "attributes": {
            "hdlname": "usb_I trans_I eps_rddata_3",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:58.21-58.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.eps_read_0": {
          "hide_name": 0,
          "bits": [ 2528 ],
          "attributes": {
            "hdlname": "usb_I trans_I eps_read_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:53.14-53.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.eps_wrdata_0": {
          "hide_name": 0,
          "bits": [ 3659, 3660, 3661, 3662, 3663, 3664, 3665, 3666, 3667, 3668, "0", "0", 3669, 3670, 3671, 3672 ],
          "attributes": {
            "hdlname": "usb_I trans_I eps_wrdata_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:57.21-57.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 12 13 14 15"
          }
        },
        "usb_I.trans_I.eps_write_0": {
          "hide_name": 0,
          "bits": [ 2443 ],
          "attributes": {
            "hdlname": "usb_I trans_I eps_write_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:55.14-55.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.eps_zero_0": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "usb_I trans_I eps_zero_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:54.14-54.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.evt": {
          "hide_name": 0,
          "bits": [ 3132, 2862, 3130, 3128 ],
          "attributes": {
            "hdlname": "usb_I trans_I evt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:104.13-104.16|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.evt_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3129 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225.2-229.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.evt_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2863 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225.2-229.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.evt_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3131 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225.2-229.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.evt_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3127 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:225.2-229.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.evt_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3133, 3134, 3135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.evt_data": {
          "hide_name": 0,
          "bits": [ "0", 3108, 2473, 3238, 2430, 2427, 2423, 2441, 3112, 2860, 3100, 3097 ],
          "attributes": {
            "hdlname": "usb_I trans_I evt_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:64.21-64.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.evt_set": {
          "hide_name": 0,
          "bits": [ 2865, 2859, 3448, 3706 ],
          "attributes": {
            "hdlname": "usb_I trans_I evt_set",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:103.13-103.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3",
            "unused_bits": "3"
          }
        },
        "usb_I.trans_I.evt_stb": {
          "hide_name": 0,
          "bits": [ 2571 ],
          "attributes": {
            "hdlname": "usb_I trans_I evt_stb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:65.14-65.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.len_ld": {
          "hide_name": 0,
          "bits": [ 3081 ],
          "attributes": {
            "hdlname": "usb_I trans_I len_ld",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:153.7-153.13|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.len_xf_inc": {
          "hide_name": 0,
          "bits": [ 2668 ],
          "attributes": {
            "hdlname": "usb_I trans_I len_xf_inc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:155.7-155.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_a_reg": {
          "hide_name": 0,
          "bits": [ 3144, 3142, 3140, 3138 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_a_reg",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:82.14-82.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_match_bits": {
          "hide_name": 0,
          "bits": [ 3149, 3148, 3147, 3145 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_match_bits",
            "keep": "true",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:85.32-85.45|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_op_ep": {
          "hide_name": 0,
          "bits": [ 2382 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_op_ep",
            "keep": "true",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:94.25-94.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_op_evt_clr": {
          "hide_name": 0,
          "bits": [ 2861 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_op_evt_clr",
            "keep": "true",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:98.25-98.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_op_evt_rto": {
          "hide_name": 0,
          "bits": [ 3150 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_op_evt_rto",
            "keep": "true",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:99.25-99.38|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_op_ld": {
          "hide_name": 0,
          "bits": [ 3137 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_op_ld",
            "keep": "true",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:93.25-93.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_op_notify": {
          "hide_name": 0,
          "bits": [ 2571 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_op_notify",
            "keep": "true",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:97.25-97.37|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_op_tx": {
          "hide_name": 0,
          "bits": [ 3151 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_op_tx",
            "keep": "true",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:96.25-96.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_op_zlen": {
          "hide_name": 0,
          "bits": [ 3078 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_op_zlen",
            "keep": "true",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:95.25-95.35|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_opcode": {
          "hide_name": 0,
          "bits": [ 3112, 2860, 3100, 3097, 3093, 3099, 3146, 3120, 2383, 3174, 3172, 3170, 2579, 2577, 2580, 2578 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_opcode",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:91.14-91.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_pc": {
          "hide_name": 0,
          "bits": [ 3152, 3154, 3164, 3163, 3161, 3159, 3157, 3167 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_pc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:89.14-89.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_pc_nxt": {
          "hide_name": 0,
          "bits": [ 3177, 3176, 3175, 3173, 3171, 3169, 3168, 3165 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_pc_nxt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:90.14-90.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3185, 3184, 3183, 3182, 3181, 3180, 3179, 3178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "usb_I.trans_I.mc_pc_nxt_SB_DFFR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 3152, 3153, 3162, 3160, 3158, 3155, 3156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:179.17-179.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.trans_I.mc_rst_n": {
          "hide_name": 0,
          "bits": [ 3186 ],
          "attributes": {
            "hdlname": "usb_I trans_I mc_rst_n",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:84.6-84.14|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.mc_rst_n_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 3187, 2580, 2578, 3186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.mc_rst_n_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3166, 3176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.pkt_pid": {
          "hide_name": 0,
          "bits": [ 3195, 3193, 3191, 3189 ],
          "attributes": {
            "hdlname": "usb_I trans_I pkt_pid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:106.13-106.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.pkt_pid_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3190 ],
          "attributes": {
          }
        },
        "usb_I.trans_I.pkt_pid_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3192 ],
          "attributes": {
          }
        },
        "usb_I.trans_I.pkt_pid_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3194 ],
          "attributes": {
          }
        },
        "usb_I.trans_I.pkt_pid_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3188 ],
          "attributes": {
          }
        },
        "usb_I.trans_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "usb_I trans_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:73.14-73.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rto_cnt": {
          "hide_name": 0,
          "bits": [ 3213, 3212, 3210, 3208, 3206, 3204, 3202, 3200, 3133, 3134 ],
          "attributes": {
            "hdlname": "usb_I trans_I rto_cnt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:109.13-109.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3197 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 3211, 3209, 3207, 3205, 3203, 3201, 3199, 3198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3215 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3217 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3219 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3221 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3223 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 3225 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 3227 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 3229 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3230, 3228, 3226, 3224, 3222, 3220, 3218, 3216, 3707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "8"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 3214, "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:258.6-258.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "usb_I.trans_I.rto_cnt_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3196 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:249.2-259.7|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rto_now": {
          "hide_name": 0,
          "bits": [ 3706 ],
          "attributes": {
            "hdlname": "usb_I trans_I rto_now",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:108.7-108.14|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3",
            "unused_bits": "0 "
          }
        },
        "usb_I.trans_I.rxpkt_addr": {
          "hide_name": 0,
          "bits": [ 2407, 2400, 2401, 2405, 2403, 2397, 2406 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:37.21-37.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rxpkt_data": {
          "hide_name": 0,
          "bits": [ 2636, 2637, 2646, 2647, 2656, 2657, 2666, 2667 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:40.21-40.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rxpkt_data_stb": {
          "hide_name": 0,
          "bits": [ 2668 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_data_stb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:41.14-41.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rxpkt_done_err": {
          "hide_name": 0,
          "bits": [ 2859 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_done_err",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:28.14-28.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rxpkt_done_ok": {
          "hide_name": 0,
          "bits": [ 2865 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_done_ok",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:27.14-27.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rxpkt_endp": {
          "hide_name": 0,
          "bits": [ 2913, 2919, 2917, 2915 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_endp",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:38.21-38.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rxpkt_frameno": {
          "hide_name": 0,
          "bits": [ 2407, 2400, 2401, 2405, 2403, 2397, 2406, 2913, 2919, 2917, 2915 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_frameno",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:36.21-36.34|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rxpkt_is_data": {
          "hide_name": 0,
          "bits": [ 2822 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_is_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:33.14-33.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rxpkt_is_handshake": {
          "hide_name": 0,
          "bits": [ 2751 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_is_handshake",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:34.14-34.32|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rxpkt_is_sof": {
          "hide_name": 0,
          "bits": [ 2825 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_is_sof",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:31.14-31.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rxpkt_is_token": {
          "hide_name": 0,
          "bits": [ 2395 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_is_token",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:32.14-32.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rxpkt_pid": {
          "hide_name": 0,
          "bits": [ 2818, 2817, 2816, 2815 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_pid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:30.21-30.30|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.rxpkt_start": {
          "hide_name": 0,
          "bits": [ 2866 ],
          "attributes": {
            "hdlname": "usb_I trans_I rxpkt_start",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:26.14-26.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.trans_cel": {
          "hide_name": 0,
          "bits": [ 3231 ],
          "attributes": {
            "hdlname": "usb_I trans_I trans_cel",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:115.13-115.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 3231, 3100, 3232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3233, 3128, 3100, 2860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3143, 3141, 3139, 3136 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:0.0-0.0|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:212.4-218.11|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2862, 3193, 3100, 3235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 3132, 3195, 3100, 3236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.trans_cel_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3130, 3191, 3100, 3234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.trans_I.trans_dir": {
          "hide_name": 0,
          "bits": [ 3238 ],
          "attributes": {
            "hdlname": "usb_I trans_I trans_dir",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:114.13-114.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.trans_dir_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3237 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:286.24-286.43|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.trans_endp": {
          "hide_name": 0,
          "bits": [ 2430, 2427, 2423, 2441 ],
          "attributes": {
            "hdlname": "usb_I trans_I trans_endp",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:113.13-113.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.trans_is_setup": {
          "hide_name": 0,
          "bits": [ 2473 ],
          "attributes": {
            "hdlname": "usb_I trans_I trans_is_setup",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:112.13-112.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.trans_is_setup_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3239 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:284.24-284.46|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.txpkt_data": {
          "hide_name": 0,
          "bits": [ 3277, 3285, 3294, 3302, 3310, 3318, 3326, 3334 ],
          "attributes": {
            "hdlname": "usb_I trans_I txpkt_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:22.20-22.30|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.txpkt_data_ack": {
          "hide_name": 0,
          "bits": [ 3339 ],
          "attributes": {
            "hdlname": "usb_I trans_I txpkt_data_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:23.14-23.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.txpkt_done": {
          "hide_name": 0,
          "bits": [ 3448 ],
          "attributes": {
            "hdlname": "usb_I trans_I txpkt_done",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:17.14-17.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.txpkt_len": {
          "hide_name": 0,
          "bits": [ 2870, 2888, 2887, 2885, 2883, 2881, 2879, 2877, 2875, 2873 ],
          "attributes": {
            "hdlname": "usb_I trans_I txpkt_len",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:20.20-20.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.txpkt_pid": {
          "hide_name": 0,
          "bits": [ 3244, 3243, 3242, 3241 ],
          "attributes": {
            "hdlname": "usb_I trans_I txpkt_pid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:19.20-19.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.txpkt_pid_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3240 ],
          "attributes": {
          }
        },
        "usb_I.trans_I.txpkt_start": {
          "hide_name": 0,
          "bits": [ 3245 ],
          "attributes": {
            "hdlname": "usb_I trans_I txpkt_start",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:16.14-16.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.txpkt_start_i": {
          "hide_name": 0,
          "bits": [ 3245 ],
          "attributes": {
            "hdlname": "usb_I trans_I txpkt_start_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:143.7-143.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.trans_I.txpkt_start_i_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3264, 3263, 3261, 3259, 3257, 3255, 3253, 3251, 3249, 3247, 3708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23",
            "unused_bits": "10 "
          }
        },
        "usb_I.trans_I.xfer_length": {
          "hide_name": 0,
          "bits": [ 2466, 2461, 2456, 2451, 2844, 2842, 2840, 2484, 2479, 2476 ],
          "attributes": {
            "hdlname": "usb_I trans_I xfer_length",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_trans.v:152.13-152.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:295.12-336.3"
          }
        },
        "usb_I.tx_buf_I.block[0].ram_rdata": {
          "hide_name": 0,
          "bits": [ 3274, 3275, 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I block[0].ram_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:229.16-229.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "usb_I.tx_buf_I.block[0].ram_wdata": {
          "hide_name": 0,
          "bits": [ 21, "0", 82, "0", 55, "0", 90, "0", 22, "0", 83, "0", 56, "0", 91, "0" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I block[0].ram_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:230.16-230.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.block[1].ram_rdata": {
          "hide_name": 0,
          "bits": [ 3291, 3292, 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305, 3306 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I block[1].ram_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:229.16-229.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "usb_I.tx_buf_I.block[1].ram_wdata": {
          "hide_name": 0,
          "bits": [ 15, "0", 84, "0", 57, "0", 92, "0", 50, "0", 85, "0", 58, "0", 93, "0" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I block[1].ram_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:230.16-230.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.block[2].ram_rdata": {
          "hide_name": 0,
          "bits": [ 3307, 3308, 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I block[2].ram_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:229.16-229.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "usb_I.tx_buf_I.block[2].ram_wdata": {
          "hide_name": 0,
          "bits": [ 51, "0", 86, "0", 59, "0", 94, "0", 52, "0", 87, "0", 60, "0", 95, "0" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I block[2].ram_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:230.16-230.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.block[3].ram_rdata": {
          "hide_name": 0,
          "bits": [ 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330, 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I block[3].ram_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:229.16-229.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "usb_I.tx_buf_I.block[3].ram_wdata": {
          "hide_name": 0,
          "bits": [ 53, "0", 88, "0", 61, "0", 96, "0", 54, "0", 89, "0", 62, "0", 97, "0" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I block[3].ram_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:230.16-230.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.ram_raddr": {
          "hide_name": 0,
          "bits": [ 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I ram_raddr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:177.14-177.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3639.rdata": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3639.rdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:90.43-90.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3641.rdata": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3641.rdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:90.43-90.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3643.rdata": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3643.rdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:90.43-90.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3645.rdata": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I ram_rd_map2$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:252$3645.rdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:90.43-90.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.ram_waddr": {
          "hide_name": 0,
          "bits": [ 26, 27, 28, 29, 30, 31, 32, 1754, 25, "0", "0" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I ram_waddr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:178.14-178.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3640.wdata": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3640.wdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:58.43-58.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3642.wdata": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3642.wdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:58.43-58.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3644.wdata": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3644.wdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:58.43-58.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3646.wdata": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I ram_wr_map8$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:265$3646.wdata",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:58.43-58.48|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.ram_wr_shuffle_32$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:220$3638.src": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I ram_wr_shuffle_32$func$/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:220$3638.src",
            "nosync": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:152.49-152.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.rd_addr_0": {
          "hide_name": 0,
          "bits": [ 2634, 2633, 2632, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I rd_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:22.24-22.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.rd_clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I rd_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:25.14-25.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.rd_data_1": {
          "hide_name": 0,
          "bits": [ 3277, 3285, 3294, 3302, 3310, 3318, 3326, 3334 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I rd_data_1",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:23.27-23.36|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.rd_data_1_ram": {
          "hide_name": 0,
          "bits": [ 3277, 3285, 3294, 3302, 3310, 3318, 3326, 3334 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I rd_data_1_ram",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:180.20-180.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.rd_en_0": {
          "hide_name": 0,
          "bits": [ 3076 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I rd_en_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:24.14-24.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.wr_addr_0": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I wr_addr_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:28.24-28.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.wr_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I wr_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:31.14-31.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.wr_data_0": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I wr_data_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:29.27-29.36|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.wr_data_0_ram": {
          "hide_name": 0,
          "bits": [ 21, 82, 55, 90, 22, 83, 56, 91, 15, 84, 57, 92, 50, 85, 58, 93, 51, 86, 59, 94, 52, 87, 60, 95, 53, 88, 61, 96, 54, 89, 62, 97 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I wr_data_0_ram",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:181.20-181.33|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_buf_I.wr_en_0": {
          "hide_name": 0,
          "bits": [ 3290 ],
          "attributes": {
            "hdlname": "usb_I tx_buf_I wr_en_0",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_ep_buf.v:30.14-30.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:346.4-355.3"
          }
        },
        "usb_I.tx_ll_I.active": {
          "hide_name": 0,
          "bits": [ 3341 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I active",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:36.7-36.13|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.active_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3340 ],
          "attributes": {
          }
        },
        "usb_I.tx_ll_I.active_SB_DFFR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3342, 3341, 3343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_ll_I.br_cnt": {
          "hide_name": 0,
          "bits": [ 3347, 3345, 2605 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I br_cnt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:38.13-38.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.br_cnt_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3346, 3344, 3350 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:80.13-80.55|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "usb_I.tx_ll_I.br_cnt_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3349, 3348 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:80.13-80.55|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:31.22-31.23"
          }
        },
        "usb_I.tx_ll_I.br_now": {
          "hide_name": 0,
          "bits": [ 2605 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I br_now",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:39.7-39.13|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.br_now_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ "0", 3349, 3350 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:80.13-80.55|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.tx_ll_I.bs_cnt": {
          "hide_name": 0,
          "bits": [ 3358, 3355, 3352 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I bs_cnt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:42.13-42.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3354 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94.14-94.56|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3709, 3356, 3710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94.36-94.46|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "0 2"
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3359 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94.14-94.56|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 3351 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94.14-94.56|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.bs_cnt_SB_DFFER_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 3358, 3360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:94.36-94.46|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.tx_ll_I.bs_now": {
          "hide_name": 0,
          "bits": [ 2606 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I bs_now",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:43.7-43.13|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.bs_now_SB_DFFER_Q_D": {
          "hide_name": 0,
          "bits": [ 3361 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:95.14-95.41|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:25.14-25.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.ll_ack": {
          "hide_name": 0,
          "bits": [ 3363 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I ll_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:22.14-22.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.ll_ack_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3362 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:110.2-111.54|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3365, 3366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_ll_I.ll_ack_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3451, 3367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_ll_I.ll_bit": {
          "hide_name": 0,
          "bits": [ 3357 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I ll_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:20.14-20.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3368 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:172.18-172.70|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3370, 3371, 3372, 3367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_ll_I.ll_bit_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3375, 3376, 3377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_ll_I.ll_start": {
          "hide_name": 0,
          "bits": [ 3353 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I ll_start",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:19.14-19.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.lvl_prev": {
          "hide_name": 0,
          "bits": [ 3382 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I lvl_prev",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:47.7-47.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 3381 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:103.25-103.54|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.lvl_prev_SB_DFFSS_Q_S": {
          "hide_name": 0,
          "bits": [ 3383 ],
          "attributes": {
          }
        },
        "usb_I.tx_ll_I.lvl_prev_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3382, 2608, 2605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_ll_I.out_active": {
          "hide_name": 0,
          "bits": [ 2601 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I out_active",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:50.7-50.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.out_sym": {
          "hide_name": 0,
          "bits": [ 2600, 2602 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I out_sym",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:52.13-52.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.phy_tx_dn": {
          "hide_name": 0,
          "bits": [ 2600 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I phy_tx_dn",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:15.14-15.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.phy_tx_dp": {
          "hide_name": 0,
          "bits": [ 2602 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I phy_tx_dp",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:14.14-14.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.phy_tx_en": {
          "hide_name": 0,
          "bits": [ 2601 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I phy_tx_en",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:16.14-16.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:26.14-26.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.state": {
          "hide_name": 0,
          "bits": [ 2609, 2607, 3341 ],
          "attributes": {
            "hdlname": "usb_I tx_ll_I state",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_ll.v:35.12-35.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:219.12-229.3"
          }
        },
        "usb_I.tx_ll_I.state_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3385 ],
          "attributes": {
          }
        },
        "usb_I.tx_ll_I.state_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3384 ],
          "attributes": {
          }
        },
        "usb_I.tx_pkt_I.clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:30.14-30.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc": {
          "hide_name": 0,
          "bits": [ 3379, 3391, 3405, 3407, 3409, 3411, 3413, 3414, 3416, 3418, 3393, 3395, 3397, 3399, 3401, 3403 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:79.14-79.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_16_I clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:27.14-27.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.crc": {
          "hide_name": 0,
          "bits": [ 3379, 3391, 3405, 3407, 3409, 3411, 3413, 3414, 3416, 3418, 3393, 3395, 3397, 3399, 3401, 3403 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_16_I crc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:23.26-23.29|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.in_bit": {
          "hide_name": 0,
          "bits": [ 3357 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_16_I in_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:18.14-18.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.in_first": {
          "hide_name": 0,
          "bits": [ 3378 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_16_I in_first",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:19.14-19.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.in_valid": {
          "hide_name": 0,
          "bits": [ 3389 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_16_I in_valid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:20.14-20.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_16_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:28.14-28.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state": {
          "hide_name": 0,
          "bits": [ 3403, 3401, 3399, 3397, 3395, 3393, 3418, 3416, 3414, 3413, 3411, 3409, 3407, 3405, 3391, 3379 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_16_I state",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:31.19-31.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_fb_mux": {
          "hide_name": 0,
          "bits": [ 3400, 3711, 3396, 3394, 3392, 3417, 3415, 3376, 3412, 3410, 3408, 3406, 3404, 3390, 3712, 3713 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_16_I state_fb_mux",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:32.19-32.31|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3",
            "unused_bits": "1 14 15"
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_nxt": {
          "hide_name": 0,
          "bits": [ 3402, 3400, 3398, 3396, 3394, 3392, 3417, 3415, 3376, 3412, 3410, 3408, 3406, 3404, 3390, 3388 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_16_I state_nxt",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:34.19-34.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc_16_I.state_upd_mux": {
          "hide_name": 0,
          "bits": [ 3714, "0", 3714, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3714 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_16_I state_upd_mux",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:214.4-222.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_crc.v:33.19-33.32|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3",
            "unused_bits": "0 2 15"
          }
        },
        "usb_I.tx_pkt_I.crc_in_bit": {
          "hide_name": 0,
          "bits": [ 3357 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_in_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:76.7-76.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc_in_first": {
          "hide_name": 0,
          "bits": [ 3378 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_in_first",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:77.7-77.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc_in_first_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3419 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:202.2-203.71|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.crc_in_valid": {
          "hide_name": 0,
          "bits": [ 3389 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I crc_in_valid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:78.7-78.19|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.len": {
          "hide_name": 0,
          "bits": [ 3434, 3262, 3260, 3258, 3256, 3254, 3252, 3250, 3248, 3246, 3438 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I len",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:71.13-71.16|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.len_dec": {
          "hide_name": 0,
          "bits": [ 3424 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I len_dec",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:73.7-73.14|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.len_dec_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3375, 3435, 3412, 3380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.len_last": {
          "hide_name": 0,
          "bits": [ 3438 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I len_last",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:72.7-72.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_1_I0": {
          "hide_name": 0,
          "bits": [ 3439, 3438, 3380, 3365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ "1", 3264, 3265, 3273, 3272, 3271, 3270, 3269, 3268, 3266, 3267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.tx_pkt_I.len_last_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3433, 3432, 3431, 3430, 3429, 3428, 3427, 3426, 3425, 3423, 3437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:193.11-193.52|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "usb_I.tx_pkt_I.ll_ack": {
          "hide_name": 0,
          "bits": [ 3363 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I ll_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:17.14-17.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.ll_bit": {
          "hide_name": 0,
          "bits": [ 3357 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I ll_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:15.14-15.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.ll_start": {
          "hide_name": 0,
          "bits": [ 3353 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I ll_start",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:14.14-14.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.pid_is_handshake": {
          "hide_name": 0,
          "bits": [ 3444 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I pid_is_handshake",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:56.7-56.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.pid_is_handshake_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3443 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:136.2-137.94|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.pid_is_handshake_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 3245, 3420, 3445, 3365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.pid_is_handshake_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3441, 3374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.pkt_data": {
          "hide_name": 0,
          "bits": [ 3277, 3285, 3294, 3302, 3310, 3318, 3326, 3334 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I pkt_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:26.20-26.28|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.pkt_data_ack": {
          "hide_name": 0,
          "bits": [ 3339 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I pkt_data_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:27.14-27.26|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.pkt_data_ack_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3446 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:241.2-245.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.pkt_done": {
          "hide_name": 0,
          "bits": [ 3448 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I pkt_done",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:21.14-21.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.pkt_done_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3447 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:241.2-245.5|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.pkt_len": {
          "hide_name": 0,
          "bits": [ 2870, 2888, 2887, 2885, 2883, 2881, 2879, 2877, 2875, 2873 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I pkt_len",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:24.20-24.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.pkt_pid": {
          "hide_name": 0,
          "bits": [ 3244, 3243, 3242, 3241 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I pkt_pid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:23.20-23.27|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.pkt_start": {
          "hide_name": 0,
          "bits": [ 3245 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I pkt_start",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:20.14-20.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:31.14-31.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_bit": {
          "hide_name": 0,
          "bits": [ 3455, 3453, 3451, 3364 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I shift_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:60.13-60.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_data": {
          "hide_name": 0,
          "bits": [ 3357, 3372, 3475, 3471, 3467, 3463, 3461, 3459 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I shift_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:62.13-62.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3462 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:172.18-172.70|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3464, 3465, 3461, 3367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3466 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:172.18-172.70|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3468, 3469, 3463, 3367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3470 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:172.18-172.70|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_3_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3472, 3473, 3467, 3367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3474 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:172.18-172.70|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3476, 3477, 3471, 3367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3478 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:172.18-172.70|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3479, 3480, 3475, 3367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3375, 3415, 3481 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3460 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:172.18-172.70|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3482, 3483, 3459, 3367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.shift_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3380, 3410, 3484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.shift_data_crc": {
          "hide_name": 0,
          "bits": [ 3421 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I shift_data_crc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:63.7-63.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_data_crc_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3485 ],
          "attributes": {
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit": {
          "hide_name": 0,
          "bits": [ 3364 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I shift_last_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:64.7-64.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 3386, 2609, 2607, 3387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ "1", 3489, 3488, 3487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154.17-154.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3454, 3452, 3450, 3486 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154.17-154.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "usb_I.tx_pkt_I.shift_last_bit_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3489, 3457, 3456, 3715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:154.17-154.58|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3|/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23",
            "unused_bits": "3"
          }
        },
        "usb_I.tx_pkt_I.shift_last_byte": {
          "hide_name": 0,
          "bits": [ 3449 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I shift_last_byte",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:65.7-65.22|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_last_byte_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3490 ],
          "attributes": {
          }
        },
        "usb_I.tx_pkt_I.shift_load": {
          "hide_name": 0,
          "bits": [ 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3458 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I shift_load",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:61.13-61.23|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3",
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "usb_I.tx_pkt_I.shift_load_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3334, 3374, 3436, 3491 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "usb_I.tx_pkt_I.shift_new_bit": {
          "hide_name": 0,
          "bits": [ 3422 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I shift_new_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:68.7-68.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.shift_now": {
          "hide_name": 0,
          "bits": [ 3369 ],
          "attributes": {
            "hdlname": "usb_I tx_pkt_I shift_now",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb_tx_pkt.v:67.7-67.16|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:231.13-244.3"
          }
        },
        "usb_I.tx_pkt_I.state": {
          "hide_name": 0,
          "bits": [ 3420, 3380, 3373, 3366, 3375, 3374 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3492 ],
          "attributes": {
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3493 ],
          "attributes": {
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3494 ],
          "attributes": {
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3440 ],
          "attributes": {
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3442 ],
          "attributes": {
          }
        },
        "usb_I.tx_pkt_I.state_SB_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 3495 ],
          "attributes": {
          }
        },
        "usb_I.txll_ack": {
          "hide_name": 0,
          "bits": [ 3363 ],
          "attributes": {
            "hdlname": "usb_I txll_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:72.7-72.15"
          }
        },
        "usb_I.txll_bit": {
          "hide_name": 0,
          "bits": [ 3357 ],
          "attributes": {
            "hdlname": "usb_I txll_bit",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:70.7-70.15"
          }
        },
        "usb_I.txll_start": {
          "hide_name": 0,
          "bits": [ 3353 ],
          "attributes": {
            "hdlname": "usb_I txll_start",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:69.7-69.17"
          }
        },
        "usb_I.txpkt_data": {
          "hide_name": 0,
          "bits": [ 3277, 3285, 3294, 3302, 3310, 3318, 3326, 3334 ],
          "attributes": {
            "hdlname": "usb_I txpkt_data",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:79.13-79.23"
          }
        },
        "usb_I.txpkt_data_ack": {
          "hide_name": 0,
          "bits": [ 3339 ],
          "attributes": {
            "hdlname": "usb_I txpkt_data_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:80.7-80.21"
          }
        },
        "usb_I.txpkt_done": {
          "hide_name": 0,
          "bits": [ 3448 ],
          "attributes": {
            "hdlname": "usb_I txpkt_done",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:76.7-76.17"
          }
        },
        "usb_I.txpkt_len": {
          "hide_name": 0,
          "bits": [ 2870, 2888, 2887, 2885, 2883, 2881, 2879, 2877, 2875, 2873 ],
          "attributes": {
            "hdlname": "usb_I txpkt_len",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:78.13-78.22"
          }
        },
        "usb_I.txpkt_pid": {
          "hide_name": 0,
          "bits": [ 3244, 3243, 3242, 3241 ],
          "attributes": {
            "hdlname": "usb_I txpkt_pid",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:77.13-77.22"
          }
        },
        "usb_I.txpkt_start": {
          "hide_name": 0,
          "bits": [ 3245 ],
          "attributes": {
            "hdlname": "usb_I txpkt_start",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:75.7-75.18"
          }
        },
        "usb_I.usb_reset": {
          "hide_name": 0,
          "bits": [ 3655 ],
          "attributes": {
            "hdlname": "usb_I usb_reset",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:183.7-183.16",
            "unused_bits": "0 "
          }
        },
        "usb_I.usb_suspend": {
          "hide_name": 0,
          "bits": [ 3656 ],
          "attributes": {
            "hdlname": "usb_I usb_suspend",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:182.7-182.18",
            "unused_bits": "0 "
          }
        },
        "usb_I.wb_ack": {
          "hide_name": 0,
          "bits": [ 3496 ],
          "attributes": {
            "hdlname": "usb_I wb_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:43.21-43.27"
          }
        },
        "usb_I.wb_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776 ],
          "attributes": {
            "hdlname": "usb_I wb_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:38.21-38.28"
          }
        },
        "usb_I.wb_cyc": {
          "hide_name": 0,
          "bits": [ 2558 ],
          "attributes": {
            "hdlname": "usb_I wb_cyc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:42.21-42.27"
          }
        },
        "usb_I.wb_rdata": {
          "hide_name": 0,
          "bits": [ 3506, 3505, 3504, 3503, 3502, 3501, 3515, 3514, 3513, 3512, 3511, 3510, 3509, 3508, 3500, 3498 ],
          "attributes": {
            "hdlname": "usb_I wb_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:39.21-39.29"
          }
        },
        "usb_I.wb_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ],
          "attributes": {
            "hdlname": "usb_I wb_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:40.21-40.29"
          }
        },
        "usb_I.wb_we": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
            "hdlname": "usb_I wb_we",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:366.4-385.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2usb//rtl/usb.v:41.21-41.26"
          }
        },
        "usb_dn": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:43.14-43.20"
          }
        },
        "usb_dp": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:42.14-42.20"
          }
        },
        "usb_pu": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:44.14-44.20"
          }
        },
        "wb_48m_xclk_I.m_ack": {
          "hide_name": 0,
          "bits": [ 3496 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I m_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:33.23-33.28"
          }
        },
        "wb_48m_xclk_I.m_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I m_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:28.23-28.29"
          }
        },
        "wb_48m_xclk_I.m_clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I m_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:34.23-34.28"
          }
        },
        "wb_48m_xclk_I.m_cyc": {
          "hide_name": 0,
          "bits": [ 2558 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I m_cyc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:32.23-32.28"
          }
        },
        "wb_48m_xclk_I.m_cyc_i": {
          "hide_name": 0,
          "bits": [ 2558 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I m_cyc_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:44.7-44.14"
          }
        },
        "wb_48m_xclk_I.m_cyc_i_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3497 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:99.2-103.44"
          }
        },
        "wb_48m_xclk_I.m_rdata": {
          "hide_name": 0,
          "bits": [ 3506, 3505, 3504, 3503, 3502, 3501, 3515, 3514, 3513, 3512, 3511, 3510, 3509, 3508, 3500, 3498 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I m_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:29.23-29.30"
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 25, 3499, 2418, 2534 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3507, 2409, 2574 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3101, 2418, 2541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 2412, 2418, 2542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_9_I0": {
          "hide_name": 0,
          "bits": [ 2330, 2409 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "wb_48m_xclk_I.m_rdata_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2416, 2418, 2532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/roshenramnarine/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "wb_48m_xclk_I.m_rdata_i": {
          "hide_name": 0,
          "bits": [ 3523, 3522, 3521, 3520, 3519, 3518, 3531, 3530, 3529, 3528, 3527, 3526, 3525, 3524, 3517, 3516 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I m_rdata_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:53.15-53.24"
          }
        },
        "wb_48m_xclk_I.m_req_i": {
          "hide_name": 0,
          "bits": [ 3546 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I m_req_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:47.7-47.14"
          }
        },
        "wb_48m_xclk_I.m_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I m_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:30.23-30.30"
          }
        },
        "wb_48m_xclk_I.m_we": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I m_we",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:31.23-31.27"
          }
        },
        "wb_48m_xclk_I.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:37.14-37.17"
          }
        },
        "wb_48m_xclk_I.s_ack": {
          "hide_name": 0,
          "bits": [ 2333 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I s_ack",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:24.23-24.28"
          }
        },
        "wb_48m_xclk_I.s_ack_d": {
          "hide_name": 0,
          "bits": [ 3532 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I s_ack_d",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:50.7-50.14"
          }
        },
        "wb_48m_xclk_I.s_ack_i": {
          "hide_name": 0,
          "bits": [ 2333 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I s_ack_i",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:49.7-49.14"
          }
        },
        "wb_48m_xclk_I.s_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I s_addr",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:19.23-19.29"
          }
        },
        "wb_48m_xclk_I.s_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I s_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:25.23-25.28"
          }
        },
        "wb_48m_xclk_I.s_cyc": {
          "hide_name": 0,
          "bits": [ 3534 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I s_cyc",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:23.23-23.28"
          }
        },
        "wb_48m_xclk_I.s_cyc_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3537 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:74.7-74.24"
          }
        },
        "wb_48m_xclk_I.s_cyc_d": {
          "hide_name": 0,
          "bits": [ 3533 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I s_cyc_d",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:43.7-43.14"
          }
        },
        "wb_48m_xclk_I.s_rdata": {
          "hide_name": 0,
          "bits": [ 1962, 1956, 1965, 1950, 1938, 1932, 1944, 1923, 1919, 1912, 1908, 1904, 1983, 1979, 1972, 1900 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I s_rdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:20.23-20.30"
          }
        },
        "wb_48m_xclk_I.s_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I s_wdata",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:21.23-21.30"
          }
        },
        "wb_48m_xclk_I.s_we": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I s_we",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:22.23-22.27"
          }
        },
        "wb_48m_xclk_I.xclk_ack.dst": {
          "hide_name": 0,
          "bits": [ 3538, 3539 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_ack dst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:26.12-26.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3"
          }
        },
        "wb_48m_xclk_I.xclk_ack.in_clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_ack in_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:19.14-19.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3"
          }
        },
        "wb_48m_xclk_I.xclk_ack.in_stb": {
          "hide_name": 0,
          "bits": [ 3496 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_ack in_stb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:18.14-18.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3"
          }
        },
        "wb_48m_xclk_I.xclk_ack.out_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_ack out_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:21.14-21.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3"
          }
        },
        "wb_48m_xclk_I.xclk_ack.out_stb": {
          "hide_name": 0,
          "bits": [ 2333 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_ack out_stb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:20.14-20.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3"
          }
        },
        "wb_48m_xclk_I.xclk_ack.out_stb_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3541 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:40.2-44.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3"
          }
        },
        "wb_48m_xclk_I.xclk_ack.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_ack rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:22.14-22.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3"
          }
        },
        "wb_48m_xclk_I.xclk_ack.src": {
          "hide_name": 0,
          "bits": [ 3540 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_ack src",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:25.6-25.9|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3"
          }
        },
        "wb_48m_xclk_I.xclk_ack.src_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3542 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:28.2-32.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:107.14-113.3"
          }
        },
        "wb_48m_xclk_I.xclk_req.dst": {
          "hide_name": 0,
          "bits": [ 3543, 3544 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_req dst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:26.12-26.15|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:91.14-97.3"
          }
        },
        "wb_48m_xclk_I.xclk_req.in_clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_req in_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:19.14-19.20|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:91.14-97.3"
          }
        },
        "wb_48m_xclk_I.xclk_req.out_clk": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_req out_clk",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:21.14-21.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:91.14-97.3"
          }
        },
        "wb_48m_xclk_I.xclk_req.out_stb": {
          "hide_name": 0,
          "bits": [ 3546 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_req out_stb",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:20.14-20.21|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:91.14-97.3"
          }
        },
        "wb_48m_xclk_I.xclk_req.out_stb_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3545 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:40.2-44.25|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:91.14-97.3"
          }
        },
        "wb_48m_xclk_I.xclk_req.rst": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_req rst",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:22.14-22.17|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:91.14-97.3"
          }
        },
        "wb_48m_xclk_I.xclk_req.src": {
          "hide_name": 0,
          "bits": [ 3535 ],
          "attributes": {
            "hdlname": "wb_48m_xclk_I xclk_req src",
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:25.6-25.9|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:91.14-97.3"
          }
        },
        "wb_48m_xclk_I.xclk_req.src_SB_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 3536 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:391.5-407.3|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_strobe.v:28.2-32.24|/Users/roshenramnarine/no2bootloader/gateware/cores/no2misc//rtl/xclk_wb.v:91.14-97.3"
          }
        },
        "wb_ack": {
          "hide_name": 0,
          "bits": [ 3611, 3612, 2352, 2342, 2333 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "wb_addr": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 1754, 1752, 1778, 1776, 1774, 1772, "x", 1770 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:91.23-91.30"
          }
        },
        "wb_cyc": {
          "hide_name": 0,
          "bits": [ 3611, 3612, 1922, 3613, 3534, 3723 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:96.23-96.29",
            "unused_bits": "0 1 3 5"
          }
        },
        "wb_rdata[0]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:92.23-92.31"
          }
        },
        "wb_rdata[1]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3612 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:92.23-92.31",
            "unused_bits": "31"
          }
        },
        "wb_rdata[2]": {
          "hide_name": 0,
          "bits": [ 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "wb_rdata[3]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:92.23-92.31"
          }
        },
        "wb_rdata[4]": {
          "hide_name": 0,
          "bits": [ 1962, 1956, 1965, 1950, 1938, 1932, 1944, 1923, 1919, 1912, 1908, 1904, 1983, 1979, 1972, 1900, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:92.23-92.31"
          }
        },
        "wb_rdata_flat": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3612, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1962, 1956, 1965, 1950, 1938, 1932, 1944, 1923, 1919, 1912, 1908, 1904, 1983, 1979, 1972, 1900, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:99.26-99.39",
            "unused_bits": "63 64 65 66 67 68 69 70 71 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191"
          }
        },
        "wb_wdata": {
          "hide_name": 0,
          "bits": [ 21, 22, 15, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:93.23-93.31"
          }
        },
        "wb_we": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:95.23-95.28"
          }
        },
        "wb_wmsk": {
          "hide_name": 0,
          "bits": [ 2020, 2021, 2022, 2023 ],
          "attributes": {
            "src": "/Users/roshenramnarine/no2bootloader/gateware/ice40/rtl/top.v:94.23-94.30"
          }
        }
      }
    }
  }
}
