{
    "fileIDs": {
        "1": "rtl/gpio.sv",
        "10": "rtl/tlul_err.sv",
        "11": "rtl/prim_subreg.sv",
        "12": "rtl/prim_subreg_ext.sv",
        "2": "rtl/prim_intr_hw.sv",
        "3": "rtl/gpio_reg_top.sv",
        "4": "rtl/tlul_cmd_intg_chk.sv",
        "5": "rtl/prim_secded_inv_64_57_dec.sv",
        "6": "rtl/tlul_data_integ_dec.sv",
        "7": "rtl/prim_secded_inv_39_32_dec.sv",
        "8": "rtl/tlul_rsp_intg_gen.sv",
        "9": "rtl/tlul_adapter_reg.sv"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "reg2hw",
                    "range": {
                        "lsb": 0,
                        "msb": 460
                    },
                    "type": "STRUCT"
                },
                {
                    "name": "hw2reg",
                    "range": {
                        "lsb": 0,
                        "msb": 257
                    },
                    "type": "STRUCT"
                },
                {
                    "name": "cio_gpio_q",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "cio_gpio_en_q",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "data_in_d",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "data_in_q",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "event_intr_rise",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "event_intr_fall",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "event_intr_actlow",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "event_intr_acthigh",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "event_intr_combined",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "alert_test",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "alerts",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "language": "SystemVerilog",
            "line": 184,
            "moduleInsts": [
                {
                    "file": "1",
                    "instName": "intr_hw",
                    "line": 122,
                    "module": "prim_intr_hw_Width#32",
                    "parameters": [
                        {
                            "name": "Width",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "u_reg",
                    "line": 168,
                    "module": "gpio_reg_top",
                    "parameters": []
                }
            ],
            "parameters": [
                {
                    "name": "AlertAsyncOn",
                    "value": 0
                },
                {
                    "name": "GpioAsyncOn",
                    "value": 1
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "rst_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "tl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 108
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "tl_o",
                    "range": {
                        "lsb": 0,
                        "msb": 65
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "intr_gpio_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "alert_rx_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "alert_tx_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Input",
                    "name": "cio_gpio_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "cio_gpio_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "cio_gpio_en_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "gpio"
        }
    ],
    "modules": {
        "gpio_reg_top": {
            "file": "3",
            "internalSignals": [
                {
                    "name": "reg_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "reg_re",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "reg_addr",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "reg_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "reg_be",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "reg_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "reg_error",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "addrmiss",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "wr_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "reg_rdata_next",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "reg_busy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "tl_reg_h2d",
                    "range": {
                        "lsb": 0,
                        "msb": 108
                    },
                    "type": "STRUCT"
                },
                {
                    "name": "tl_reg_d2h",
                    "range": {
                        "lsb": 0,
                        "msb": 65
                    },
                    "type": "STRUCT"
                },
                {
                    "name": "intg_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intg_err_q",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "tl_o_pre",
                    "range": {
                        "lsb": 0,
                        "msb": 65
                    },
                    "type": "STRUCT"
                },
                {
                    "name": "intr_state_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_state_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_state_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_enable_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_enable_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_enable_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_test_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_test_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "alert_test_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "alert_test_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "data_in_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "direct_out_re",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "direct_out_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "direct_out_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "direct_out_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_out_lower_re",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_out_lower_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_out_lower_data_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_out_lower_data_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_out_lower_mask_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_out_upper_re",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_out_upper_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_out_upper_data_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_out_upper_data_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_out_upper_mask_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "direct_oe_re",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "direct_oe_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "direct_oe_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "direct_oe_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_oe_lower_re",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_oe_lower_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_oe_lower_data_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_oe_lower_data_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_oe_lower_mask_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_oe_lower_mask_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_oe_upper_re",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_oe_upper_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_oe_upper_data_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_oe_upper_data_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_oe_upper_mask_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "masked_oe_upper_mask_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_ctrl_en_rising_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_ctrl_en_rising_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_ctrl_en_rising_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_ctrl_en_falling_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_ctrl_en_falling_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_ctrl_en_falling_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_ctrl_en_lvlhigh_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_ctrl_en_lvlhigh_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_ctrl_en_lvlhigh_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_ctrl_en_lvllow_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_ctrl_en_lvllow_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "intr_ctrl_en_lvllow_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "ctrl_en_input_filter_we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "ctrl_en_input_filter_qs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "ctrl_en_input_filter_wd",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "addr_hit",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "shadow_busy",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "reg_busy_sel",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "unused_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "unused_be",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "language": "SystemVerilog",
            "line": 763,
            "module": "gpio_reg_top",
            "moduleInsts": [
                {
                    "file": "3",
                    "instName": "u_chk",
                    "line": 50,
                    "module": "tlul_cmd_intg_chk",
                    "parameters": []
                },
                {
                    "file": "3",
                    "instName": "u_rsp_intg_gen",
                    "line": 73,
                    "module": "tlul_rsp_intg_gen_EnableRspIntgGen#1_EnableDataIntgGen#1",
                    "parameters": [
                        {
                            "name": "EnableRspIntgGen",
                            "value": "1"
                        },
                        {
                            "name": "EnableDataIntgGen",
                            "value": "1"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_reg_if",
                    "line": 85,
                    "module": "tlul_adapter_reg_RegAw#6_RegDw#32_EnableDataIntgGen#0",
                    "parameters": [
                        {
                            "name": "RegAw",
                            "value": "6"
                        },
                        {
                            "name": "RegDw",
                            "value": "32"
                        },
                        {
                            "name": "EnableDataIntgGen",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_intr_state",
                    "line": 172,
                    "module": "prim_subreg_DW#32_SwAccess#Unknown_RESVAL#0",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "32"
                        },
                        {
                            "name": "SwAccess",
                            "value": "Unknown"
                        },
                        {
                            "name": "RESVAL",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_intr_enable",
                    "line": 198,
                    "module": "prim_subreg_DW#32_SwAccess#Unknown_RESVAL#0",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "32"
                        },
                        {
                            "name": "SwAccess",
                            "value": "Unknown"
                        },
                        {
                            "name": "RESVAL",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_intr_test",
                    "line": 222,
                    "module": "prim_subreg_ext_DW#32",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_alert_test",
                    "line": 237,
                    "module": "prim_subreg_ext_DW#1",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "1"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_data_in",
                    "line": 254,
                    "module": "prim_subreg_DW#32_SwAccess#Unknown_RESVAL#0",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "32"
                        },
                        {
                            "name": "SwAccess",
                            "value": "Unknown"
                        },
                        {
                            "name": "RESVAL",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_direct_out",
                    "line": 278,
                    "module": "prim_subreg_ext_DW#32",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_masked_out_lower_data",
                    "line": 294,
                    "module": "prim_subreg_ext_DW#16",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "16"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_masked_out_lower_mask",
                    "line": 308,
                    "module": "prim_subreg_ext_DW#16",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "16"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_masked_out_upper_data",
                    "line": 324,
                    "module": "prim_subreg_ext_DW#16",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "16"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_masked_out_upper_mask",
                    "line": 338,
                    "module": "prim_subreg_ext_DW#16",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "16"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_direct_oe",
                    "line": 353,
                    "module": "prim_subreg_ext_DW#32",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_masked_oe_lower_data",
                    "line": 369,
                    "module": "prim_subreg_ext_DW#16",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "16"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_masked_oe_lower_mask",
                    "line": 383,
                    "module": "prim_subreg_ext_DW#16",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "16"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_masked_oe_upper_data",
                    "line": 399,
                    "module": "prim_subreg_ext_DW#16",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "16"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_masked_oe_upper_mask",
                    "line": 413,
                    "module": "prim_subreg_ext_DW#16",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "16"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_intr_ctrl_en_rising",
                    "line": 430,
                    "module": "prim_subreg_DW#32_SwAccess#Unknown_RESVAL#0",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "32"
                        },
                        {
                            "name": "SwAccess",
                            "value": "Unknown"
                        },
                        {
                            "name": "RESVAL",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_intr_ctrl_en_falling",
                    "line": 456,
                    "module": "prim_subreg_DW#32_SwAccess#Unknown_RESVAL#0",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "32"
                        },
                        {
                            "name": "SwAccess",
                            "value": "Unknown"
                        },
                        {
                            "name": "RESVAL",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_intr_ctrl_en_lvlhigh",
                    "line": 482,
                    "module": "prim_subreg_DW#32_SwAccess#Unknown_RESVAL#0",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "32"
                        },
                        {
                            "name": "SwAccess",
                            "value": "Unknown"
                        },
                        {
                            "name": "RESVAL",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_intr_ctrl_en_lvllow",
                    "line": 508,
                    "module": "prim_subreg_DW#32_SwAccess#Unknown_RESVAL#0",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "32"
                        },
                        {
                            "name": "SwAccess",
                            "value": "Unknown"
                        },
                        {
                            "name": "RESVAL",
                            "value": "0"
                        }
                    ]
                },
                {
                    "file": "3",
                    "instName": "u_ctrl_en_input_filter",
                    "line": 534,
                    "module": "prim_subreg_DW#32_SwAccess#Unknown_RESVAL#0",
                    "parameters": [
                        {
                            "name": "DW",
                            "value": "32"
                        },
                        {
                            "name": "SwAccess",
                            "value": "Unknown"
                        },
                        {
                            "name": "RESVAL",
                            "value": "0"
                        }
                    ]
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "rst_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "tl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 108
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "tl_o",
                    "range": {
                        "lsb": 0,
                        "msb": 65
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "reg2hw",
                    "range": {
                        "lsb": 0,
                        "msb": 460
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Input",
                    "name": "hw2reg",
                    "range": {
                        "lsb": 0,
                        "msb": 257
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "intg_err_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "devmode_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ]
        },
        "prim_intr_hw_Width#32": {
            "file": "2",
            "internalSignals": [
                {
                    "name": "new_event",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                }
            ],
            "language": "SystemVerilog",
            "line": 58,
            "module": "prim_intr_hw",
            "parameters": [
                {
                    "name": "Width",
                    "value": 1
                },
                {
                    "name": "FlopOutput",
                    "value": 1
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "rst_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "event_intr_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "reg2hw_intr_enable_q_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "reg2hw_intr_test_q_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "reg2hw_intr_test_qe_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "reg2hw_intr_state_q_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "hw2reg_intr_state_de_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "hw2reg_intr_state_d_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "intr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                }
            ]
        },
        "prim_secded_inv_39_32_dec": {
            "file": "7",
            "language": "SystemVerilog",
            "line": 62,
            "module": "prim_secded_inv_39_32_dec",
            "ports": [
                {
                    "direction": "Input",
                    "name": "data_i",
                    "range": {
                        "lsb": 0,
                        "msb": 38
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "data_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "syndrome_o",
                    "range": {
                        "lsb": 0,
                        "msb": 6
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "err_o",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                }
            ]
        },
        "prim_secded_inv_64_57_dec": {
            "file": "5",
            "language": "SystemVerilog",
            "line": 87,
            "module": "prim_secded_inv_64_57_dec",
            "ports": [
                {
                    "direction": "Input",
                    "name": "data_i",
                    "range": {
                        "lsb": 0,
                        "msb": 63
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "data_o",
                    "range": {
                        "lsb": 0,
                        "msb": 56
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "syndrome_o",
                    "range": {
                        "lsb": 0,
                        "msb": 6
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "err_o",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                }
            ]
        },
        "prim_subreg_DW#32_SwAccess#Unknown_RESVAL#0": {
            "file": "11",
            "internalSignals": [
                {
                    "name": "wr_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "wr_data",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                }
            ],
            "language": "SystemVerilog",
            "line": 76,
            "module": "prim_subreg",
            "parameters": [
                {
                    "name": "DW",
                    "value": 32
                },
                {
                    "name": "SwAccess",
                    "value": 0
                },
                {
                    "name": "RESVAL",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "rst_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "wd",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "de",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "d",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "qe",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "q",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "qs",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                }
            ]
        },
        "prim_subreg_ext_DW#1": {
            "file": "12",
            "language": "SystemVerilog",
            "line": 28,
            "module": "prim_subreg_ext",
            "parameters": [
                {
                    "name": "DW",
                    "value": 32
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "re",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "wd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "d",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "qe",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "qre",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "q",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "qs",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                }
            ]
        },
        "prim_subreg_ext_DW#16": {
            "file": "12",
            "language": "SystemVerilog",
            "line": 28,
            "module": "prim_subreg_ext",
            "parameters": [
                {
                    "name": "DW",
                    "value": 32
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "re",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "wd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "d",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "qe",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "qre",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "q",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "qs",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                }
            ]
        },
        "prim_subreg_ext_DW#32": {
            "file": "12",
            "language": "SystemVerilog",
            "line": 28,
            "module": "prim_subreg_ext",
            "parameters": [
                {
                    "name": "DW",
                    "value": 32
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "re",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "wd",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "d",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "qe",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "qre",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "q",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "qs",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "LOGIC"
                }
            ]
        },
        "tlul_adapter_reg_RegAw#6_RegDw#32_EnableDataIntgGen#0": {
            "file": "9",
            "internalSignals": [
                {
                    "name": "outstanding",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "a_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "d_ack",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "error",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "err_internal",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "addr_align_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "malformed_meta_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "tl_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "reqid",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "reqsz",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "rspop",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "rd_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "wr_req",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "language": "SystemVerilog",
            "line": 138,
            "module": "tlul_adapter_reg",
            "moduleInsts": [
                {
                    "file": "9",
                    "instName": "u_err",
                    "line": 131,
                    "module": "tlul_err",
                    "parameters": []
                }
            ],
            "parameters": [
                {
                    "name": "RegAw",
                    "value": 8
                },
                {
                    "name": "EnableDataIntgGen",
                    "value": 0
                },
                {
                    "name": "RegDw",
                    "value": 32
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "rst_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "tl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 108
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "tl_o",
                    "range": {
                        "lsb": 0,
                        "msb": 65
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "re_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "we_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "addr_o",
                    "range": {
                        "lsb": 0,
                        "msb": 5
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "wdata_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "be_o",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "rdata_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "error_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ]
        },
        "tlul_cmd_intg_chk": {
            "file": "4",
            "internalSignals": [
                {
                    "name": "err",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "data_err",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "cmd",
                    "range": {
                        "lsb": 0,
                        "msb": 42
                    },
                    "type": "STRUCT"
                },
                {
                    "name": "wr_txn",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "unused_tl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "language": "SystemVerilog",
            "line": 40,
            "module": "tlul_cmd_intg_chk",
            "moduleInsts": [
                {
                    "file": "4",
                    "instName": "u_chk",
                    "line": 16,
                    "module": "prim_secded_inv_64_57_dec",
                    "parameters": []
                },
                {
                    "file": "4",
                    "instName": "u_tlul_data_integ_dec",
                    "line": 23,
                    "module": "tlul_data_integ_dec",
                    "parameters": []
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "tl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 108
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "err_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ]
        },
        "tlul_data_integ_dec": {
            "file": "6",
            "internalSignals": [
                {
                    "name": "data_err",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "LOGIC"
                }
            ],
            "language": "SystemVerilog",
            "line": 26,
            "module": "tlul_data_integ_dec",
            "moduleInsts": [
                {
                    "file": "6",
                    "instName": "u_data_chk",
                    "line": 17,
                    "module": "prim_secded_inv_39_32_dec",
                    "parameters": []
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "data_intg_i",
                    "range": {
                        "lsb": 0,
                        "msb": 38
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "data_err_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ]
        },
        "tlul_err": {
            "file": "10",
            "internalSignals": [
                {
                    "name": "opcode_allowed",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "a_config_allowed",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "op_full",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "op_partial",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "op_get",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "addr_sz_chk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "mask_chk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "fulldata_chk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "mask",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "LOGIC"
                }
            ],
            "language": "SystemVerilog",
            "line": 91,
            "module": "tlul_err",
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "rst_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "tl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 108
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "err_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ]
        },
        "tlul_rsp_intg_gen_EnableRspIntgGen#1_EnableDataIntgGen#1": {
            "file": "8",
            "internalSignals": [
                {
                    "name": "rsp_intg",
                    "range": {
                        "lsb": 0,
                        "msb": 6
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "data_intg",
                    "range": {
                        "lsb": 0,
                        "msb": 6
                    },
                    "type": "LOGIC"
                },
                {
                    "name": "unused_tl",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                }
            ],
            "language": "SystemVerilog",
            "line": 54,
            "module": "tlul_rsp_intg_gen",
            "parameters": [
                {
                    "name": "EnableRspIntgGen",
                    "value": 0
                },
                {
                    "name": "EnableDataIntgGen",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "tl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 65
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "tl_o",
                    "range": {
                        "lsb": 0,
                        "msb": 65
                    },
                    "type": "STRUCT"
                }
            ]
        }
    }
}
