/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU0_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT0_PC0
#define LCD_LCDPort__0__PORT 0u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU0_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT0_PC1
#define LCD_LCDPort__1__PORT 0u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU0_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT0_PC2
#define LCD_LCDPort__2__PORT 0u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU0_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT0_PC3
#define LCD_LCDPort__3__PORT 0u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU0_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT0_PC4
#define LCD_LCDPort__4__PORT 0u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU0_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT0_PC5
#define LCD_LCDPort__5__PORT 0u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU0_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT0_PC6
#define LCD_LCDPort__6__PORT 0u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT0_AG
#define LCD_LCDPort__AMUX CYREG_PRT0_AMUX
#define LCD_LCDPort__BIE CYREG_PRT0_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT0_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT0_BYP
#define LCD_LCDPort__CTL CYREG_PRT0_CTL
#define LCD_LCDPort__DM0 CYREG_PRT0_DM0
#define LCD_LCDPort__DM1 CYREG_PRT0_DM1
#define LCD_LCDPort__DM2 CYREG_PRT0_DM2
#define LCD_LCDPort__DR CYREG_PRT0_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT0_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT0_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 0u
#define LCD_LCDPort__PRT CYREG_PRT0_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT0_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT0_SLW

/* Ref */
#define Ref_viDAC8__CR0 CYREG_DAC3_CR0
#define Ref_viDAC8__CR1 CYREG_DAC3_CR1
#define Ref_viDAC8__D CYREG_DAC3_D
#define Ref_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Ref_viDAC8__PM_ACT_MSK 0x08u
#define Ref_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Ref_viDAC8__PM_STBY_MSK 0x08u
#define Ref_viDAC8__STROBE CYREG_DAC3_STROBE
#define Ref_viDAC8__SW0 CYREG_DAC3_SW0
#define Ref_viDAC8__SW2 CYREG_DAC3_SW2
#define Ref_viDAC8__SW3 CYREG_DAC3_SW3
#define Ref_viDAC8__SW4 CYREG_DAC3_SW4
#define Ref_viDAC8__TR CYREG_DAC3_TR
#define Ref_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define Ref_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define Ref_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define Ref_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define Ref_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define Ref_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define Ref_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define Ref_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define Ref_viDAC8__TST CYREG_DAC3_TST

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT6_PC6
#define Rx_1__0__PORT 6u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT6_AG
#define Rx_1__AMUX CYREG_PRT6_AMUX
#define Rx_1__BIE CYREG_PRT6_BIE
#define Rx_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Rx_1__BYP CYREG_PRT6_BYP
#define Rx_1__CTL CYREG_PRT6_CTL
#define Rx_1__DM0 CYREG_PRT6_DM0
#define Rx_1__DM1 CYREG_PRT6_DM1
#define Rx_1__DM2 CYREG_PRT6_DM2
#define Rx_1__DR CYREG_PRT6_DR
#define Rx_1__INP_DIS CYREG_PRT6_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT6_LCD_EN
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 6u
#define Rx_1__PRT CYREG_PRT6_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Rx_1__PS CYREG_PRT6_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SLW CYREG_PRT6_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU6_INTTYPE0
#define Tx_1__0__MASK 0x01u
#define Tx_1__0__PC CYREG_PRT6_PC0
#define Tx_1__0__PORT 6u
#define Tx_1__0__SHIFT 0u
#define Tx_1__AG CYREG_PRT6_AG
#define Tx_1__AMUX CYREG_PRT6_AMUX
#define Tx_1__BIE CYREG_PRT6_BIE
#define Tx_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Tx_1__BYP CYREG_PRT6_BYP
#define Tx_1__CTL CYREG_PRT6_CTL
#define Tx_1__DM0 CYREG_PRT6_DM0
#define Tx_1__DM1 CYREG_PRT6_DM1
#define Tx_1__DM2 CYREG_PRT6_DM2
#define Tx_1__DR CYREG_PRT6_DR
#define Tx_1__INP_DIS CYREG_PRT6_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT6_LCD_EN
#define Tx_1__MASK 0x01u
#define Tx_1__PORT 6u
#define Tx_1__PRT CYREG_PRT6_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Tx_1__PS CYREG_PRT6_PS
#define Tx_1__SHIFT 0u
#define Tx_1__SLW CYREG_PRT6_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB12_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB12_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB12_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB15_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB15_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u
#define UART_Mega_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_Mega_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UART_Mega_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UART_Mega_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UART_Mega_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UART_Mega_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define UART_Mega_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UART_Mega_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define UART_Mega_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UART_Mega_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_Mega_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define UART_Mega_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define UART_Mega_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define UART_Mega_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define UART_Mega_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_Mega_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_Mega_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define UART_Mega_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_Mega_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART_Mega_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define UART_Mega_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_Mega_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_Mega_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_Mega_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define UART_Mega_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define UART_Mega_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define UART_Mega_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define UART_Mega_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define UART_Mega_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define UART_Mega_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define UART_Mega_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_Mega_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define UART_Mega_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define UART_Mega_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define UART_Mega_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB01_A0
#define UART_Mega_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB01_A1
#define UART_Mega_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define UART_Mega_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB01_D0
#define UART_Mega_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB01_D1
#define UART_Mega_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_Mega_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define UART_Mega_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB01_F0
#define UART_Mega_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB01_F1
#define UART_Mega_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_Mega_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_Mega_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_Mega_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define UART_Mega_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_Mega_BUART_sRX_RxSts__3__POS 3
#define UART_Mega_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_Mega_BUART_sRX_RxSts__4__POS 4
#define UART_Mega_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_Mega_BUART_sRX_RxSts__5__POS 5
#define UART_Mega_BUART_sRX_RxSts__MASK 0x38u
#define UART_Mega_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB00_MSK
#define UART_Mega_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_Mega_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB00_ST
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB00_A0
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB00_A1
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB00_D0
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB00_D1
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB00_F0
#define UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB00_F1
#define UART_Mega_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UART_Mega_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UART_Mega_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UART_Mega_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UART_Mega_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_Mega_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UART_Mega_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UART_Mega_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UART_Mega_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define UART_Mega_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define UART_Mega_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UART_Mega_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define UART_Mega_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define UART_Mega_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_Mega_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UART_Mega_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define UART_Mega_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define UART_Mega_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_Mega_BUART_sTX_TxSts__0__POS 0
#define UART_Mega_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_Mega_BUART_sTX_TxSts__1__POS 1
#define UART_Mega_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_Mega_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_Mega_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_Mega_BUART_sTX_TxSts__2__POS 2
#define UART_Mega_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_Mega_BUART_sTX_TxSts__3__POS 3
#define UART_Mega_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_Mega_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_Mega_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_Mega_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB05_ST
#define UART_Mega_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_Mega_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_Mega_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_Mega_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_Mega_IntClock__INDEX 0x02u
#define UART_Mega_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_Mega_IntClock__PM_ACT_MSK 0x04u
#define UART_Mega_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_Mega_IntClock__PM_STBY_MSK 0x04u

/* turn */
#define turn__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define turn__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define turn__INTC_MASK 0x04u
#define turn__INTC_NUMBER 2u
#define turn__INTC_PRIOR_NUM 7u
#define turn__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define turn__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define turn__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Fan_1 */
#define Fan_1__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Fan_1__0__MASK 0x01u
#define Fan_1__0__PC CYREG_PRT4_PC0
#define Fan_1__0__PORT 4u
#define Fan_1__0__SHIFT 0u
#define Fan_1__AG CYREG_PRT4_AG
#define Fan_1__AMUX CYREG_PRT4_AMUX
#define Fan_1__BIE CYREG_PRT4_BIE
#define Fan_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Fan_1__BYP CYREG_PRT4_BYP
#define Fan_1__CTL CYREG_PRT4_CTL
#define Fan_1__DM0 CYREG_PRT4_DM0
#define Fan_1__DM1 CYREG_PRT4_DM1
#define Fan_1__DM2 CYREG_PRT4_DM2
#define Fan_1__DR CYREG_PRT4_DR
#define Fan_1__INP_DIS CYREG_PRT4_INP_DIS
#define Fan_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Fan_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Fan_1__LCD_EN CYREG_PRT4_LCD_EN
#define Fan_1__MASK 0x01u
#define Fan_1__PORT 4u
#define Fan_1__PRT CYREG_PRT4_PRT
#define Fan_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Fan_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Fan_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Fan_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Fan_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Fan_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Fan_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Fan_1__PS CYREG_PRT4_PS
#define Fan_1__SHIFT 0u
#define Fan_1__SLW CYREG_PRT4_SLW

/* Fan_2 */
#define Fan_2__0__INTTYPE CYREG_PICU4_INTTYPE4
#define Fan_2__0__MASK 0x10u
#define Fan_2__0__PC CYREG_PRT4_PC4
#define Fan_2__0__PORT 4u
#define Fan_2__0__SHIFT 4u
#define Fan_2__AG CYREG_PRT4_AG
#define Fan_2__AMUX CYREG_PRT4_AMUX
#define Fan_2__BIE CYREG_PRT4_BIE
#define Fan_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define Fan_2__BYP CYREG_PRT4_BYP
#define Fan_2__CTL CYREG_PRT4_CTL
#define Fan_2__DM0 CYREG_PRT4_DM0
#define Fan_2__DM1 CYREG_PRT4_DM1
#define Fan_2__DM2 CYREG_PRT4_DM2
#define Fan_2__DR CYREG_PRT4_DR
#define Fan_2__INP_DIS CYREG_PRT4_INP_DIS
#define Fan_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Fan_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Fan_2__LCD_EN CYREG_PRT4_LCD_EN
#define Fan_2__MASK 0x10u
#define Fan_2__PORT 4u
#define Fan_2__PRT CYREG_PRT4_PRT
#define Fan_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Fan_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Fan_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Fan_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Fan_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Fan_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Fan_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Fan_2__PS CYREG_PRT4_PS
#define Fan_2__SHIFT 4u
#define Fan_2__SLW CYREG_PRT4_SLW

/* Motor */
#define Motor__0__INTTYPE CYREG_PICU4_INTTYPE7
#define Motor__0__MASK 0x80u
#define Motor__0__PC CYREG_PRT4_PC7
#define Motor__0__PORT 4u
#define Motor__0__SHIFT 7u
#define Motor__AG CYREG_PRT4_AG
#define Motor__AMUX CYREG_PRT4_AMUX
#define Motor__BIE CYREG_PRT4_BIE
#define Motor__BIT_MASK CYREG_PRT4_BIT_MASK
#define Motor__BYP CYREG_PRT4_BYP
#define Motor__CTL CYREG_PRT4_CTL
#define Motor__DM0 CYREG_PRT4_DM0
#define Motor__DM1 CYREG_PRT4_DM1
#define Motor__DM2 CYREG_PRT4_DM2
#define Motor__DR CYREG_PRT4_DR
#define Motor__INP_DIS CYREG_PRT4_INP_DIS
#define Motor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Motor__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Motor__LCD_EN CYREG_PRT4_LCD_EN
#define Motor__MASK 0x80u
#define Motor__PORT 4u
#define Motor__PRT CYREG_PRT4_PRT
#define Motor__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Motor__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Motor__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Motor__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Motor__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Motor__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Motor__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Motor__PS CYREG_PRT4_PS
#define Motor__SHIFT 7u
#define Motor__SLW CYREG_PRT4_SLW
#define Motor_Stop__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Motor_Stop__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Motor_Stop__INTC_MASK 0x01u
#define Motor_Stop__INTC_NUMBER 0u
#define Motor_Stop__INTC_PRIOR_NUM 7u
#define Motor_Stop__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Motor_Stop__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Motor_Stop__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_1__0__MASK 0x02u
#define Pin_1__0__PC CYREG_PRT2_PC1
#define Pin_1__0__PORT 2u
#define Pin_1__0__SHIFT 1u
#define Pin_1__AG CYREG_PRT2_AG
#define Pin_1__AMUX CYREG_PRT2_AMUX
#define Pin_1__BIE CYREG_PRT2_BIE
#define Pin_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__BYP CYREG_PRT2_BYP
#define Pin_1__CTL CYREG_PRT2_CTL
#define Pin_1__DM0 CYREG_PRT2_DM0
#define Pin_1__DM1 CYREG_PRT2_DM1
#define Pin_1__DM2 CYREG_PRT2_DM2
#define Pin_1__DR CYREG_PRT2_DR
#define Pin_1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__MASK 0x02u
#define Pin_1__PORT 2u
#define Pin_1__PRT CYREG_PRT2_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__PS CYREG_PRT2_PS
#define Pin_1__SHIFT 1u
#define Pin_1__SLW CYREG_PRT2_SLW

/* Servo */
#define Servo__0__INTTYPE CYREG_PICU5_INTTYPE6
#define Servo__0__MASK 0x40u
#define Servo__0__PC CYREG_PRT5_PC6
#define Servo__0__PORT 5u
#define Servo__0__SHIFT 6u
#define Servo__AG CYREG_PRT5_AG
#define Servo__AMUX CYREG_PRT5_AMUX
#define Servo__BIE CYREG_PRT5_BIE
#define Servo__BIT_MASK CYREG_PRT5_BIT_MASK
#define Servo__BYP CYREG_PRT5_BYP
#define Servo__CTL CYREG_PRT5_CTL
#define Servo__DM0 CYREG_PRT5_DM0
#define Servo__DM1 CYREG_PRT5_DM1
#define Servo__DM2 CYREG_PRT5_DM2
#define Servo__DR CYREG_PRT5_DR
#define Servo__INP_DIS CYREG_PRT5_INP_DIS
#define Servo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Servo__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Servo__LCD_EN CYREG_PRT5_LCD_EN
#define Servo__MASK 0x40u
#define Servo__PORT 5u
#define Servo__PRT CYREG_PRT5_PRT
#define Servo__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Servo__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Servo__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Servo__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Servo__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Servo__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Servo__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Servo__PS CYREG_PRT5_PS
#define Servo__SHIFT 6u
#define Servo__SLW CYREG_PRT5_SLW
#define Servo_1__0__INTTYPE CYREG_PICU4_INTTYPE2
#define Servo_1__0__MASK 0x04u
#define Servo_1__0__PC CYREG_PRT4_PC2
#define Servo_1__0__PORT 4u
#define Servo_1__0__SHIFT 2u
#define Servo_1__AG CYREG_PRT4_AG
#define Servo_1__AMUX CYREG_PRT4_AMUX
#define Servo_1__BIE CYREG_PRT4_BIE
#define Servo_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Servo_1__BYP CYREG_PRT4_BYP
#define Servo_1__CTL CYREG_PRT4_CTL
#define Servo_1__DM0 CYREG_PRT4_DM0
#define Servo_1__DM1 CYREG_PRT4_DM1
#define Servo_1__DM2 CYREG_PRT4_DM2
#define Servo_1__DR CYREG_PRT4_DR
#define Servo_1__INP_DIS CYREG_PRT4_INP_DIS
#define Servo_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Servo_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Servo_1__LCD_EN CYREG_PRT4_LCD_EN
#define Servo_1__MASK 0x04u
#define Servo_1__PORT 4u
#define Servo_1__PRT CYREG_PRT4_PRT
#define Servo_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Servo_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Servo_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Servo_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Servo_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Servo_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Servo_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Servo_1__PS CYREG_PRT4_PS
#define Servo_1__SHIFT 2u
#define Servo_1__SLW CYREG_PRT4_SLW
#define Servo_2__0__INTTYPE CYREG_PICU4_INTTYPE6
#define Servo_2__0__MASK 0x40u
#define Servo_2__0__PC CYREG_PRT4_PC6
#define Servo_2__0__PORT 4u
#define Servo_2__0__SHIFT 6u
#define Servo_2__AG CYREG_PRT4_AG
#define Servo_2__AMUX CYREG_PRT4_AMUX
#define Servo_2__BIE CYREG_PRT4_BIE
#define Servo_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define Servo_2__BYP CYREG_PRT4_BYP
#define Servo_2__CTL CYREG_PRT4_CTL
#define Servo_2__DM0 CYREG_PRT4_DM0
#define Servo_2__DM1 CYREG_PRT4_DM1
#define Servo_2__DM2 CYREG_PRT4_DM2
#define Servo_2__DR CYREG_PRT4_DR
#define Servo_2__INP_DIS CYREG_PRT4_INP_DIS
#define Servo_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Servo_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Servo_2__LCD_EN CYREG_PRT4_LCD_EN
#define Servo_2__MASK 0x40u
#define Servo_2__PORT 4u
#define Servo_2__PRT CYREG_PRT4_PRT
#define Servo_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Servo_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Servo_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Servo_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Servo_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Servo_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Servo_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Servo_2__PS CYREG_PRT4_PS
#define Servo_2__SHIFT 6u
#define Servo_2__SLW CYREG_PRT4_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x04u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x10u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x10u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x03u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x08u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x08u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x06u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x40u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x40u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x05u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x20u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x20u

/* IRServo */
#define IRServo__0__INTTYPE CYREG_PICU1_INTTYPE6
#define IRServo__0__MASK 0x40u
#define IRServo__0__PC CYREG_PRT1_PC6
#define IRServo__0__PORT 1u
#define IRServo__0__SHIFT 6u
#define IRServo__AG CYREG_PRT1_AG
#define IRServo__AMUX CYREG_PRT1_AMUX
#define IRServo__BIE CYREG_PRT1_BIE
#define IRServo__BIT_MASK CYREG_PRT1_BIT_MASK
#define IRServo__BYP CYREG_PRT1_BYP
#define IRServo__CTL CYREG_PRT1_CTL
#define IRServo__DM0 CYREG_PRT1_DM0
#define IRServo__DM1 CYREG_PRT1_DM1
#define IRServo__DM2 CYREG_PRT1_DM2
#define IRServo__DR CYREG_PRT1_DR
#define IRServo__INP_DIS CYREG_PRT1_INP_DIS
#define IRServo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IRServo__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IRServo__LCD_EN CYREG_PRT1_LCD_EN
#define IRServo__MASK 0x40u
#define IRServo__PORT 1u
#define IRServo__PRT CYREG_PRT1_PRT
#define IRServo__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IRServo__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IRServo__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IRServo__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IRServo__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IRServo__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IRServo__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IRServo__PS CYREG_PRT1_PS
#define IRServo__SHIFT 6u
#define IRServo__SLW CYREG_PRT1_SLW

/* Mega_Rx */
#define Mega_Rx__0__INTTYPE CYREG_PICU4_INTTYPE1
#define Mega_Rx__0__MASK 0x02u
#define Mega_Rx__0__PC CYREG_PRT4_PC1
#define Mega_Rx__0__PORT 4u
#define Mega_Rx__0__SHIFT 1u
#define Mega_Rx__AG CYREG_PRT4_AG
#define Mega_Rx__AMUX CYREG_PRT4_AMUX
#define Mega_Rx__BIE CYREG_PRT4_BIE
#define Mega_Rx__BIT_MASK CYREG_PRT4_BIT_MASK
#define Mega_Rx__BYP CYREG_PRT4_BYP
#define Mega_Rx__CTL CYREG_PRT4_CTL
#define Mega_Rx__DM0 CYREG_PRT4_DM0
#define Mega_Rx__DM1 CYREG_PRT4_DM1
#define Mega_Rx__DM2 CYREG_PRT4_DM2
#define Mega_Rx__DR CYREG_PRT4_DR
#define Mega_Rx__INP_DIS CYREG_PRT4_INP_DIS
#define Mega_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Mega_Rx__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Mega_Rx__LCD_EN CYREG_PRT4_LCD_EN
#define Mega_Rx__MASK 0x02u
#define Mega_Rx__PORT 4u
#define Mega_Rx__PRT CYREG_PRT4_PRT
#define Mega_Rx__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Mega_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Mega_Rx__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Mega_Rx__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Mega_Rx__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Mega_Rx__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Mega_Rx__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Mega_Rx__PS CYREG_PRT4_PS
#define Mega_Rx__SHIFT 1u
#define Mega_Rx__SLW CYREG_PRT4_SLW

/* Mega_Tx */
#define Mega_Tx__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Mega_Tx__0__MASK 0x08u
#define Mega_Tx__0__PC CYREG_PRT4_PC3
#define Mega_Tx__0__PORT 4u
#define Mega_Tx__0__SHIFT 3u
#define Mega_Tx__AG CYREG_PRT4_AG
#define Mega_Tx__AMUX CYREG_PRT4_AMUX
#define Mega_Tx__BIE CYREG_PRT4_BIE
#define Mega_Tx__BIT_MASK CYREG_PRT4_BIT_MASK
#define Mega_Tx__BYP CYREG_PRT4_BYP
#define Mega_Tx__CTL CYREG_PRT4_CTL
#define Mega_Tx__DM0 CYREG_PRT4_DM0
#define Mega_Tx__DM1 CYREG_PRT4_DM1
#define Mega_Tx__DM2 CYREG_PRT4_DM2
#define Mega_Tx__DR CYREG_PRT4_DR
#define Mega_Tx__INP_DIS CYREG_PRT4_INP_DIS
#define Mega_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Mega_Tx__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Mega_Tx__LCD_EN CYREG_PRT4_LCD_EN
#define Mega_Tx__MASK 0x08u
#define Mega_Tx__PORT 4u
#define Mega_Tx__PRT CYREG_PRT4_PRT
#define Mega_Tx__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Mega_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Mega_Tx__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Mega_Tx__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Mega_Tx__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Mega_Tx__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Mega_Tx__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Mega_Tx__PS CYREG_PRT4_PS
#define Mega_Tx__SHIFT 3u
#define Mega_Tx__SLW CYREG_PRT4_SLW

/* PWM_Fan */
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define PWM_Fan_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Fan_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Fan_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_Fan_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_Fan_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWM_Fan_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define PWM_Fan_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Fan_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Fan_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Fan_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Fan_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_Fan_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define PWM_Fan_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_Fan_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_Fan_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWM_Fan_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define PWM_Fan_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define PWM_Fan_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL

/* Video_in */
#define Video_in__0__INTTYPE CYREG_PICU5_INTTYPE0
#define Video_in__0__MASK 0x01u
#define Video_in__0__PC CYREG_PRT5_PC0
#define Video_in__0__PORT 5u
#define Video_in__0__SHIFT 0u
#define Video_in__AG CYREG_PRT5_AG
#define Video_in__AMUX CYREG_PRT5_AMUX
#define Video_in__BIE CYREG_PRT5_BIE
#define Video_in__BIT_MASK CYREG_PRT5_BIT_MASK
#define Video_in__BYP CYREG_PRT5_BYP
#define Video_in__CTL CYREG_PRT5_CTL
#define Video_in__DM0 CYREG_PRT5_DM0
#define Video_in__DM1 CYREG_PRT5_DM1
#define Video_in__DM2 CYREG_PRT5_DM2
#define Video_in__DR CYREG_PRT5_DR
#define Video_in__INP_DIS CYREG_PRT5_INP_DIS
#define Video_in__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Video_in__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Video_in__LCD_EN CYREG_PRT5_LCD_EN
#define Video_in__MASK 0x01u
#define Video_in__PORT 5u
#define Video_in__PRT CYREG_PRT5_PRT
#define Video_in__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Video_in__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Video_in__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Video_in__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Video_in__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Video_in__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Video_in__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Video_in__PS CYREG_PRT5_PS
#define Video_in__SHIFT 0u
#define Video_in__SLW CYREG_PRT5_SLW

/* PWM_Motor */
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define PWM_Motor_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Motor_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define PWM_Motor_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Motor_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Motor_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Motor_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Motor_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Motor_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define PWM_Motor_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL

/* PWM_Servo */
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_Servo_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define PWM_Servo_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Servo_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Servo_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_Servo_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define PWM_Servo_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Servo_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Servo_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Servo_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Servo_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Servo_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define PWM_Servo_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_Servo_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_Servo_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_Servo_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define PWM_Servo_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define PWM_Servo_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB14_ST
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_Servo_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL

/* Vert_Sync */
#define Vert_Sync__0__INTTYPE CYREG_PICU5_INTTYPE2
#define Vert_Sync__0__MASK 0x04u
#define Vert_Sync__0__PC CYREG_PRT5_PC2
#define Vert_Sync__0__PORT 5u
#define Vert_Sync__0__SHIFT 2u
#define Vert_Sync__AG CYREG_PRT5_AG
#define Vert_Sync__AMUX CYREG_PRT5_AMUX
#define Vert_Sync__BIE CYREG_PRT5_BIE
#define Vert_Sync__BIT_MASK CYREG_PRT5_BIT_MASK
#define Vert_Sync__BYP CYREG_PRT5_BYP
#define Vert_Sync__CTL CYREG_PRT5_CTL
#define Vert_Sync__DM0 CYREG_PRT5_DM0
#define Vert_Sync__DM1 CYREG_PRT5_DM1
#define Vert_Sync__DM2 CYREG_PRT5_DM2
#define Vert_Sync__DR CYREG_PRT5_DR
#define Vert_Sync__INP_DIS CYREG_PRT5_INP_DIS
#define Vert_Sync__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Vert_Sync__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Vert_Sync__LCD_EN CYREG_PRT5_LCD_EN
#define Vert_Sync__MASK 0x04u
#define Vert_Sync__PORT 5u
#define Vert_Sync__PRT CYREG_PRT5_PRT
#define Vert_Sync__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Vert_Sync__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Vert_Sync__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Vert_Sync__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Vert_Sync__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Vert_Sync__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Vert_Sync__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Vert_Sync__PS CYREG_PRT5_PS
#define Vert_Sync__SHIFT 2u
#define Vert_Sync__SLW CYREG_PRT5_SLW

/* Video_Out */
#define Video_Out__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Video_Out__0__MASK 0x01u
#define Video_Out__0__PC CYREG_PRT2_PC0
#define Video_Out__0__PORT 2u
#define Video_Out__0__SHIFT 0u
#define Video_Out__AG CYREG_PRT2_AG
#define Video_Out__AMUX CYREG_PRT2_AMUX
#define Video_Out__BIE CYREG_PRT2_BIE
#define Video_Out__BIT_MASK CYREG_PRT2_BIT_MASK
#define Video_Out__BYP CYREG_PRT2_BYP
#define Video_Out__CTL CYREG_PRT2_CTL
#define Video_Out__DM0 CYREG_PRT2_DM0
#define Video_Out__DM1 CYREG_PRT2_DM1
#define Video_Out__DM2 CYREG_PRT2_DM2
#define Video_Out__DR CYREG_PRT2_DR
#define Video_Out__INP_DIS CYREG_PRT2_INP_DIS
#define Video_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Video_Out__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Video_Out__LCD_EN CYREG_PRT2_LCD_EN
#define Video_Out__MASK 0x01u
#define Video_Out__PORT 2u
#define Video_Out__PRT CYREG_PRT2_PRT
#define Video_Out__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Video_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Video_Out__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Video_Out__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Video_Out__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Video_Out__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Video_Out__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Video_Out__PS CYREG_PRT2_PS
#define Video_Out__SHIFT 0u
#define Video_Out__SLW CYREG_PRT2_SLW

/* Comp_Black */
#define Comp_Black_ctComp__CLK CYREG_CMP3_CLK
#define Comp_Black_ctComp__CMP_MASK 0x08u
#define Comp_Black_ctComp__CMP_NUMBER 3u
#define Comp_Black_ctComp__CR CYREG_CMP3_CR
#define Comp_Black_ctComp__LUT__CR CYREG_LUT3_CR
#define Comp_Black_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_Black_ctComp__LUT__MSK_MASK 0x08u
#define Comp_Black_ctComp__LUT__MSK_SHIFT 3u
#define Comp_Black_ctComp__LUT__MX CYREG_LUT3_MX
#define Comp_Black_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_Black_ctComp__LUT__SR_MASK 0x08u
#define Comp_Black_ctComp__LUT__SR_SHIFT 3u
#define Comp_Black_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_Black_ctComp__PM_ACT_MSK 0x08u
#define Comp_Black_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_Black_ctComp__PM_STBY_MSK 0x08u
#define Comp_Black_ctComp__SW0 CYREG_CMP3_SW0
#define Comp_Black_ctComp__SW2 CYREG_CMP3_SW2
#define Comp_Black_ctComp__SW3 CYREG_CMP3_SW3
#define Comp_Black_ctComp__SW4 CYREG_CMP3_SW4
#define Comp_Black_ctComp__SW6 CYREG_CMP3_SW6
#define Comp_Black_ctComp__TR0 CYREG_CMP3_TR0
#define Comp_Black_ctComp__TR1 CYREG_CMP3_TR1
#define Comp_Black_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Comp_Black_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Comp_Black_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Comp_Black_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Comp_Black_ctComp__WRK CYREG_CMP_WRK
#define Comp_Black_ctComp__WRK_MASK 0x08u
#define Comp_Black_ctComp__WRK_SHIFT 3u

/* Horiz_Sync */
#define Horiz_Sync__0__INTTYPE CYREG_PICU5_INTTYPE4
#define Horiz_Sync__0__MASK 0x10u
#define Horiz_Sync__0__PC CYREG_PRT5_PC4
#define Horiz_Sync__0__PORT 5u
#define Horiz_Sync__0__SHIFT 4u
#define Horiz_Sync__AG CYREG_PRT5_AG
#define Horiz_Sync__AMUX CYREG_PRT5_AMUX
#define Horiz_Sync__BIE CYREG_PRT5_BIE
#define Horiz_Sync__BIT_MASK CYREG_PRT5_BIT_MASK
#define Horiz_Sync__BYP CYREG_PRT5_BYP
#define Horiz_Sync__CTL CYREG_PRT5_CTL
#define Horiz_Sync__DM0 CYREG_PRT5_DM0
#define Horiz_Sync__DM1 CYREG_PRT5_DM1
#define Horiz_Sync__DM2 CYREG_PRT5_DM2
#define Horiz_Sync__DR CYREG_PRT5_DR
#define Horiz_Sync__INP_DIS CYREG_PRT5_INP_DIS
#define Horiz_Sync__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Horiz_Sync__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Horiz_Sync__LCD_EN CYREG_PRT5_LCD_EN
#define Horiz_Sync__MASK 0x10u
#define Horiz_Sync__PORT 5u
#define Horiz_Sync__PRT CYREG_PRT5_PRT
#define Horiz_Sync__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Horiz_Sync__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Horiz_Sync__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Horiz_Sync__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Horiz_Sync__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Horiz_Sync__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Horiz_Sync__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Horiz_Sync__PS CYREG_PRT5_PS
#define Horiz_Sync__SHIFT 4u
#define Horiz_Sync__SLW CYREG_PRT5_SLW

/* Timer_Edge */
#define Timer_Edge_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Edge_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Edge_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_Edge_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_Edge_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_Edge_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Timer_Edge_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Edge_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Edge_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Edge_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Edge_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_Edge_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define Timer_Edge_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_Edge_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Timer_Edge_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB09_F1
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_Edge_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* PWM_IRServo */
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PWM_IRServo_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define PWM_IRServo_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_IRServo_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_IRServo_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_IRServo_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define PWM_IRServo_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_IRServo_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_IRServo_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_IRServo_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_IRServo_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_IRServo_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define PWM_IRServo_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PWM_IRServo_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PWM_IRServo_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_IRServo_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define PWM_IRServo_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define PWM_IRServo_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB08_ST
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PWM_IRServo_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL

/* Timer_Motor */
#define Timer_Motor_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Motor_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Motor_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_Motor_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Timer_Motor_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Motor_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Motor_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Motor_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Motor_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_Motor_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define Timer_Motor_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_Motor_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_Motor_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_Motor_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define Timer_Motor_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define Timer_Motor_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB13_CTL
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB13_MSK
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Timer_Motor_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB13_F1
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_Motor_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* PWM_FanServos */
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_FanServos_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define PWM_FanServos_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_FanServos_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_FanServos_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_FanServos_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_FanServos_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_FanServos_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_FanServos_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_FanServos_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_FanServos_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_FanServos_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_FanServos_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_FanServos_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_FanServos_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_FanServos_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB07_A0
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB07_A1
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB07_D0
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB07_D1
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB07_F0
#define PWM_FanServos_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB07_F1

/* Temp_received */
#define Temp_received__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Temp_received__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Temp_received__INTC_MASK 0x02u
#define Temp_received__INTC_NUMBER 1u
#define Temp_received__INTC_PRIOR_NUM 7u
#define Temp_received__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Temp_received__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Temp_received__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* GlitchFilter_1 */
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG CYREG_B1_UDB09_A0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG CYREG_B1_UDB09_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG CYREG_B1_UDB09_D0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG CYREG_B1_UDB09_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG CYREG_B1_UDB09_F0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG CYREG_B1_UDB09_F1

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
