--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf GenIO.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1961 paths analyzed, 260 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.300ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/counterSchodki_3 (SLICE_X30Y55.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_3 (FF)
  Destination:          XLXI_2/counterSchodki_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.300ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_3 to XLXI_2/counterSchodki_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.XQ      Tcko                  0.592   XLXI_4/Note<3>
                                                       XLXI_4/Note_3
    SLICE_X45Y75.G2      net (fanout=12)       2.113   XLXI_4/Note<3>
    SLICE_X45Y75.Y       Tilo                  0.704   XLXI_2/Mrom_frequency10
                                                       XLXI_2/Mrom_frequency1111
    SLICE_X45Y73.G1      net (fanout=1)        1.034   XLXI_2/Mrom_frequency11
    SLICE_X45Y73.COUT    Topcyg                1.001   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_lut<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.F2      net (fanout=10)       3.137   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.X       Tilo                  0.704   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X30Y55.SR      net (fanout=2)        1.105   XLXI_2/counterSchodki_and0000
    SLICE_X30Y55.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<3>
                                                       XLXI_2/counterSchodki_3
    -------------------------------------------------  ---------------------------
    Total                                     11.300ns (3.911ns logic, 7.389ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_3 (FF)
  Destination:          XLXI_2/counterSchodki_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.005ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_3 to XLXI_2/counterSchodki_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.XQ      Tcko                  0.592   XLXI_4/Note<3>
                                                       XLXI_4/Note_3
    SLICE_X45Y74.G2      net (fanout=12)       2.113   XLXI_4/Note<3>
    SLICE_X45Y74.Y       Tilo                  0.704   XLXI_2/Mrom_frequency8
                                                       XLXI_2/Mrom_frequency61
    SLICE_X45Y72.G3      net (fanout=1)        0.621   XLXI_2/Mrom_frequency6
    SLICE_X45Y72.COUT    Topcyg                1.001   XLXI_2/Mcompar_Start_or0000_cy<4>
                                                       XLXI_2/Mcompar_Start_or0000_lut<4>
                                                       XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X45Y73.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<5>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.F2      net (fanout=10)       3.137   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.X       Tilo                  0.704   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X30Y55.SR      net (fanout=2)        1.105   XLXI_2/counterSchodki_and0000
    SLICE_X30Y55.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<3>
                                                       XLXI_2/counterSchodki_3
    -------------------------------------------------  ---------------------------
    Total                                     11.005ns (4.029ns logic, 6.976ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_3 (FF)
  Destination:          XLXI_2/counterSchodki_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.815ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_3 to XLXI_2/counterSchodki_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.XQ      Tcko                  0.592   XLXI_4/Note<3>
                                                       XLXI_4/Note_3
    SLICE_X44Y74.G3      net (fanout=12)       2.059   XLXI_4/Note<3>
    SLICE_X44Y74.Y       Tilo                  0.759   XLXI_2/Mrom_frequency2
                                                       XLXI_2/Mrom_frequency41
    SLICE_X45Y72.F3      net (fanout=1)        0.269   XLXI_2/Mrom_frequency4
    SLICE_X45Y72.COUT    Topcyf                1.162   XLXI_2/Mcompar_Start_or0000_cy<4>
                                                       XLXI_2/Mcompar_Start_or0000_lut<3>
                                                       XLXI_2/Mcompar_Start_or0000_cy<3>
                                                       XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X45Y73.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<5>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.F2      net (fanout=10)       3.137   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.X       Tilo                  0.704   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X30Y55.SR      net (fanout=2)        1.105   XLXI_2/counterSchodki_and0000
    SLICE_X30Y55.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<3>
                                                       XLXI_2/counterSchodki_3
    -------------------------------------------------  ---------------------------
    Total                                     10.815ns (4.245ns logic, 6.570ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/counterSchodki_2 (SLICE_X30Y55.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_3 (FF)
  Destination:          XLXI_2/counterSchodki_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.300ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_3 to XLXI_2/counterSchodki_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.XQ      Tcko                  0.592   XLXI_4/Note<3>
                                                       XLXI_4/Note_3
    SLICE_X45Y75.G2      net (fanout=12)       2.113   XLXI_4/Note<3>
    SLICE_X45Y75.Y       Tilo                  0.704   XLXI_2/Mrom_frequency10
                                                       XLXI_2/Mrom_frequency1111
    SLICE_X45Y73.G1      net (fanout=1)        1.034   XLXI_2/Mrom_frequency11
    SLICE_X45Y73.COUT    Topcyg                1.001   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_lut<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.F2      net (fanout=10)       3.137   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.X       Tilo                  0.704   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X30Y55.SR      net (fanout=2)        1.105   XLXI_2/counterSchodki_and0000
    SLICE_X30Y55.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<3>
                                                       XLXI_2/counterSchodki_2
    -------------------------------------------------  ---------------------------
    Total                                     11.300ns (3.911ns logic, 7.389ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_3 (FF)
  Destination:          XLXI_2/counterSchodki_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.005ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_3 to XLXI_2/counterSchodki_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.XQ      Tcko                  0.592   XLXI_4/Note<3>
                                                       XLXI_4/Note_3
    SLICE_X45Y74.G2      net (fanout=12)       2.113   XLXI_4/Note<3>
    SLICE_X45Y74.Y       Tilo                  0.704   XLXI_2/Mrom_frequency8
                                                       XLXI_2/Mrom_frequency61
    SLICE_X45Y72.G3      net (fanout=1)        0.621   XLXI_2/Mrom_frequency6
    SLICE_X45Y72.COUT    Topcyg                1.001   XLXI_2/Mcompar_Start_or0000_cy<4>
                                                       XLXI_2/Mcompar_Start_or0000_lut<4>
                                                       XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X45Y73.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<5>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.F2      net (fanout=10)       3.137   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.X       Tilo                  0.704   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X30Y55.SR      net (fanout=2)        1.105   XLXI_2/counterSchodki_and0000
    SLICE_X30Y55.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<3>
                                                       XLXI_2/counterSchodki_2
    -------------------------------------------------  ---------------------------
    Total                                     11.005ns (4.029ns logic, 6.976ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_3 (FF)
  Destination:          XLXI_2/counterSchodki_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.815ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_3 to XLXI_2/counterSchodki_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.XQ      Tcko                  0.592   XLXI_4/Note<3>
                                                       XLXI_4/Note_3
    SLICE_X44Y74.G3      net (fanout=12)       2.059   XLXI_4/Note<3>
    SLICE_X44Y74.Y       Tilo                  0.759   XLXI_2/Mrom_frequency2
                                                       XLXI_2/Mrom_frequency41
    SLICE_X45Y72.F3      net (fanout=1)        0.269   XLXI_2/Mrom_frequency4
    SLICE_X45Y72.COUT    Topcyf                1.162   XLXI_2/Mcompar_Start_or0000_cy<4>
                                                       XLXI_2/Mcompar_Start_or0000_lut<3>
                                                       XLXI_2/Mcompar_Start_or0000_cy<3>
                                                       XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X45Y73.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<5>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.F2      net (fanout=10)       3.137   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.X       Tilo                  0.704   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X30Y55.SR      net (fanout=2)        1.105   XLXI_2/counterSchodki_and0000
    SLICE_X30Y55.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<3>
                                                       XLXI_2/counterSchodki_2
    -------------------------------------------------  ---------------------------
    Total                                     10.815ns (4.245ns logic, 6.570ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/counterSchodki_0 (SLICE_X30Y54.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_3 (FF)
  Destination:          XLXI_2/counterSchodki_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.300ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_3 to XLXI_2/counterSchodki_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.XQ      Tcko                  0.592   XLXI_4/Note<3>
                                                       XLXI_4/Note_3
    SLICE_X45Y75.G2      net (fanout=12)       2.113   XLXI_4/Note<3>
    SLICE_X45Y75.Y       Tilo                  0.704   XLXI_2/Mrom_frequency10
                                                       XLXI_2/Mrom_frequency1111
    SLICE_X45Y73.G1      net (fanout=1)        1.034   XLXI_2/Mrom_frequency11
    SLICE_X45Y73.COUT    Topcyg                1.001   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_lut<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.F2      net (fanout=10)       3.137   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.X       Tilo                  0.704   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X30Y54.SR      net (fanout=2)        1.105   XLXI_2/counterSchodki_and0000
    SLICE_X30Y54.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<0>
                                                       XLXI_2/counterSchodki_0
    -------------------------------------------------  ---------------------------
    Total                                     11.300ns (3.911ns logic, 7.389ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_3 (FF)
  Destination:          XLXI_2/counterSchodki_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.005ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_3 to XLXI_2/counterSchodki_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.XQ      Tcko                  0.592   XLXI_4/Note<3>
                                                       XLXI_4/Note_3
    SLICE_X45Y74.G2      net (fanout=12)       2.113   XLXI_4/Note<3>
    SLICE_X45Y74.Y       Tilo                  0.704   XLXI_2/Mrom_frequency8
                                                       XLXI_2/Mrom_frequency61
    SLICE_X45Y72.G3      net (fanout=1)        0.621   XLXI_2/Mrom_frequency6
    SLICE_X45Y72.COUT    Topcyg                1.001   XLXI_2/Mcompar_Start_or0000_cy<4>
                                                       XLXI_2/Mcompar_Start_or0000_lut<4>
                                                       XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X45Y73.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<5>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.F2      net (fanout=10)       3.137   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.X       Tilo                  0.704   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X30Y54.SR      net (fanout=2)        1.105   XLXI_2/counterSchodki_and0000
    SLICE_X30Y54.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<0>
                                                       XLXI_2/counterSchodki_0
    -------------------------------------------------  ---------------------------
    Total                                     11.005ns (4.029ns logic, 6.976ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_3 (FF)
  Destination:          XLXI_2/counterSchodki_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.815ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_3 to XLXI_2/counterSchodki_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.XQ      Tcko                  0.592   XLXI_4/Note<3>
                                                       XLXI_4/Note_3
    SLICE_X44Y74.G3      net (fanout=12)       2.059   XLXI_4/Note<3>
    SLICE_X44Y74.Y       Tilo                  0.759   XLXI_2/Mrom_frequency2
                                                       XLXI_2/Mrom_frequency41
    SLICE_X45Y72.F3      net (fanout=1)        0.269   XLXI_2/Mrom_frequency4
    SLICE_X45Y72.COUT    Topcyf                1.162   XLXI_2/Mcompar_Start_or0000_cy<4>
                                                       XLXI_2/Mcompar_Start_or0000_lut<3>
                                                       XLXI_2/Mcompar_Start_or0000_cy<3>
                                                       XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X45Y73.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<5>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.F2      net (fanout=10)       3.137   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X31Y54.X       Tilo                  0.704   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X30Y54.SR      net (fanout=2)        1.105   XLXI_2/counterSchodki_and0000
    SLICE_X30Y54.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<0>
                                                       XLXI_2/counterSchodki_0
    -------------------------------------------------  ---------------------------
    Total                                     10.815ns (4.245ns logic, 6.570ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_3/F0 (SLICE_X49Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.938ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/qF0 (FF)
  Destination:          XLXI_3/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.004 - 0.002)
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/qF0 to XLXI_3/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.YQ      Tcko                  0.470   XLXI_3/qF0
                                                       XLXI_3/qF0
    SLICE_X49Y74.BX      net (fanout=1)        0.377   XLXI_3/qF0
    SLICE_X49Y74.CLK     Tckdi       (-Th)    -0.093   XLXN_44
                                                       XLXI_3/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.563ns logic, 0.377ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/ResStart/DIn_SR_1 (SLICE_X27Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.986ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/Start (FF)
  Destination:          XLXI_1/ResStart/DIn_SR_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.044 - 0.048)
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/Start to XLXI_1/ResStart/DIn_SR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y52.YQ      Tcko                  0.470   XLXI_2/Start
                                                       XLXI_2/Start
    SLICE_X27Y53.BX      net (fanout=2)        0.419   XLXI_2/Start
    SLICE_X27Y53.CLK     Tckdi       (-Th)    -0.093   XLXI_1/ResStart/DIn_SR<1>
                                                       XLXI_1/ResStart/DIn_SR_1
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.563ns logic, 0.419ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/reg11b_9 (SLICE_X55Y75.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/reg11b_10 (FF)
  Destination:          XLXI_3/reg11b_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.031ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/reg11b_10 to XLXI_3/reg11b_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.XQ      Tcko                  0.473   XLXI_3/reg11b<10>
                                                       XLXI_3/reg11b_10
    SLICE_X55Y75.BY      net (fanout=2)        0.423   XLXI_3/reg11b<10>
    SLICE_X55Y75.CLK     Tckdi       (-Th)    -0.135   XLXI_3/reg11b<10>
                                                       XLXI_3/reg11b_9
    -------------------------------------------------  ---------------------------
    Total                                      1.031ns (0.608ns logic, 0.423ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_3/cnt5b<3>/CLK
  Logical resource: XLXI_3/cnt5b_3/CK
  Location pin: SLICE_X50Y76.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_3/cnt5b<3>/CLK
  Logical resource: XLXI_3/cnt5b_3/CK
  Location pin: SLICE_X50Y76.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_3/cnt5b<3>/CLK
  Logical resource: XLXI_3/cnt5b_3/CK
  Location pin: SLICE_X50Y76.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   11.300|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1961 paths, 0 nets, and 459 connections

Design statistics:
   Minimum period:  11.300ns{1}   (Maximum frequency:  88.496MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 07 17:45:41 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



