|key_inverter
ek11[0] => Mult8.IN3
ek11[0] => Mult11.IN3
ek11[0] => Mult15.IN3
ek11[0] => Mult16.IN3
ek11[0] => Mult18.IN3
ek11[1] => Mult8.IN2
ek11[1] => Mult11.IN2
ek11[1] => Mult15.IN2
ek11[1] => Mult16.IN2
ek11[1] => Mult18.IN2
ek11[2] => Mult8.IN1
ek11[2] => Mult11.IN1
ek11[2] => Mult15.IN1
ek11[2] => Mult16.IN1
ek11[2] => Mult18.IN1
ek11[3] => Mult8.IN0
ek11[3] => Mult11.IN0
ek11[3] => Mult15.IN0
ek11[3] => Mult16.IN0
ek11[3] => Mult18.IN0
ek12[0] => Mult7.IN3
ek12[0] => Mult10.IN3
ek12[0] => Mult12.IN3
ek12[0] => Mult17.IN3
ek12[0] => Mult19.IN3
ek12[1] => Mult7.IN2
ek12[1] => Mult10.IN2
ek12[1] => Mult12.IN2
ek12[1] => Mult17.IN2
ek12[1] => Mult19.IN2
ek12[2] => Mult7.IN1
ek12[2] => Mult10.IN1
ek12[2] => Mult12.IN1
ek12[2] => Mult17.IN1
ek12[2] => Mult19.IN1
ek12[3] => Mult7.IN0
ek12[3] => Mult10.IN0
ek12[3] => Mult12.IN0
ek12[3] => Mult17.IN0
ek12[3] => Mult19.IN0
ek13[0] => Mult6.IN3
ek13[0] => Mult9.IN3
ek13[0] => Mult13.IN3
ek13[0] => Mult14.IN3
ek13[0] => Mult20.IN3
ek13[1] => Mult6.IN2
ek13[1] => Mult9.IN2
ek13[1] => Mult13.IN2
ek13[1] => Mult14.IN2
ek13[1] => Mult20.IN2
ek13[2] => Mult6.IN1
ek13[2] => Mult9.IN1
ek13[2] => Mult13.IN1
ek13[2] => Mult14.IN1
ek13[2] => Mult20.IN1
ek13[3] => Mult6.IN0
ek13[3] => Mult9.IN0
ek13[3] => Mult13.IN0
ek13[3] => Mult14.IN0
ek13[3] => Mult20.IN0
ek21[0] => Mult3.IN3
ek21[0] => Mult4.IN3
ek21[0] => Mult14.IN7
ek21[0] => Mult17.IN7
ek21[1] => Mult3.IN2
ek21[1] => Mult4.IN2
ek21[1] => Mult14.IN6
ek21[1] => Mult17.IN6
ek21[2] => Mult3.IN1
ek21[2] => Mult4.IN1
ek21[2] => Mult14.IN5
ek21[2] => Mult17.IN5
ek21[3] => Mult3.IN0
ek21[3] => Mult4.IN0
ek21[3] => Mult14.IN4
ek21[3] => Mult17.IN4
ek22[0] => Mult0.IN3
ek22[0] => Mult5.IN3
ek22[0] => Mult13.IN7
ek22[0] => Mult16.IN7
ek22[1] => Mult0.IN2
ek22[1] => Mult5.IN2
ek22[1] => Mult13.IN6
ek22[1] => Mult16.IN6
ek22[2] => Mult0.IN1
ek22[2] => Mult5.IN1
ek22[2] => Mult13.IN5
ek22[2] => Mult16.IN5
ek22[3] => Mult0.IN0
ek22[3] => Mult5.IN0
ek22[3] => Mult13.IN4
ek22[3] => Mult16.IN4
ek23[0] => Mult1.IN3
ek23[0] => Mult2.IN3
ek23[0] => Mult12.IN7
ek23[0] => Mult15.IN7
ek23[1] => Mult1.IN2
ek23[1] => Mult2.IN2
ek23[1] => Mult12.IN6
ek23[1] => Mult15.IN6
ek23[2] => Mult1.IN1
ek23[2] => Mult2.IN1
ek23[2] => Mult12.IN5
ek23[2] => Mult15.IN5
ek23[3] => Mult1.IN0
ek23[3] => Mult2.IN0
ek23[3] => Mult12.IN4
ek23[3] => Mult15.IN4
ek31[0] => Mult2.IN7
ek31[0] => Mult5.IN7
ek31[0] => Mult9.IN7
ek31[0] => Mult10.IN7
ek31[1] => Mult2.IN6
ek31[1] => Mult5.IN6
ek31[1] => Mult9.IN6
ek31[1] => Mult10.IN6
ek31[2] => Mult2.IN5
ek31[2] => Mult5.IN5
ek31[2] => Mult9.IN5
ek31[2] => Mult10.IN5
ek31[3] => Mult2.IN4
ek31[3] => Mult5.IN4
ek31[3] => Mult9.IN4
ek31[3] => Mult10.IN4
ek32[0] => Mult1.IN7
ek32[0] => Mult4.IN7
ek32[0] => Mult6.IN7
ek32[0] => Mult11.IN7
ek32[1] => Mult1.IN6
ek32[1] => Mult4.IN6
ek32[1] => Mult6.IN6
ek32[1] => Mult11.IN6
ek32[2] => Mult1.IN5
ek32[2] => Mult4.IN5
ek32[2] => Mult6.IN5
ek32[2] => Mult11.IN5
ek32[3] => Mult1.IN4
ek32[3] => Mult4.IN4
ek32[3] => Mult6.IN4
ek32[3] => Mult11.IN4
ek33[0] => Mult0.IN7
ek33[0] => Mult3.IN7
ek33[0] => Mult7.IN7
ek33[0] => Mult8.IN7
ek33[1] => Mult0.IN6
ek33[1] => Mult3.IN6
ek33[1] => Mult7.IN6
ek33[1] => Mult8.IN6
ek33[2] => Mult0.IN5
ek33[2] => Mult3.IN5
ek33[2] => Mult7.IN5
ek33[2] => Mult8.IN5
ek33[3] => Mult0.IN4
ek33[3] => Mult3.IN4
ek33[3] => Mult7.IN4
ek33[3] => Mult8.IN4
clk => LPM_ROM:mult_inv.INCLOCK
clk => dk33_t[0].CLK
clk => dk33_t[1].CLK
clk => dk33_t[2].CLK
clk => dk33_t[3].CLK
clk => dk32_t[0].CLK
clk => dk32_t[1].CLK
clk => dk32_t[2].CLK
clk => dk32_t[3].CLK
clk => dk31_t[0].CLK
clk => dk31_t[1].CLK
clk => dk31_t[2].CLK
clk => dk31_t[3].CLK
clk => dk23_t[0].CLK
clk => dk23_t[1].CLK
clk => dk23_t[2].CLK
clk => dk23_t[3].CLK
clk => dk22_t[0].CLK
clk => dk22_t[1].CLK
clk => dk22_t[2].CLK
clk => dk22_t[3].CLK
clk => dk21_t[0].CLK
clk => dk21_t[1].CLK
clk => dk21_t[2].CLK
clk => dk21_t[3].CLK
clk => dk13_t[0].CLK
clk => dk13_t[1].CLK
clk => dk13_t[2].CLK
clk => dk13_t[3].CLK
clk => dk12_t[0].CLK
clk => dk12_t[1].CLK
clk => dk12_t[2].CLK
clk => dk12_t[3].CLK
clk => dk11_t[0].CLK
clk => dk11_t[1].CLK
clk => dk11_t[2].CLK
clk => dk11_t[3].CLK
clk => det_temp[0].CLK
clk => det_temp[1].CLK
clk => det_temp[2].CLK
clk => det_temp[3].CLK
clk => pipe22[0].CLK
clk => pipe22[1].CLK
clk => pipe22[2].CLK
clk => pipe22[3].CLK
clk => pipe22[4].CLK
clk => pipe22[5].CLK
clk => pipe22[6].CLK
clk => pipe22[7].CLK
clk => pipe21[0].CLK
clk => pipe21[1].CLK
clk => pipe21[2].CLK
clk => pipe21[3].CLK
clk => pipe21[4].CLK
clk => pipe21[5].CLK
clk => pipe21[6].CLK
clk => pipe21[7].CLK
clk => pipe20[0].CLK
clk => pipe20[1].CLK
clk => pipe20[2].CLK
clk => pipe20[3].CLK
clk => pipe20[4].CLK
clk => pipe20[5].CLK
clk => pipe20[6].CLK
clk => pipe20[7].CLK
clk => pipe19[0].CLK
clk => pipe19[1].CLK
clk => pipe19[2].CLK
clk => pipe19[3].CLK
clk => pipe19[4].CLK
clk => pipe19[5].CLK
clk => pipe19[6].CLK
clk => pipe19[7].CLK
clk => cof33[0].CLK
clk => cof33[1].CLK
clk => cof33[2].CLK
clk => cof33[3].CLK
clk => cof32[0].CLK
clk => cof32[1].CLK
clk => cof32[2].CLK
clk => cof32[3].CLK
clk => cof31[0].CLK
clk => cof31[1].CLK
clk => cof31[2].CLK
clk => cof31[3].CLK
clk => cof23[0].CLK
clk => cof23[1].CLK
clk => cof23[2].CLK
clk => cof23[3].CLK
clk => cof22[0].CLK
clk => cof22[1].CLK
clk => cof22[2].CLK
clk => cof22[3].CLK
clk => cof21[0].CLK
clk => cof21[1].CLK
clk => cof21[2].CLK
clk => cof21[3].CLK
clk => cof13[0].CLK
clk => cof13[1].CLK
clk => cof13[2].CLK
clk => cof13[3].CLK
clk => cof12[0].CLK
clk => cof12[1].CLK
clk => cof12[2].CLK
clk => cof12[3].CLK
clk => cof11[0].CLK
clk => cof11[1].CLK
clk => cof11[2].CLK
clk => cof11[3].CLK
clk => pipe18[0].CLK
clk => pipe18[1].CLK
clk => pipe18[2].CLK
clk => pipe18[3].CLK
clk => pipe17[0].CLK
clk => pipe17[1].CLK
clk => pipe17[2].CLK
clk => pipe17[3].CLK
clk => pipe16[0].CLK
clk => pipe16[1].CLK
clk => pipe16[2].CLK
clk => pipe16[3].CLK
clk => pipe15[0].CLK
clk => pipe15[1].CLK
clk => pipe15[2].CLK
clk => pipe15[3].CLK
clk => pipe14[0].CLK
clk => pipe14[1].CLK
clk => pipe14[2].CLK
clk => pipe14[3].CLK
clk => pipe13[0].CLK
clk => pipe13[1].CLK
clk => pipe13[2].CLK
clk => pipe13[3].CLK
clk => pipe12[0].CLK
clk => pipe12[1].CLK
clk => pipe12[2].CLK
clk => pipe12[3].CLK
clk => pipe11[0].CLK
clk => pipe11[1].CLK
clk => pipe11[2].CLK
clk => pipe11[3].CLK
clk => pipe10[0].CLK
clk => pipe10[1].CLK
clk => pipe10[2].CLK
clk => pipe10[3].CLK
clk => pipe9[0].CLK
clk => pipe9[1].CLK
clk => pipe9[2].CLK
clk => pipe9[3].CLK
clk => pipe8[0].CLK
clk => pipe8[1].CLK
clk => pipe8[2].CLK
clk => pipe8[3].CLK
clk => pipe7[0].CLK
clk => pipe7[1].CLK
clk => pipe7[2].CLK
clk => pipe7[3].CLK
clk => pipe6[0].CLK
clk => pipe6[1].CLK
clk => pipe6[2].CLK
clk => pipe6[3].CLK
clk => pipe5[0].CLK
clk => pipe5[1].CLK
clk => pipe5[2].CLK
clk => pipe5[3].CLK
clk => pipe4[0].CLK
clk => pipe4[1].CLK
clk => pipe4[2].CLK
clk => pipe4[3].CLK
clk => pipe3[0].CLK
clk => pipe3[1].CLK
clk => pipe3[2].CLK
clk => pipe3[3].CLK
clk => pipe2[0].CLK
clk => pipe2[1].CLK
clk => pipe2[2].CLK
clk => pipe2[3].CLK
clk => pipe1[0].CLK
clk => pipe1[1].CLK
clk => pipe1[2].CLK
clk => pipe1[3].CLK
dk11[0] <= dk11_t[0].DB_MAX_OUTPUT_PORT_TYPE
dk11[1] <= dk11_t[1].DB_MAX_OUTPUT_PORT_TYPE
dk11[2] <= dk11_t[2].DB_MAX_OUTPUT_PORT_TYPE
dk11[3] <= dk11_t[3].DB_MAX_OUTPUT_PORT_TYPE
dk12[0] <= dk12_t[0].DB_MAX_OUTPUT_PORT_TYPE
dk12[1] <= dk12_t[1].DB_MAX_OUTPUT_PORT_TYPE
dk12[2] <= dk12_t[2].DB_MAX_OUTPUT_PORT_TYPE
dk12[3] <= dk12_t[3].DB_MAX_OUTPUT_PORT_TYPE
dk13[0] <= dk13_t[0].DB_MAX_OUTPUT_PORT_TYPE
dk13[1] <= dk13_t[1].DB_MAX_OUTPUT_PORT_TYPE
dk13[2] <= dk13_t[2].DB_MAX_OUTPUT_PORT_TYPE
dk13[3] <= dk13_t[3].DB_MAX_OUTPUT_PORT_TYPE
dk21[0] <= dk21_t[0].DB_MAX_OUTPUT_PORT_TYPE
dk21[1] <= dk21_t[1].DB_MAX_OUTPUT_PORT_TYPE
dk21[2] <= dk21_t[2].DB_MAX_OUTPUT_PORT_TYPE
dk21[3] <= dk21_t[3].DB_MAX_OUTPUT_PORT_TYPE
dk22[0] <= dk22_t[0].DB_MAX_OUTPUT_PORT_TYPE
dk22[1] <= dk22_t[1].DB_MAX_OUTPUT_PORT_TYPE
dk22[2] <= dk22_t[2].DB_MAX_OUTPUT_PORT_TYPE
dk22[3] <= dk22_t[3].DB_MAX_OUTPUT_PORT_TYPE
dk23[0] <= dk23_t[0].DB_MAX_OUTPUT_PORT_TYPE
dk23[1] <= dk23_t[1].DB_MAX_OUTPUT_PORT_TYPE
dk23[2] <= dk23_t[2].DB_MAX_OUTPUT_PORT_TYPE
dk23[3] <= dk23_t[3].DB_MAX_OUTPUT_PORT_TYPE
dk31[0] <= dk31_t[0].DB_MAX_OUTPUT_PORT_TYPE
dk31[1] <= dk31_t[1].DB_MAX_OUTPUT_PORT_TYPE
dk31[2] <= dk31_t[2].DB_MAX_OUTPUT_PORT_TYPE
dk31[3] <= dk31_t[3].DB_MAX_OUTPUT_PORT_TYPE
dk32[0] <= dk32_t[0].DB_MAX_OUTPUT_PORT_TYPE
dk32[1] <= dk32_t[1].DB_MAX_OUTPUT_PORT_TYPE
dk32[2] <= dk32_t[2].DB_MAX_OUTPUT_PORT_TYPE
dk32[3] <= dk32_t[3].DB_MAX_OUTPUT_PORT_TYPE
dk33[0] <= dk33_t[0].DB_MAX_OUTPUT_PORT_TYPE
dk33[1] <= dk33_t[1].DB_MAX_OUTPUT_PORT_TYPE
dk33[2] <= dk33_t[2].DB_MAX_OUTPUT_PORT_TYPE
dk33[3] <= dk33_t[3].DB_MAX_OUTPUT_PORT_TYPE


|key_inverter|LPM_ROM:mult_inv
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE


|key_inverter|LPM_ROM:mult_inv|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]


|key_inverter|LPM_ROM:mult_inv|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kf01:auto_generated.address_a[0]
address_a[1] => altsyncram_kf01:auto_generated.address_a[1]
address_a[2] => altsyncram_kf01:auto_generated.address_a[2]
address_a[3] => altsyncram_kf01:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kf01:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kf01:auto_generated.q_a[0]
q_a[1] <= altsyncram_kf01:auto_generated.q_a[1]
q_a[2] <= altsyncram_kf01:auto_generated.q_a[2]
q_a[3] <= altsyncram_kf01:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|key_inverter|LPM_ROM:mult_inv|altrom:srom|altsyncram:rom_block|altsyncram_kf01:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


