// Seed: 2499225356
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3(
      id_1, 1, id_2, id_2
  );
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri1  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_6;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input tri id_2,
    output logic id_3,
    id_10,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    output tri id_7,
    input uwire id_8
);
  assign id_7 = id_8;
  always id_3 <= 1;
  wire id_11;
  assign id_10 = id_2;
  tri0 id_12 = 1, id_13;
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14
  );
  always_comb id_12 = id_8;
endmodule
