Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_core.ip --block-symbol-file --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_core --family="Cyclone 10 GX" --part=10CX220YF780I5G
Warning: ad9144_core.ad9144_core.if_tx_data: Interface must have an associated reset
Warning: ad9144_core.ad9144_core.if_tx_data: ad9144_core.if_tx_data does not have an associated reset
Warning: ad9144_core: You have exported the interface ad9144_core.if_tx_data but not its associated reset interface.  Export associatedReset of ad9144_core.if_tx_data
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_core.ip --synthesis=VERILOG --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_core --family="Cyclone 10 GX" --part=10CX220YF780I5G
Warning: ad9144_core.ad9144_core.if_tx_data: Interface must have an associated reset
Warning: ad9144_core.ad9144_core.if_tx_data: ad9144_core.if_tx_data does not have an associated reset
Warning: ad9144_core: You have exported the interface ad9144_core.if_tx_data but not its associated reset interface.  Export associatedReset of ad9144_core.if_tx_data
Info: ad9144_core: "Transforming system: ad9144_core"
Info: ad9144_core: "Naming system components in system: ad9144_core"
Info: ad9144_core: "Processing generation queue"
Info: ad9144_core: "Generating: ad9144_core"
Info: ad9144_core: "Generating: axi_ad9144"
Info: ad9144_core: Done "ad9144_core" with 2 modules, 27 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
