0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/TRIALS/Receiving_UART/Receiving_UART.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/TRIALS/Receiving_UART/Receiving_UART.srcs/sim_1/new/Rece_tb.sv,1709891985,systemVerilog,,,,UART_RX_TB,,,,,,,,
C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/TRIALS/Receiving_UART/Receiving_UART.srcs/sim_1/new/Receiving_tb.v,1709918562,verilog,,,,tb_Receiving,,,,,,,,
C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/TRIALS/Receiving_UART/Receiving_UART.srcs/sources_1/new/Receiving.v,1709919793,verilog,,C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/TRIALS/Receiving_UART/Receiving_UART.srcs/sim_1/new/Receiving_tb.v,,Receiving,,,,,,,,
