<dec f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h' l='110' type='llvm::MCOperand llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC(unsigned int Val) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='128' macro='1' u='c' c='_ZL36DecodeSReg_32_XM0_XEXECRegisterClassRN4llvm6MCInstEjmPKv'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='768' ll='772' type='llvm::MCOperand llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC(unsigned int Val) const'/>
