// Seed: 3298327951
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output reg id_3;
  input wire id_2;
  output wire id_1;
  always begin : LABEL_0
    id_3 = id_4;
  end
endmodule
module module_1 #(
    parameter id_13 = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15
);
  output reg id_15;
  output wire id_14;
  inout wire _id_13;
  input wire id_12;
  inout logic [7:0] id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  reg \id_16 ;
  ;
  logic id_17;
  assign id_3 = id_10;
  always begin : LABEL_0
    id_15 = "";
  end
  logic id_18;
  ;
  always #1 \id_16 = ~id_12;
  localparam id_19 = -1;
  wire [1 : 1] id_20;
  assign id_11[1'b0-1&&id_13][id_13] = 1;
  assign id_18 = -1;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_1,
      \id_16 ,
      id_1
  );
endmodule
