// Seed: 40814956
`define pp_12 0
module module_0;
  logic id_1;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    output id_8,
    input id_9,
    input id_10,
    input id_11
);
  assign id_0 = 1;
  type_0 id_12 (
      id_5,
      (1)
  );
  type_16(
      id_9, id_0
  );
endmodule
