library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity ShiftReg is
	port(clk : in std_logic;
		  sin : in std_logic_vector(3 downto 0);
		  dataOut : out std_logic_vector(3 downto 0));
end ShiftReg;

architecture Behavioral of ShiftReg is
	signal s_shiftReg : std_logic_vector(3 downto 0);
begin
	process(clk)
	begin
		if (rising_edge(clk)) then
			s_shiftReg <= s_shiftReg(3 downto 1) & '0';
		end if;
	end process;

	dataOut <= s_shiftReg;

end Behavioral;