

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Fri Oct 20 13:53:10 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.720|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 3 'read' 'data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %data_V_read_2 to i16" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V_cast3 = sext i16 %tmp to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5 'sext' 'r_V_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_V_cast = sext i16 %tmp to i25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.72ns)   --->   "%r_V_s = mul i26 -289, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'mul' 'r_V_s' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_s, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.72ns)   --->   "%r_V_10_0_1 = mul i25 -249, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'mul' 'r_V_10_0_1' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_10_0_1, i32 10, i32 24)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.72ns)   --->   "%r_V_10_0_2 = mul i26 -506, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'mul' 'r_V_10_0_2' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_33_0_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'partselect' 'tmp_33_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.72ns)   --->   "%r_V_10_0_3 = mul i26 346, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'mul' 'r_V_10_0_3' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_33_0_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'partselect' 'tmp_33_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.72ns)   --->   "%r_V_10_0_4 = mul i26 406, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'mul' 'r_V_10_0_4' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_33_0_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'partselect' 'tmp_33_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.72ns)   --->   "%r_V_10_0_6 = mul i26 869, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'mul' 'r_V_10_0_6' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_33_0_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_6, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'partselect' 'tmp_33_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.72ns)   --->   "%r_V_10_0_7 = mul i26 581, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'mul' 'r_V_10_0_7' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_33_0_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_7, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'partselect' 'tmp_33_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %data_V_read_2, i32 16, i32 31)" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 21 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_V_1_cast2 = sext i16 %tmp_2 to i25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'sext' 'r_V_1_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_1_cast3 = sext i16 %tmp_2 to i24" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'sext' 'r_V_1_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_1_cast = sext i16 %tmp_2 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'sext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.72ns)   --->   "%r_V_10_1 = mul i26 304, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'mul' 'r_V_10_1' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_33_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'partselect' 'tmp_33_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.72ns)   --->   "%r_V_10_1_1 = mul i26 -494, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'mul' 'r_V_10_1_1' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_33_1_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'partselect' 'tmp_33_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.72ns)   --->   "%r_V_10_1_2 = mul i26 -295, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'mul' 'r_V_10_1_2' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_33_1_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'partselect' 'tmp_33_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.72ns)   --->   "%r_V_10_1_3 = mul i26 319, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'mul' 'r_V_10_1_3' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_33_1_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'partselect' 'tmp_33_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.72ns)   --->   "%r_V_10_1_4 = mul i26 -660, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'mul' 'r_V_10_1_4' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_33_1_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'partselect' 'tmp_33_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.72ns)   --->   "%r_V_10_1_5 = mul i24 125, %r_V_1_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'mul' 'r_V_10_1_5' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_36 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %r_V_10_1_5, i32 10, i32 23)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.72ns)   --->   "%r_V_10_1_6 = mul i26 -344, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'mul' 'r_V_10_1_6' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_33_1_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_6, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'partselect' 'tmp_33_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.72ns)   --->   "%r_V_10_1_7 = mul i25 -189, %r_V_1_cast2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'mul' 'r_V_10_1_7' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_29 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_10_1_7, i32 10, i32 24)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 41 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 42 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_28 = sext i15 %tmp_s to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'sext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %tmp, i9 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i25 %p_shl to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl1 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i17 %p_shl1 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.42ns)   --->   "%r_V_10_0_5 = sub i26 %p_shl_cast, %p_shl1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'sub' 'r_V_10_0_5' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_33_0_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_5, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'tmp_33_0_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i14 %tmp_36 to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'sext' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_30 = sext i15 %tmp_29 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'sext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i16 157, %tmp_33_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 52 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%res_0_V_write_assign = add i16 %tmp_3, %tmp2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 53 'add' 'res_0_V_write_assign' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i16 111, %tmp_33_1_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 54 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i16 %tmp_28, %tmp3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 55 'add' 'acc_1_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i16 240, %tmp_33_1_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 56 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_2_V = add i16 %tmp_33_0_2, %tmp4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 57 'add' 'acc_2_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 325, %tmp_33_1_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 58 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_3_V = add i16 %tmp_33_0_3, %tmp5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 59 'add' 'acc_3_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i16 -166, %tmp_33_1_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 60 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_4_V = add i16 %tmp_33_0_4, %tmp6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 61 'add' 'acc_4_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (1.32ns)   --->   "%tmp7 = add i15 -49, %tmp_32_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 62 'add' 'tmp7' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i15 %tmp7 to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 63 'sext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.30ns)   --->   "%acc_5_V = add i16 %tmp_33_0_5, %tmp7_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 64 'add' 'acc_5_V' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i16 38, %tmp_33_1_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 65 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_6_V = add i16 %tmp_33_0_6, %tmp8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 66 'add' 'acc_6_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i16 -88, %tmp_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 67 'add' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_7_V = add i16 %tmp_33_0_7, %tmp9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 68 'add' 'acc_7_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 69 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %acc_1_V, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 70 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 71 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %acc_3_V, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 72 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %acc_4_V, 4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 73 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %acc_5_V, 5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 74 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %acc_6_V, 6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 75 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %acc_7_V, 7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 76 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.72ns
The critical path consists of the following:
	wire read on port 'data_V_read' (firmware/nnet_utils/nnet_dense_latency.h:13) [2]  (0 ns)
	'mul' operation ('r_V_s', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [8]  (3.72 ns)

 <State 2>: 2.73ns
The critical path consists of the following:
	'sub' operation ('r_V_10_0_5', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [23]  (1.42 ns)
	'add' operation ('acc[5].V', firmware/nnet_utils/nnet_dense_latency.h:58) [63]  (1.31 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
