Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: display_on_board.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "display_on_board.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "display_on_board"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : display_on_board
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_09\full_adder.vhd" into library work
Parsing entity <full_adder>.
Parsing architecture <dataflow> of entity <full_adder>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_09\moltiplicatore_somma_diagonali.vhd" into library work
Parsing entity <moltiplicatore_somma_diagonali>.
Parsing architecture <Structural> of entity <moltiplicatore_somma_diagonali>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_09\counter_mod4.vhd" into library work
Parsing entity <counter_mod4>.
Parsing architecture <Behavioral> of entity <counter_mod4>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_09\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_09\clock_filter.vhd" into library work
Parsing entity <clock_filter>.
Parsing architecture <Behavioral> of entity <clock_filter>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_09\cathodes_manager.vhd" into library work
Parsing entity <cathodes_manager>.
Parsing architecture <Behavioral> of entity <cathodes_manager>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_09\anodes_manager.vhd" into library work
Parsing entity <anodes_manager>.
Parsing architecture <Behavioral> of entity <anodes_manager>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_09\moltiplicatore_somma_diagonali_sintesi.vhd" into library work
Parsing entity <moltiplicatore_somma_diagonali_sintesi>.
Parsing architecture <structural> of entity <moltiplicatore_somma_diagonali_sintesi>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_09\display_seven_segments.vhd" into library work
Parsing entity <display_seven_segments>.
Parsing architecture <Structural> of entity <display_seven_segments>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_09\display_on_board.vhd" into library work
Parsing entity <display_on_board>.
Parsing architecture <Structural> of entity <display_on_board>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <display_on_board> (architecture <Structural>) from library <work>.

Elaborating entity <display_seven_segments> (architecture <Structural>) with generics from library <work>.

Elaborating entity <clock_filter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter_mod4> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Windows\Desktop\Progetto\esercizio_09\counter_mod4.vhd" Line 28: enable should be on the sensitivity list of the process

Elaborating entity <cathodes_manager> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Windows\Desktop\Progetto\esercizio_09\cathodes_manager.vhd" Line 53. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Windows\Desktop\Progetto\esercizio_09\cathodes_manager.vhd" Line 77. Case statement is complete. others clause is never selected

Elaborating entity <anodes_manager> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Windows\Desktop\Progetto\esercizio_09\anodes_manager.vhd" Line 32. Case statement is complete. others clause is never selected

Elaborating entity <moltiplicatore_somma_diagonali_sintesi> (architecture <structural>) from library <work>.

Elaborating entity <moltiplicatore_somma_diagonali> (architecture <Structural>) from library <work>.

Elaborating entity <full_adder> (architecture <dataflow>) from library <work>.

Elaborating entity <control_unit> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <display_on_board>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_09\display_on_board.vhd".
    Summary:
	no macro.
Unit <display_on_board> synthesized.

Synthesizing Unit <display_seven_segments>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_09\display_seven_segments.vhd".
        clock_frequency_in = 100000000
        clock_frequency_out = 50000
    Summary:
	no macro.
Unit <display_seven_segments> synthesized.

Synthesizing Unit <clock_filter>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_09\clock_filter.vhd".
        clock_frequency_in = 100000000
        clock_frequency_out = 50000
    Found 11-bit register for signal <count_for_division.counter>.
    Found 1-bit register for signal <clockfx>.
    Found 11-bit adder for signal <count_for_division.counter[10]_GND_5_o_add_1_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clock_filter> synthesized.

Synthesizing Unit <counter_mod4>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_09\counter_mod4.vhd".
    Found 2-bit register for signal <c>.
    Found 2-bit adder for signal <c[1]_GND_7_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <counter_mod4> synthesized.

Synthesizing Unit <cathodes_manager>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_09\cathodes_manager.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <nibble<3>> created at line 60.
    Found 1-bit 4-to-1 multiplexer for signal <nibble<2>> created at line 60.
    Found 1-bit 4-to-1 multiplexer for signal <nibble<1>> created at line 60.
    Found 1-bit 4-to-1 multiplexer for signal <nibble<0>> created at line 60.
    Summary:
	inferred   4 Multiplexer(s).
Unit <cathodes_manager> synthesized.

Synthesizing Unit <anodes_manager>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_09\anodes_manager.vhd".
    Summary:
	no macro.
Unit <anodes_manager> synthesized.

Synthesizing Unit <moltiplicatore_somma_diagonali_sintesi>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_09\moltiplicatore_somma_diagonali_sintesi.vhd".
    Summary:
	no macro.
Unit <moltiplicatore_somma_diagonali_sintesi> synthesized.

Synthesizing Unit <moltiplicatore_somma_diagonali>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_09\moltiplicatore_somma_diagonali.vhd".
    Summary:
	no macro.
Unit <moltiplicatore_somma_diagonali> synthesized.

Synthesizing Unit <full_adder>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_09\full_adder.vhd".
    Summary:
Unit <full_adder> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_09\control_unit.vhd".
    Found 8-bit register for signal <reg_second>.
    Found 8-bit register for signal <reg_first>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <control_unit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 2-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 1
 11-bit register                                       : 1
 2-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 11-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 112
 1-bit xor2                                            : 112

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock_filter>.
The following registers are absorbed into counter <count_for_division.counter>: 1 register on signal <count_for_division.counter>.
Unit <clock_filter> synthesized (advanced).

Synthesizing (advanced) Unit <counter_mod4>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <counter_mod4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 11-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4
# Xors                                                 : 112
 1-bit xor2                                            : 112

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <display_on_board> ...

Optimizing unit <control_unit> ...

Optimizing unit <moltiplicatore_somma_diagonali> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block display_on_board, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : display_on_board.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 140
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 7
#      LUT3                        : 2
#      LUT4                        : 20
#      LUT5                        : 5
#      LUT6                        : 78
#      MUXCY                       : 10
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 30
#      FDC                         : 12
#      FDCE                        : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 11
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  126800     0%  
 Number of Slice LUTs:                  113  out of  63400     0%  
    Number used as Logic:               113  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    123
   Number with an unused Flip Flop:      93  out of    123    75%  
   Number with an unused LUT:            10  out of    123     8%  
   Number of fully used LUT-FF pairs:    20  out of    123    16%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    210    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.536ns (Maximum Frequency: 394.291MHz)
   Minimum input arrival time before clock: 0.921ns
   Maximum output required time after clock: 11.682ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.536ns (frequency: 394.291MHz)
  Total number of paths / destination ports: 905 / 16
-------------------------------------------------------------------------
Delay:               2.536ns (Levels of Logic = 13)
  Source:            seven_segment_array/clk_filter/count_for_division.counter_10 (FF)
  Destination:       seven_segment_array/clk_filter/count_for_division.counter_10 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: seven_segment_array/clk_filter/count_for_division.counter_10 to seven_segment_array/clk_filter/count_for_division.counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.697  seven_segment_array/clk_filter/count_for_division.counter_10 (seven_segment_array/clk_filter/count_for_division.counter_10)
     LUT6:I0->O           12   0.097   0.346  seven_segment_array/clk_filter/PWR_5_o_count_for_division.counter[10]_equal_1_o<10>_SW0 (N3)
     LUT6:I5->O            1   0.097   0.000  seven_segment_array/clk_filter/Mcount_count_for_division.counter_lut<0> (seven_segment_array/clk_filter/Mcount_count_for_division.counter_lut<0>)
     MUXCY:S->O            1   0.353   0.000  seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<0> (seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<1> (seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<2> (seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<3> (seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<4> (seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<5> (seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<6> (seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<7> (seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<8> (seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<8>)
     MUXCY:CI->O           0   0.023   0.000  seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<9> (seven_segment_array/clk_filter/Mcount_count_for_division.counter_cy<9>)
     XORCY:CI->O           1   0.370   0.000  seven_segment_array/clk_filter/Mcount_count_for_division.counter_xor<10> (seven_segment_array/clk_filter/Mcount_count_for_division.counter10)
     FDC:D                     0.008          seven_segment_array/clk_filter/count_for_division.counter_10
    ----------------------------------------
    Total                      2.536ns (1.493ns logic, 1.043ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 70 / 62
-------------------------------------------------------------------------
Offset:              0.921ns (Levels of Logic = 2)
  Source:            load_first (PAD)
  Destination:       msd/cu/reg_second_7 (FF)
  Destination Clock: clock rising

  Data Path: load_first to msd/cu/reg_second_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.416  load_first_IBUF (load_first_IBUF)
     LUT2:I0->O            8   0.097   0.311  msd/cu/_n0021_inv1 (msd/cu/_n0021_inv)
     FDCE:CE                   0.095          msd/cu/reg_second_0
    ----------------------------------------
    Total                      0.921ns (0.193ns logic, 0.728ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 99044 / 11
-------------------------------------------------------------------------
Offset:              11.682ns (Levels of Logic = 16)
  Source:            msd/cu/reg_first_7 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      clock rising

  Data Path: msd/cu/reg_first_7 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.361   0.739  msd/cu/reg_first_7 (msd/cu/reg_first_7)
     LUT5:I0->O            2   0.097   0.698  msd/msd/f_13/Mxor_s_xo<0>1 (msd/msd/s<13>)
     LUT6:I0->O            2   0.097   0.698  msd/msd/f_19/Mxor_s_xo<0>1 (msd/msd/s<19>)
     LUT6:I0->O            2   0.097   0.698  msd/msd/f_25/Mxor_s_xo<0>1 (msd/msd/s<25>)
     LUT6:I0->O            2   0.097   0.697  msd/msd/f_31/Mxor_s_xo<0>1 (msd/msd/s<31>)
     LUT6:I0->O            3   0.097   0.305  msd/msd/f_37/Mxor_s_xo<0>1 (msd/msd/s<37>)
     LUT4:I3->O            2   0.097   0.688  msd/msd/f_43/Mxor_s_xo<0>1 (msd/msd/s<43>)
     LUT5:I0->O            2   0.097   0.698  msd/msd/f_49/x_y_AND_65_o1 (msd/msd/r<49>)
     LUT6:I0->O            2   0.097   0.697  msd/msd/f_50/c_out1 (msd/msd/r<50>)
     LUT6:I0->O            2   0.097   0.697  msd/msd/f_51/c_out1 (msd/msd/r<51>)
     LUT6:I0->O            2   0.097   0.697  msd/msd/f_52/c_out1 (msd/msd/r<52>)
     LUT6:I0->O            2   0.097   0.697  msd/msd/f_53/c_out1 (msd/msd/r<53>)
     LUT6:I0->O            2   0.097   0.560  msd/msd/f_54/c_out1 (msd/msd/r<54>)
     LUT6:I2->O            1   0.097   0.295  seven_segment_array/cathodes_instance/Mmux_nibble<2>12 (seven_segment_array/cathodes_instance/Mmux_nibble<2>11)
     LUT5:I4->O            7   0.097   0.721  seven_segment_array/cathodes_instance/Mmux_nibble<2>15 (seven_segment_array/cathodes_instance/nibble<2>)
     LUT6:I0->O            1   0.097   0.279  seven_segment_array/cathodes_instance/cathodes_for_digit<6>1 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                     11.682ns (1.816ns logic, 9.866ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.536|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.43 secs
 
--> 

Total memory usage is 4623656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

