digraph "CFG for 'absld' function" {
	label="CFG for 'absld' function";

	Node0xabf0a0 [shape=record,label="{%1:\l  %2 = alloca x86_fp80, align 16\l  store x86_fp80 %0, x86_fp80* %2, align 16, !tbaa !842\l  call void @llvm.dbg.declare(metadata x86_fp80* %2, metadata !841, metadata\l... !DIExpression()), !dbg !846\l  %3 = load x86_fp80, x86_fp80* %2, align 16, !dbg !847, !tbaa !842\l  %4 = fcmp olt x86_fp80 %3, 0xK00000000000000000000, !dbg !848\l  br i1 %4, label %5, label %8, !dbg !847\l|{<s0>T|<s1>F}}"];
	Node0xabf0a0:s0 -> Node0xabf120;
	Node0xabf0a0:s1 -> Node0xabf170;
	Node0xabf120 [shape=record,label="{%5:\l\l  %6 = load x86_fp80, x86_fp80* %2, align 16, !dbg !849, !tbaa !842\l  %7 = fsub x86_fp80 0xK80000000000000000000, %6, !dbg !850\l  br label %10, !dbg !847\l}"];
	Node0xabf120 -> Node0xabf1c0;
	Node0xabf170 [shape=record,label="{%8:\l\l  %9 = load x86_fp80, x86_fp80* %2, align 16, !dbg !851, !tbaa !842\l  br label %10, !dbg !847\l}"];
	Node0xabf170 -> Node0xabf1c0;
	Node0xabf1c0 [shape=record,label="{%10:\l\l  %11 = phi x86_fp80 [ %7, %5 ], [ %9, %8 ], !dbg !847\l  ret x86_fp80 %11, !dbg !852\l}"];
}
