<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › i915 › intel_ringbuffer.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>intel_ringbuffer.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _INTEL_RINGBUFFER_H_</span>
<span class="cp">#define _INTEL_RINGBUFFER_H_</span>

<span class="k">struct</span>  <span class="n">intel_hw_status_page</span> <span class="p">{</span>
	<span class="n">u32</span>		<span class="o">*</span><span class="n">page_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">gfx_addr</span><span class="p">;</span>
	<span class="k">struct</span>		<span class="n">drm_i915_gem_object</span> <span class="o">*</span><span class="n">obj</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define I915_READ_TAIL(ring) I915_READ(RING_TAIL((ring)-&gt;mmio_base))</span>
<span class="cp">#define I915_WRITE_TAIL(ring, val) I915_WRITE(RING_TAIL((ring)-&gt;mmio_base), val)</span>

<span class="cp">#define I915_READ_START(ring) I915_READ(RING_START((ring)-&gt;mmio_base))</span>
<span class="cp">#define I915_WRITE_START(ring, val) I915_WRITE(RING_START((ring)-&gt;mmio_base), val)</span>

<span class="cp">#define I915_READ_HEAD(ring)  I915_READ(RING_HEAD((ring)-&gt;mmio_base))</span>
<span class="cp">#define I915_WRITE_HEAD(ring, val) I915_WRITE(RING_HEAD((ring)-&gt;mmio_base), val)</span>

<span class="cp">#define I915_READ_CTL(ring) I915_READ(RING_CTL((ring)-&gt;mmio_base))</span>
<span class="cp">#define I915_WRITE_CTL(ring, val) I915_WRITE(RING_CTL((ring)-&gt;mmio_base), val)</span>

<span class="cp">#define I915_READ_IMR(ring) I915_READ(RING_IMR((ring)-&gt;mmio_base))</span>
<span class="cp">#define I915_WRITE_IMR(ring, val) I915_WRITE(RING_IMR((ring)-&gt;mmio_base), val)</span>

<span class="cp">#define I915_READ_NOPID(ring) I915_READ(RING_NOPID((ring)-&gt;mmio_base))</span>
<span class="cp">#define I915_READ_SYNC_0(ring) I915_READ(RING_SYNC_0((ring)-&gt;mmio_base))</span>
<span class="cp">#define I915_READ_SYNC_1(ring) I915_READ(RING_SYNC_1((ring)-&gt;mmio_base))</span>

<span class="k">struct</span>  <span class="n">intel_ring_buffer</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span>	<span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">intel_ring_id</span> <span class="p">{</span>
		<span class="n">RCS</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="n">VCS</span><span class="p">,</span>
		<span class="n">BCS</span><span class="p">,</span>
	<span class="p">}</span> <span class="n">id</span><span class="p">;</span>
<span class="cp">#define I915_NUM_RINGS 3</span>
	<span class="n">u32</span>		<span class="n">mmio_base</span><span class="p">;</span>
	<span class="kt">void</span>		<span class="n">__iomem</span> <span class="o">*</span><span class="n">virtual_start</span><span class="p">;</span>
	<span class="k">struct</span>		<span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span>		<span class="n">drm_i915_gem_object</span> <span class="o">*</span><span class="n">obj</span><span class="p">;</span>

	<span class="n">u32</span>		<span class="n">head</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">tail</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">space</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">size</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">effective_size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_hw_status_page</span> <span class="n">status_page</span><span class="p">;</span>

	<span class="cm">/** We track the position of the requests in the ring buffer, and</span>
<span class="cm">	 * when each is retired we increment last_retired_head as the GPU</span>
<span class="cm">	 * must have finished processing the request and so we know we</span>
<span class="cm">	 * can advance the ringbuffer up to that position.</span>
<span class="cm">	 *</span>
<span class="cm">	 * last_retired_head is set to -1 after the value is consumed so</span>
<span class="cm">	 * we can detect new retirements.</span>
<span class="cm">	 */</span>
	<span class="n">u32</span>		<span class="n">last_retired_head</span><span class="p">;</span>

	<span class="n">u32</span>		<span class="n">irq_refcount</span><span class="p">;</span>		<span class="cm">/* protected by dev_priv-&gt;irq_lock */</span>
	<span class="n">u32</span>		<span class="n">irq_enable_mask</span><span class="p">;</span>	<span class="cm">/* bitmask to enable ring interrupt */</span>
	<span class="n">u32</span>		<span class="n">trace_irq_seqno</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">sync_seqno</span><span class="p">[</span><span class="n">I915_NUM_RINGS</span><span class="o">-</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">bool</span> <span class="n">__must_check</span> <span class="p">(</span><span class="o">*</span><span class="n">irq_get</span><span class="p">)(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">irq_put</span><span class="p">)(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>

	<span class="kt">int</span>		<span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>

	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">write_tail</span><span class="p">)(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span>
				      <span class="n">u32</span> <span class="n">value</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">__must_check</span> <span class="p">(</span><span class="o">*</span><span class="n">flush</span><span class="p">)(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span>
				  <span class="n">u32</span>	<span class="n">invalidate_domains</span><span class="p">,</span>
				  <span class="n">u32</span>	<span class="n">flush_domains</span><span class="p">);</span>
	<span class="kt">int</span>		<span class="p">(</span><span class="o">*</span><span class="n">add_request</span><span class="p">)(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span>
				       <span class="n">u32</span> <span class="o">*</span><span class="n">seqno</span><span class="p">);</span>
	<span class="n">u32</span>		<span class="p">(</span><span class="o">*</span><span class="n">get_seqno</span><span class="p">)(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>
	<span class="kt">int</span>		<span class="p">(</span><span class="o">*</span><span class="n">dispatch_execbuffer</span><span class="p">)(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span>
					       <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">length</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">cleanup</span><span class="p">)(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>
	<span class="kt">int</span>		<span class="p">(</span><span class="o">*</span><span class="n">sync_to</span><span class="p">)(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">to</span><span class="p">,</span>
				   <span class="n">u32</span> <span class="n">seqno</span><span class="p">);</span>

	<span class="n">u32</span>		<span class="n">semaphore_register</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span> <span class="cm">/*our mbox written by others */</span>
	<span class="n">u32</span>		<span class="n">signal_mbox</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span> <span class="cm">/* mboxes this ring signals to */</span>
	<span class="cm">/**</span>
<span class="cm">	 * List of objects currently involved in rendering from the</span>
<span class="cm">	 * ringbuffer.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Includes buffers having the contents of their GPU caches</span>
<span class="cm">	 * flushed, not necessarily primitives.  last_rendering_seqno</span>
<span class="cm">	 * represents when the rendering involved will be completed.</span>
<span class="cm">	 *</span>
<span class="cm">	 * A reference is held on the buffer while on this list.</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">active_list</span><span class="p">;</span>

	<span class="cm">/**</span>
<span class="cm">	 * List of breadcrumbs associated with GPU requests currently</span>
<span class="cm">	 * outstanding.</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">request_list</span><span class="p">;</span>

	<span class="cm">/**</span>
<span class="cm">	 * List of objects currently pending a GPU write flush.</span>
<span class="cm">	 *</span>
<span class="cm">	 * All elements on this list will belong to either the</span>
<span class="cm">	 * active_list or flushing_list, last_rendering_seqno can</span>
<span class="cm">	 * be used to differentiate between the two elements.</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">gpu_write_list</span><span class="p">;</span>

	<span class="cm">/**</span>
<span class="cm">	 * Do we have some not yet emitted requests outstanding?</span>
<span class="cm">	 */</span>
	<span class="n">u32</span> <span class="n">outstanding_lazy_request</span><span class="p">;</span>

	<span class="n">wait_queue_head_t</span> <span class="n">irq_queue</span><span class="p">;</span>

	<span class="kt">void</span> <span class="o">*</span><span class="n">private</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span>
<span class="nf">intel_ring_initialized</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">obj</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span>
<span class="nf">intel_ring_flag</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">intel_ring_sync_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span>
		      <span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">other</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * cs -&gt; 0 = vcs, 1 = bcs</span>
<span class="cm">	 * vcs -&gt; 0 = bcs, 1 = cs,</span>
<span class="cm">	 * bcs -&gt; 0 = cs, 1 = vcs.</span>
<span class="cm">	 */</span>

	<span class="n">idx</span> <span class="o">=</span> <span class="p">(</span><span class="n">other</span> <span class="o">-</span> <span class="n">ring</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">idx</span> <span class="o">+=</span> <span class="n">I915_NUM_RINGS</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">idx</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">intel_read_status_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span>
		       <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Ensure that the compiler doesn&#39;t optimize away the load. */</span>
	<span class="n">barrier</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">status_page</span><span class="p">.</span><span class="n">page_addr</span><span class="p">[</span><span class="n">reg</span><span class="p">];</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Reads a dword out of the status page, which is written to from the command</span>
<span class="cm"> * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or</span>
<span class="cm"> * MI_STORE_DATA_IMM.</span>
<span class="cm"> *</span>
<span class="cm"> * The following dwords have a reserved meaning:</span>
<span class="cm"> * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes.</span>
<span class="cm"> * 0x04: ring 0 head pointer</span>
<span class="cm"> * 0x05: ring 1 head pointer (915-class)</span>
<span class="cm"> * 0x06: ring 2 head pointer (915-class)</span>
<span class="cm"> * 0x10-0x1b: Context status DWords (GM45)</span>
<span class="cm"> * 0x1f: Last written status offset. (GM45)</span>
<span class="cm"> *</span>
<span class="cm"> * The area from dword 0x20 to 0x3ff is available for driver usage.</span>
<span class="cm"> */</span>
<span class="cp">#define I915_GEM_HWS_INDEX		0x20</span>

<span class="kt">void</span> <span class="n">intel_cleanup_ring_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">__must_check</span> <span class="n">intel_wait_ring_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n</span><span class="p">);</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">intel_wait_ring_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">intel_wait_ring_buffer</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">-</span> <span class="mi">8</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__must_check</span> <span class="n">intel_ring_begin</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">intel_ring_emit</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span>
				   <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">virtual_start</span> <span class="o">+</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">tail</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">intel_ring_advance</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>

<span class="n">u32</span> <span class="n">intel_ring_get_seqno</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">intel_init_render_ring_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">intel_init_bsd_ring_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">intel_init_blt_ring_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="n">u32</span> <span class="n">intel_ring_get_active_head</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">intel_ring_setup_status_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">intel_ring_get_tail</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">i915_trace_irq_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_ring_buffer</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span> <span class="n">u32</span> <span class="n">seqno</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">trace_irq_seqno</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">irq_get</span><span class="p">(</span><span class="n">ring</span><span class="p">))</span>
		<span class="n">ring</span><span class="o">-&gt;</span><span class="n">trace_irq_seqno</span> <span class="o">=</span> <span class="n">seqno</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* DRI warts */</span>
<span class="kt">int</span> <span class="n">intel_render_ring_init_dri</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u64</span> <span class="n">start</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* _INTEL_RINGBUFFER_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
