NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 1 16 "|t=0>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 5000
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=0>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=1>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=2>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=3>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=4>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=5>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=6>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=7>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=8>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=9>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=10>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=11>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=12>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=13>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=14>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=15>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=16>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=17>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=18>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=19>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=20>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=21>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=22>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=23>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=24>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=25>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=26>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=27>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=28>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=29>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=30>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=31>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=32>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=33>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=34>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=35>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=36>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=37>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=38>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=39>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=40>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=41>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=42>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=43>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=44>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=45>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=46>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=47>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=48>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=49>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=50>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=51>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=52>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=53>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=54>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=55>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=56>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=57>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=58>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=59>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=60>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=61>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=62>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=63>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=64>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=65>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=66>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=67>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=68>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=69>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=70>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=71>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=72>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=73>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=74>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=75>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=76>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=77>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=78>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=79>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=80>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=81>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=82>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=83>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=84>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=85>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=86>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=87>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=88>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=89>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=90>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=91>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=92>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=93>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=94>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=95>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=96>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=97>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=98>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=99>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=100>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=101>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=102>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=103>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=104>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=105>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=106>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=107>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=108>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=109>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=110>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=111>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=112>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=113>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=114>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=115>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=116>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=117>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=118>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=119>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=120>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=121>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=122>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=123>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=124>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=125>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=126>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=0>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=1>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=2>|reg2=3>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=0>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=1>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=2>|helpers=1111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=0111>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1000>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1000>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1001>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1001>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1010>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1010>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1011>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1011>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1100>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1100>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1101>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1101>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1110>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1110>|c=1>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1111>|c=0>" 0
NA 5000 0 16 "|t=127>|xbits=3>|reg2=3>|helpers=1111>|c=1>" 0
