git clone --depth 1 --no-tags https://github.com/Nevanp/Deliverable_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771606211
git clone --depth 1 --no-tags https://github.com/David810209/NYCU-computer_organization2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770750101
git clone --depth 1 --no-tags https://github.com/krish1925/Poker-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771159089
git clone --depth 1 --no-tags https://github.com/sanojn/tt06_ttrpg_dice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769246534
git clone --depth 1 --no-tags https://github.com/eceelango/RISC-V_HDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767979923
git clone --depth 1 --no-tags https://github.com/MaGaMe19/EPFL-CS173.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770461734
git clone --depth 1 --no-tags https://github.com/vaishnavam112/Basic_gates_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768158282
git clone --depth 1 --no-tags https://github.com/awt-byte/Lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768336890
git clone --depth 1 --no-tags https://github.com/hosein-mokarian/wavelet_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769016328
git clone --depth 1 --no-tags https://github.com/heesang-chae/DES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769017880
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2021_preliminary_Geofence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769143827
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2019_priliminary_Conv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768763852
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2018_final_RFILE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769141080
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2020_preliminary_SME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769124639
git clone --depth 1 --no-tags https://github.com/vaishnavam112/d-latch-and-d-flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769670334
git clone --depth 1 --no-tags https://github.com/vaishnavam112/four-bit-counter-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769682766
git clone --depth 1 --no-tags https://github.com/vaishnavam112/single-port-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769699634
git clone --depth 1 --no-tags https://github.com/vaishnavam112/multiplication-by-repeated-addition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769702566
git clone --depth 1 --no-tags https://github.com/adityacollective/PIPELINED-32-bit-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771506001
git clone --depth 1 --no-tags https://github.com/yahyamohammed007/ALU_16-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771752676
git clone --depth 1 --no-tags https://github.com/kenil3009/Uart_pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772002950
git clone --depth 1 --no-tags https://github.com/pcquang4828/caravel_user_project_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772339043
git clone --depth 1 --no-tags https://github.com/SeoyoonKim-KAIST/2024S_EE312_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770393014
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769793293
git clone --depth 1 --no-tags https://github.com/SuNsHiNe-75/HDL_hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770157630
git clone --depth 1 --no-tags https://github.com/boboloiono/Logic-System-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771335909
git clone --depth 1 --no-tags https://github.com/Gorve-Kumar/FPGA-based-temperature-sensor-PWM-System-Project-DSD-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771388379
git clone --depth 1 --no-tags https://github.com/pic88/VLSI-Design-Siamese-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771418899
git clone --depth 1 --no-tags https://github.com/polo880/IOT_data_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771522676
git clone --depth 1 --no-tags https://github.com/zolpew/tt-06-sigmoid_aproximator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771424484
git clone --depth 1 --no-tags https://github.com/Rxgxyv/Digital-Principles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772695028
git clone --depth 1 --no-tags https://github.com/ZPNMiaoHeng/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772610729
git clone --depth 1 --no-tags https://github.com/mvajhi/Computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769794504
git clone --depth 1 --no-tags https://github.com/zavvayu8/ikts22lab12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768540537
git clone --depth 1 --no-tags https://github.com/jaya117/gitlearn_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767923676
git clone --depth 1 --no-tags https://github.com/rebek-007/verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769005650
git clone --depth 1 --no-tags https://github.com/caiyuqing379/mymips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767941326
git clone --depth 1 --no-tags https://github.com/chithrar14/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768534196
git clone --depth 1 --no-tags https://github.com/heesang-chae/koggestoneadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769028943
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Sequential_RTLDay3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768986951
git clone --depth 1 --no-tags https://github.com/abdullah17ygt/verilog-project-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768802704
git clone --depth 1 --no-tags https://github.com/Aswin-Raj-K/RC5-Encryption-and-Decryption-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769363344
git clone --depth 1 --no-tags https://github.com/IsmailPD/Advance-VLSI_-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769507462
git clone --depth 1 --no-tags https://github.com/J-aso-n/pinball-Game-Nexys4-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769579569
git clone --depth 1 --no-tags https://github.com/vaishnavam112/FSM-Moore-sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769694038
git clone --depth 1 --no-tags https://github.com/vaishnavam112/bcd-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769684133
git clone --depth 1 --no-tags https://github.com/vaishnavam112/memory-8x4-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769698920
git clone --depth 1 --no-tags https://github.com/pranizuky/Verilog_FSM_implementations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769834545
git clone --depth 1 --no-tags https://github.com/DH-Makwana/Floating-Point-ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770360631
git clone --depth 1 --no-tags https://github.com/dpks2003/Dice_crap_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770030612
git clone --depth 1 --no-tags https://github.com/AnkitNitrkl/Digital-Electronix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769466007
git clone --depth 1 --no-tags https://github.com/kenil3002/vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770814981
git clone --depth 1 --no-tags https://github.com/MoMoUsama/CRC-block-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770615705
git clone --depth 1 --no-tags https://github.com/Phaneendra488/simple_ethernet_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769641299
git clone --depth 1 --no-tags https://github.com/tarun-prakash/picorv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770484309
git clone --depth 1 --no-tags https://github.com/fabiansferencz/unit-simple-switch-v-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770856939
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/Sequential_RTLDay8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771325655
git clone --depth 1 --no-tags https://github.com/vanngo411/RISC_V-CPU-for-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771301015
git clone --depth 1 --no-tags https://github.com/JJdiaz55/JJdiaz55.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771869572
git clone --depth 1 --no-tags https://github.com/yangsuiao/Verilog-design-of-RISC-8-bit-simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770826157
git clone --depth 1 --no-tags https://github.com/Niyathi3011/Lab06-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772284715
git clone --depth 1 --no-tags https://github.com/KevinAarroyave/SPI_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772190895
git clone --depth 1 --no-tags https://github.com/madepalliSriVenkataKrishnaPraveen/Router1x3-design-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772260796
git clone --depth 1 --no-tags https://github.com/VlaterBarron/FPGA_Cryptoprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772330888
git clone --depth 1 --no-tags https://github.com/Mi5sssss/ECSE_6680_advanced_VLSI_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770677205
git clone --depth 1 --no-tags https://github.com/Shri2401/Programmable-Logic-Embedded-System-Deisgn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771896332
git clone --depth 1 --no-tags https://github.com/TopGun-DICD/hdldesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771623836
git clone --depth 1 --no-tags https://github.com/ay-tony/LAS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771059673
git clone --depth 1 --no-tags https://github.com/FranciscoCSUN/tt06-verilog-digital-lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772279662
git clone --depth 1 --no-tags https://github.com/andreibelov/verilog_basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769945968
git clone --depth 1 --no-tags https://github.com/alebal123bal/FPU_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769537717
git clone --depth 1 --no-tags https://github.com/jk2102/tt06-csit-luks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768567552
git clone --depth 1 --no-tags https://github.com/milosevicrastko/seven-seg-display-driver-for-bootleg-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768928718
git clone --depth 1 --no-tags https://github.com/blackheartez/weiqian.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768749232
git clone --depth 1 --no-tags https://github.com/heesang-chae/7seg-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769030328
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2022_preliminary_JAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769145550
git clone --depth 1 --no-tags https://github.com/CEStafford01/tt06-verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768762527
git clone --depth 1 --no-tags https://github.com/aaaa4234/NYCU_ICLAB_2023_FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769850021
git clone --depth 1 --no-tags https://github.com/BigBroPearl/Modulos-diseno-sistemas-digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769353522
git clone --depth 1 --no-tags https://github.com/aviddd/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769187594
git clone --depth 1 --no-tags https://github.com/yusufarsln98/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769543868
git clone --depth 1 --no-tags https://github.com/vaishnavam112/FSM-Mealy-sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769692877
git clone --depth 1 --no-tags https://github.com/domgetter/minimal_nrom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769394220
git clone --depth 1 --no-tags https://github.com/A1K-gL/single-cycle-cpu-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770431881
git clone --depth 1 --no-tags https://github.com/kellynanou/DES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770355404
git clone --depth 1 --no-tags https://github.com/ahmedzakaria639/test2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770837279
git clone --depth 1 --no-tags https://github.com/lkzs2003/Individual-project-SCK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771163678
git clone --depth 1 --no-tags https://github.com/wleen0/lightflow_disturb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770923187
git clone --depth 1 --no-tags https://github.com/htrein/Trabalhos-UFRGS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771705725
git clone --depth 1 --no-tags https://github.com/Rudizzle2000/VLSI-II-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769683445
