/* Generated by Synlig (git sha1 df4491e56, g++ 12.2.0-14 -fPIC -O3) */

(* top =  1  *)
(* src = "/root/synlig/synlig/tests/simple_tests/PartSelect/top.sv:1.1-5.10" *)
module top(b);
  (* src = "/root/synlig/synlig/tests/simple_tests/PartSelect/top.sv:2.14-2.15" *)
  wire [7:0] a;
  (* src = "/root/synlig/synlig/tests/simple_tests/PartSelect/top.sv:1.25-1.26" *)
  output [3:0] b;
  wire [3:0] b;
  assign a = 8'h0f;
  assign b = 4'h1;
endmodule
