Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Fri Jan 10 22:26:37 2020
| Host             : test running 64-bit Ubuntu 19.04
| Command          : report_power -file top_earlgrey_nexysvideo_power_routed.rpt -pb top_earlgrey_nexysvideo_power_summary_routed.pb -rpx top_earlgrey_nexysvideo_power_routed.rpx
| Design           : top_earlgrey_nexysvideo
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.422        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.263        |
| Device Static (W)        | 0.159        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        5 |       --- |             --- |
| Slice Logic              |     0.039 |    46875 |       --- |             --- |
|   LUT as Logic           |     0.034 |    22223 |    133800 |           16.61 |
|   LUT as Distributed RAM |     0.003 |     3720 |     46200 |            8.05 |
|   CARRY4                 |    <0.001 |      686 |     33450 |            2.05 |
|   Register               |    <0.001 |    11251 |    267600 |            4.20 |
|   F7/F8 Muxes            |    <0.001 |     1230 |    133800 |            0.92 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |      672 |       --- |             --- |
| Signals                  |     0.053 |    35987 |       --- |             --- |
| Block RAM                |     0.021 |    147.5 |       365 |           40.41 |
| PLL                      |     0.118 |        1 |        10 |           10.00 |
| DSPs                     |    <0.001 |        1 |       740 |            0.14 |
| I/O                      |     0.003 |       28 |       285 |            9.82 |
| Static Power             |     0.159 |          |           |                 |
| Total                    |     0.422 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.185 |       0.151 |      0.035 |
| Vccaux    |       1.800 |     0.090 |       0.060 |      0.031 |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |
| Vcco25    |       2.500 |     0.006 |       0.001 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.002 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------+---------------------+-----------------+
| Clock        | Domain              | Constraint (ns) |
+--------------+---------------------+-----------------+
| clk_50_unbuf | clkgen/clk_50_unbuf |            20.0 |
| clk_fb_unbuf | clkgen/clk_fb_unbuf |            10.0 |
| sys_clk_pin  | IO_CLK              |            10.0 |
+--------------+---------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| top_earlgrey_nexysvideo              |     0.263 |
|   clkgen                             |     0.121 |
|   top_earlgrey                       |     0.138 |
|     aes                              |     0.020 |
|       aes_core                       |     0.020 |
|     alert_handler                    |     0.003 |
|       i_reg_wrap                     |     0.002 |
|     core                             |     0.019 |
|       fifo_d                         |     0.003 |
|       u_core                         |     0.015 |
|     flash_ctrl                       |     0.003 |
|       u_reg                          |     0.002 |
|     gpio                             |     0.002 |
|     hmac                             |     0.008 |
|       u_sha2                         |     0.004 |
|     pinmux                           |     0.001 |
|       i_reg_top                      |     0.001 |
|     rv_plic                          |     0.002 |
|       u_reg                          |     0.001 |
|     spi_device                       |     0.005 |
|       u_memory_2p                    |     0.002 |
|     u_dm_top                         |     0.004 |
|       dap                            |     0.001 |
|       i_dm_csrs                      |     0.002 |
|     u_flash_eflash                   |     0.005 |
|       gen_flash_banks[0].u_flash     |     0.002 |
|       gen_flash_banks[1].u_flash     |     0.002 |
|     u_ram1p_ram_main                 |     0.002 |
|       gen_mem_generic.u_impl_generic |     0.002 |
|     u_xbar_main                      |     0.040 |
|       u_asf_21                       |     0.004 |
|       u_s1n_30                       |     0.006 |
|       u_sm1_17                       |     0.003 |
|       u_sm1_22                       |     0.005 |
|       u_sm1_23                       |     0.003 |
|       u_sm1_24                       |     0.003 |
|       u_sm1_25                       |     0.003 |
|       u_sm1_26                       |     0.004 |
|       u_sm1_27                       |     0.003 |
|       u_sm1_28                       |     0.005 |
|       u_sm1_29                       |     0.001 |
+--------------------------------------+-----------+


