#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Aug 15 11:09:26 2021
# Process ID: 176746
# Current directory: /home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_acg_top_0_0_synth_1
# Command line: vivado -log design_1_acg_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_acg_top_0_0.tcl
# Log file: /home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_acg_top_0_0_synth_1/design_1_acg_top_0_0.vds
# Journal file: /home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_acg_top_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_acg_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rob/m17-pynq/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_acg_top_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 177010
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2622.656 ; gain = 0.000 ; free physical = 235 ; free virtual = 25770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_acg_top_0_0' [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_acg_top_0_0/synth/design_1_acg_top_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'acg_top' [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ipshared/47f6/hdl/verilog/acg_top.v:12]
INFO: [Synth 8-6157] synthesizing module 'acg_top_AXILiteS_s_axi' [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ipshared/47f6/hdl/verilog/acg_top_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ipshared/47f6/hdl/verilog/acg_top_AXILiteS_s_axi.v:165]
INFO: [Synth 8-6155] done synthesizing module 'acg_top_AXILiteS_s_axi' (1#1) [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ipshared/47f6/hdl/verilog/acg_top_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'acg_top' (2#1) [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ipshared/47f6/hdl/verilog/acg_top.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_acg_top_0_0' (3#1) [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_acg_top_0_0/synth/design_1_acg_top_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2646.367 ; gain = 23.711 ; free physical = 242 ; free virtual = 24153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2664.180 ; gain = 41.523 ; free physical = 232 ; free virtual = 23533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2664.180 ; gain = 41.523 ; free physical = 233 ; free virtual = 23533
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2664.180 ; gain = 0.000 ; free physical = 224 ; free virtual = 23524
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_acg_top_0_0/constraints/acg_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rob/m17-pynq/Vivado/acg/acg.gen/sources_1/bd/design_1/ip/design_1_acg_top_0_0/constraints/acg_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_acg_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_acg_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2795.883 ; gain = 0.000 ; free physical = 2747 ; free virtual = 25848
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2795.883 ; gain = 0.000 ; free physical = 2744 ; free virtual = 25846
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2913 ; free virtual = 26026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2913 ; free virtual = 26026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_acg_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2913 ; free virtual = 26026
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'acg_top_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'acg_top_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'acg_top_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'acg_top_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2925 ; free virtual = 26039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 3     
	   4 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2842 ; free virtual = 25971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2568 ; free virtual = 25702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2565 ; free virtual = 25699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2561 ; free virtual = 25695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2776 ; free virtual = 25911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2776 ; free virtual = 25911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2776 ; free virtual = 25910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2776 ; free virtual = 25910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2775 ; free virtual = 25910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2775 ; free virtual = 25909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    72|
|2     |LUT1   |     5|
|3     |LUT2   |   152|
|4     |LUT3   |   147|
|5     |LUT4   |    57|
|6     |LUT5   |     5|
|7     |LUT6   |    60|
|8     |FDRE   |   104|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2795.883 ; gain = 173.227 ; free physical = 2774 ; free virtual = 25909
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2795.883 ; gain = 41.523 ; free physical = 2830 ; free virtual = 25964
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2795.891 ; gain = 173.227 ; free physical = 2829 ; free virtual = 25964
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2795.891 ; gain = 0.000 ; free physical = 2874 ; free virtual = 26009
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2795.891 ; gain = 0.000 ; free physical = 2869 ; free virtual = 25995
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 181643c2
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2795.891 ; gain = 173.523 ; free physical = 3019 ; free virtual = 26145
INFO: [Common 17-1381] The checkpoint '/home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_acg_top_0_0_synth_1/design_1_acg_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_acg_top_0_0, cache-ID = 0bf26a251b327940
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/rob/m17-pynq/Vivado/acg/acg.runs/design_1_acg_top_0_0_synth_1/design_1_acg_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_acg_top_0_0_utilization_synth.rpt -pb design_1_acg_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 11:10:17 2021...
