#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr  8 08:36:54 2022
# Process ID: 44203
# Current directory: /home/riffard/4A/archi_mat/compteur
# Command line: vivado
# Log file: /home/riffard/4A/archi_mat/compteur/vivado.log
# Journal file: /home/riffard/4A/archi_mat/compteur/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/riffard/4A/archi_mat/compteur/compteur.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6174.242 ; gain = 119.223 ; free physical = 58143 ; free virtual = 70345
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6856.465 ; gain = 0.000 ; free physical = 57562 ; free virtual = 69766
Restored from archive | CPU: 0.020000 secs | Memory: 0.106361 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6856.465 ; gain = 0.000 ; free physical = 57562 ; free virtual = 69766
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 6999.004 ; gain = 769.906 ; free physical = 57497 ; free virtual = 69701
reset_run impl_1
launch_runs impl_1 -jobs 3
[Fri Apr  8 08:41:12 2022] Launched impl_1...
Run output will be captured here: /home/riffard/4A/archi_mat/compteur/compteur.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Compteur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Compteur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/riffard/4A/archi_mat/compteur/compteur.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d5e1fe22d81b4c5282bdae1a49321f07 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Compteur_behav xil_defaultlib.Compteur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.compteur
Built simulation snapshot Compteur_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim/xsim.dir/Compteur_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr  8 08:41:46 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Compteur_behav -key {Behavioral:sim_1:Functional:Compteur} -tclbatch {Compteur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Compteur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Compteur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7036.348 ; gain = 37.344 ; free physical = 56711 ; free virtual = 68997
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7046.512 ; gain = 0.000 ; free physical = 57344 ; free virtual = 69631
Restored from archive | CPU: 0.010000 secs | Memory: 0.103851 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7046.512 ; gain = 0.000 ; free physical = 57344 ; free virtual = 69631
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim/Compteur_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim/Compteur_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim/Compteur_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim/Compteur_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Compteur' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj Compteur_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim/Compteur_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compteur
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d5e1fe22d81b4c5282bdae1a49321f07 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Compteur_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Compteur xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Compteur_time_impl.sdf", for root module "Compteur".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Compteur_time_impl.sdf", for root module "Compteur".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Compteur
Compiling module xil_defaultlib.glbl
Built simulation snapshot Compteur_time_impl

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim/xsim.dir/Compteur_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr  8 08:42:40 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Compteur_time_impl -key {Post-Implementation:sim_1:Timing:Compteur} -tclbatch {Compteur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Compteur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Compteur_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7113.543 ; gain = 67.031 ; free physical = 57266 ; free virtual = 69570
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/riffard/4A/archi_mat/compteur/compteur.srcs/constrs_1/new/compteur_8bits.xdc]
Finished Parsing XDC File [/home/riffard/4A/archi_mat/compteur/compteur.srcs/constrs_1/new/compteur_8bits.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/riffard/4A/archi_mat/compteur/compteur.runs/synth_1

launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr  8 08:48:06 2022] Launched synth_1...
Run output will be captured here: /home/riffard/4A/archi_mat/compteur/compteur.runs/synth_1/runme.log
[Fri Apr  8 08:48:06 2022] Launched impl_1...
Run output will be captured here: /home/riffard/4A/archi_mat/compteur/compteur.runs/impl_1/runme.log
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Compteur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Compteur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/riffard/4A/archi_mat/compteur/compteur.srcs/sources_1/new/Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compteur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d5e1fe22d81b4c5282bdae1a49321f07 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Compteur_behav xil_defaultlib.Compteur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.compteur
Built simulation snapshot Compteur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Compteur_behav -key {Behavioral:sim_1:Functional:Compteur} -tclbatch {Compteur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Compteur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Compteur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 3 -scripts_only
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/riffard/4A/archi_mat/compteur/compteur.runs/synth_1

launch_runs synth_1 -jobs 3 -scripts_only
launch_runs impl_1 -jobs 3
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr  8 08:49:13 2022] Launched synth_1...
Run output will be captured here: /home/riffard/4A/archi_mat/compteur/compteur.runs/synth_1/runme.log
[Fri Apr  8 08:49:13 2022] Launched impl_1...
Run output will be captured here: /home/riffard/4A/archi_mat/compteur/compteur.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Compteur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Compteur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d5e1fe22d81b4c5282bdae1a49321f07 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Compteur_behav xil_defaultlib.Compteur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Compteur_behav -key {Behavioral:sim_1:Functional:Compteur} -tclbatch {Compteur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Compteur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Compteur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design impl_1
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7376.922 ; gain = 0.000 ; free physical = 57027 ; free virtual = 69382
Restored from archive | CPU: 0.010000 secs | Memory: 0.103729 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7376.922 ; gain = 0.000 ; free physical = 57027 ; free virtual = 69382
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim/Compteur_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim/Compteur_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim/Compteur_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim/Compteur_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Compteur' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj Compteur_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim/Compteur_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compteur
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d5e1fe22d81b4c5282bdae1a49321f07 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Compteur_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Compteur xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Compteur_time_impl.sdf", for root module "Compteur".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Compteur_time_impl.sdf", for root module "Compteur".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Compteur
Compiling module xil_defaultlib.glbl
Built simulation snapshot Compteur_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/riffard/4A/archi_mat/compteur/compteur.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Compteur_time_impl -key {Post-Implementation:sim_1:Timing:Compteur} -tclbatch {Compteur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Compteur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Compteur_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7399.121 ; gain = 22.199 ; free physical = 56999 ; free virtual = 69361
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
add_files -fileset constrs_1 -norecurse /home/riffard/4A/archi_mat/compteur/contraintes
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -fileset constrs_1 -after /home/riffard/4A/archi_mat/compteur/compteur.srcs/constrs_1/new/compteur_8bits.xdc /home/riffard/4A/archi_mat/compteur/contraintes
current_design synth_1
refresh_design
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/riffard/4A/archi_mat/compteur/compteur.srcs/constrs_1/new/compteur_8bits.xdc]
Finished Parsing XDC File [/home/riffard/4A/archi_mat/compteur/compteur.srcs/constrs_1/new/compteur_8bits.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
current_design impl_1
