module dds_sample_top # (
    parameter _PAT_WIDTH = 16 ,   // æ¨¡å¼å¯„å­˜å™¨å®½åº?
    parameter _DAC_WIDTH = 8      // DACæ•°æ®å®½åº¦
)
(
    input wire sys_clk,          // System clock input U18
    input wire sys_rst_n,        // Active low reset input
    // N16
    input wire uart_rxd,         // UART RXD input T19
    
    // output reg [7:0] uart_data,  // UART data output
    // output reg uart_done,        // UART done signal
    // output reg uart_get,         // UART get signal
    
    // output reg [7:0] pack_cnt,   // Packet count output
    // output reg pack_ing,         // Packet in progress signal
    // output reg pack_done,        // Packet done signal
    // output reg [7:0] pack_num,   // Packet number output
    output [_DAC_WIDTH-1:0]   dac_data,
    output wire led,        // LED drive signal H 15
    output ad9748_sleep, // Sleep control signal for AD9748
    output pwm_port,
    output pwm_slow_port,
    output wire uart_txd //J15
    
    // output reg [7:0] dataA,      // Data A output
    // output reg [7:0] dataD,      // Data D output
    // output reg [15:0] dataB,     // Data B output
    // output reg [15:0] dataC       // Data C output
);

// parameter _PAT_WIDTH = 16 ;   // æ¨¡å¼å¯„å­˜å™¨å®½ï¿?????
// parameter _DAC_WIDTH = 8 ;   // æ¨¡å¼å¯„å­˜å™¨å®½ï¿?????
// First, declare the necessary signals
wire clk_50M;
wire clk_100M;
wire clk_150M;
wire clk_150M_O;
wire locked;
wire resetn;
wire rst_n = sys_rst_n & locked; // Active low reset signal

wire  [7:0] uart_data;
wire uart_done;
wire uart_get;
wire [7:0] pack_cnt;
wire pack_ing;
wire pack_done;
wire [7:0] pack_num;
wire recv_done;
wire [7:0] dataA;
wire [7:0] dataD;
wire [15:0] dataB;
wire [15:0] dataC;
wire led_enable;
wire led_breath;
wire [7:0] pwm_busy;
wire [7:0] pwm_valid;
// wire [31:0] slow_drive;
// æ·»åŠ ä»¥ä¸‹ä¿¡å·å£°æ˜
// wire [_DAC_WIDTH - 1:0] dac_data;
// wire pwm_ad9748;
// wire pwm_ad9748_busy;
// wire pwm_ad9748_valid;
  clk_wiz_0 u_mmcm
  (
  // Clock out ports  
  .clk_out1(clk_50M),
  .clk_out2(clk_100M),
  .clk_out3(clk_150M),
  .clk_out4(clk_150M_O),
  // Status and control signals               
  .resetn(sys_rst_n), 
  .locked(locked),
 // Clock in ports
  .clk_in1(sys_clk)
  );

// Then, instantiate the module with proper port connections
uart_mult_byte_rx u_uart_rx_inst (
    .sys_clk    (clk_50M),      // Connect to input clock
    .sys_rst_n  (!rst_n  ),    // Connect to reset
    .uart_rxd   (uart_rxd),     // Connect to UART RX input
    
    .uart_data  (uart_data),    // Connect to internal signal
    .uart_done  (uart_done),    // Connect to internal signal
    .uart_get   (uart_get),     // Connect to internal signal
    
    .pack_cnt   (pack_cnt),     // Connect to internal signal
    .pack_ing   (pack_ing),     // Connect to internal signal
    .pack_done  (pack_done),    // Connect to internal signal
    .pack_num   (pack_num),     // Connect to internal signal
    .recv_done  (recv_done),    // Connect to internal signal
    
    .dataA      (dataA),        // Connect to internal signal
    .dataD      (dataD),        // Connect to internal signal
    .dataB      (dataB),        // Connect to internal signal
    .dataC      (dataC)         // Connect to internal signal
);
//assign led_enable = (dataA == 8'h08) ? 1'b1 : 1'b0 ; // Example: drive LED with the least significant bit of received data
breath_led u_breath_led(
    .sys_clk       (clk_50M) ,      //
    .sys_rst_n       (rst_n) ,    //
    .led (led_breath )           //
);
assign led = (dataA == 8'h08) ? led_breath : 1'b0 ; // Example: drive LED with the least significant bit of received data

wire [1:0] pwm_out;
wire pwm_oddr;
pattern_pwm #(
    ._PAT_WIDTH(_PAT_WIDTH)    // æ¨¡å¼å¯„å­˜å™¨å®½ï¿?????
) pwm1 (
/*input                 */ .clk(clk_50M),
/*input                 */ .rst_n(rst_n),        // å¼‚æ­¥å¤ä½ï¼ˆä½æœ‰æ•ˆï¿?????
/*input                 */ .pwm_en(1'b1),       // ä½¿èƒ½ä¿¡å·
/*input [7:0]           */ .duty_num(8'b1),     // å ç©ºæ¯”å‘¨æœŸæ•°
/*input [15:0]          */ .pulse_dessert(8'b1),// è„‰å†²é—´éš”å‘¨æœŸï¿?????
/*input [7:0]           */ .pulse_num(8'h0),    // è„‰å†²æ¬¡æ•°ï¿?????0=æ— é™ï¿?????
/*input [_PAT_WIDTH-1:0]*/ .PAT(16'h1), // æ¨¡å¼å¯„å­˜ï¿?????
/*output reg            */ .pwm_out(pwm_out[0]),      // PWMè¾“å‡º
/*output reg            */ .busy(pwm_busy[0]),         // å¿™ä¿¡ï¿?????
/*output reg            */ .valid(pwm_valid[0])         // PWMç»“æŸæ ‡å¿—
);

// ODDR #(
//    .DDR_CLK_EDGE("SAME_EDGE"),  // æ—¶é’ŸåŒæ²¿é‡‡æ ·æ¨¡å¼
//    .INIT(1'b0),                     // åˆå§‹åŒ–ï¿½??
//    .SRTYPE("SYNC")                  // åŒæ­¥å¤ä½ç±»å‹
// ) ODDR_inst (
//    .Q(pwm_port),    // è¾“å‡ºåˆ°IOçš„PWMä¿¡å·
//    .C(clk_50m),     // 50MHzæ—¶é’Ÿè¾“å…¥ï¼ˆéœ€ä¸PWMé€»è¾‘åŒæ­¥ï¿?????
//    .CE(1'b1),       // å§‹ç»ˆä½¿èƒ½
//    .D1(pwm_out[0]),  // å†…éƒ¨ç”Ÿæˆçš„PWMé€»è¾‘ï¼ˆé«˜ç”µå¹³ï¿?????
//    .D2(1'b0),  // ä¸D1ç›¸åŒï¼Œç¡®ä¿å•æ²¿è¾“ï¿?????
//    .R(1'b0),        // æ— å¤ï¿?????
//    .S(1'b0)         // æ— ç½®ï¿?????
// );

OBUF #(
   .DRIVE(12),       // é©±åŠ¨ç”µæµè®¾ä¸º12mAï¼ˆæ ¹æ®è´Ÿè½½è°ƒæ•´ï¼‰
   .IOSTANDARD("LVCMOS33"), // I/Oç”µå¹³æ ‡å‡†
   .SLEW("SLOW")     // å‹æ‘†ç‡è®¾ä¸ºSLOWä»¥å‡å°‘é«˜é¢‘å™ªï¿?????
) OBUF_fast_sig (
   .O(pwm_port),      // å®é™…å¼•è„šï¼ˆB35_L19_Pï¿?????
   .I(pwm_out[0])      // æ¥è‡ªODDRçš„è¾“ï¿?????
);

OBUF #(
   .DRIVE(12),       // é©±åŠ¨ç”µæµè®¾ä¸º12mAï¼ˆæ ¹æ®è´Ÿè½½è°ƒæ•´ï¼‰
   .IOSTANDARD("LVCMOS33"), // I/Oç”µå¹³æ ‡å‡†
   .SLEW("SLOW")     // å‹æ‘†ç‡è®¾ä¸ºSLOWä»¥å‡å°‘é«˜é¢‘å™ªï¿?????
) OBUF_slow_sig (
   .O(pwm_slow_port),      // å®é™…å¼•è„šï¼ˆB35_L19_Pï¿?????
   .I(pwm_out[1])      // æ¥è‡ªODDRçš„è¾“ï¿?????
);

pattern_pwm #(
    ._PAT_WIDTH(_PAT_WIDTH)    // æ¨¡å¼å¯„å­˜å™¨å®½ï¿?????
) pwm2 (
/*input                 */ .clk(clk_50M),
/*input                 */ .rst_n(rst_n),        // å¼‚æ­¥å¤ä½ï¼ˆä½æœ‰æ•ˆï¿?????
/*input                 */ .pwm_en(1'b1),       // ä½¿èƒ½ä¿¡å·
/*input [7:0]           */ .duty_num(8'd50),     // å ç©ºæ¯”å‘¨æœŸæ•°
/*input [15:0]          */ .pulse_dessert(16'd50),// è„‰å†²é—´éš”å‘¨æœŸï¿?????
/*input [7:0]           */ .pulse_num(8'h2),    // è„‰å†²æ¬¡æ•°ï¿?????0=æ— é™ï¿?????
/*input [_PAT_WIDTH-1:0]*/ .PAT(16'h1), // æ¨¡å¼å¯„å­˜ï¿?????
/*output reg            */ .pwm_out(pwm_out[1]),      // PWMè¾“å‡º
/*output reg            */ .busy(pwm_busy[1]),         // å¿™ä¿¡ï¿?????
/*output reg            */ .valid(pwm_valid[1])         // PWMç»“æŸæ ‡å¿—
);

pattern_ad9748 #(
    ._PAT_WIDTH(_PAT_WIDTH),    // æ¨¡å¼å¯„å­˜å™¨å®½åº?
    ._DAC_WIDTH(_DAC_WIDTH)     // DACæ•°æ®å®½åº¦
) pwm_dac (
    .clk(clk_50M),
    .rst_n(rst_n),              // å¼‚æ­¥å¤ä½ï¼ˆä½æœ‰æ•ˆï¼?
    .pwm_en(1'b1),             // ä½¿èƒ½ä¿¡å·
    .duty_num(8'd1),          // å ç©ºæ¯”å‘¨æœŸæ•°
    .pulse_dessert(16'd1),    // è„‰å†²é—´éš”å‘¨æœŸæ•?
    .pulse_num(8'h0),          // è„‰å†²æ¬¡æ•°ï¼?0=æ— é™ï¼?
    .PAT(16'h1),               // æ¨¡å¼å¯„å­˜å™?
    .dac_data(dac_data),       // DACæ•°æ®è¾“å‡º
    .pwm_out(),      // PWMè¾“å‡º
    .busy(pwm_busy[7]),    // å¿™ä¿¡å?
    .valid(pwm_valid[7])   // PWMç»“æŸæ ‡å¿—
);

// assign pwm_port = pwm_out[0] ; // ç›´æ¥è¿æ¥åˆ°å¼•ï¿???
// ila_0 u_ila_0(
// .clk	(sys_clk),
// .probe0	({pwm_busy,pwm_oddr})
// );

assign ad9748_sleep = ((pwm_busy == 8'h5a)&& (pwm_valid == 8'h5a)) ? 1'b1 : 1'b0; // ä½¿èƒ½AD9748ä¼‘çœ æ¨¡å¼ï¼ˆä½ç”µå¹³æœ‰æ•ˆï¿??

endmodule
