<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___p_w_r___p_v_d__detection__level" xml:lang="en-US">
<title>PWR_PVD_detection_level</title>
<indexterm><primary>PWR_PVD_detection_level</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1gaddf4616a143ac3481f3043f2a4c21c18">PWR_PVDLEVEL_0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1ga06e55b20a8777594f1a91ee71fac1f79">PWR_PVDLEVEL_1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1gab26bb78650bbaef26ac9f9123c791cc7">PWR_PVDLEVEL_2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1ga7b751743b3e29c237e6a0e1d7bdd0503">PWR_PVDLEVEL_3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1ga03c0d3ae547deb1a51b8acafac101698">PWR_PVDLEVEL_4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1ga46a1476440945c2b6426b4973172f24b">PWR_PVDLEVEL_5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1ga5dda7d0ac3fd3d606666455ca3c8f537">PWR_PVDLEVEL_6</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1ga2c5cd8dd26b13bdf0164c1f7596b4bfd">PWR_PVDLEVEL_7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___p_w_r___p_v_d__detection__level_1gabac4485a57abc97aad91eaa0b65ae927">IS_PWR_PVD_LEVEL</link>(LEVEL)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___p_w_r___p_v_d__detection__level_1gabac4485a57abc97aad91eaa0b65ae927"/><section>
    <title>IS_PWR_PVD_LEVEL</title>
<indexterm><primary>IS_PWR_PVD_LEVEL</primary><secondary>PWR_PVD_detection_level</secondary></indexterm>
<indexterm><primary>PWR_PVD_detection_level</primary><secondary>IS_PWR_PVD_LEVEL</secondary></indexterm>
<para><computeroutput>#define IS_PWR_PVD_LEVEL( LEVEL)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((LEVEL)&#32;==&#32;<link linkend="_group___p_w_r___p_v_d__detection__level_1gaddf4616a143ac3481f3043f2a4c21c18">PWR_PVDLEVEL_0</link>)&#32;||&#32;((LEVEL)&#32;==&#32;<link linkend="_group___p_w_r___p_v_d__detection__level_1ga06e55b20a8777594f1a91ee71fac1f79">PWR_PVDLEVEL_1</link>)||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((LEVEL)&#32;==&#32;<link linkend="_group___p_w_r___p_v_d__detection__level_1gab26bb78650bbaef26ac9f9123c791cc7">PWR_PVDLEVEL_2</link>)&#32;||&#32;((LEVEL)&#32;==&#32;<link linkend="_group___p_w_r___p_v_d__detection__level_1ga7b751743b3e29c237e6a0e1d7bdd0503">PWR_PVDLEVEL_3</link>)||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((LEVEL)&#32;==&#32;<link linkend="_group___p_w_r___p_v_d__detection__level_1ga03c0d3ae547deb1a51b8acafac101698">PWR_PVDLEVEL_4</link>)&#32;||&#32;((LEVEL)&#32;==&#32;<link linkend="_group___p_w_r___p_v_d__detection__level_1ga46a1476440945c2b6426b4973172f24b">PWR_PVDLEVEL_5</link>)||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((LEVEL)&#32;==&#32;<link linkend="_group___p_w_r___p_v_d__detection__level_1ga5dda7d0ac3fd3d606666455ca3c8f537">PWR_PVDLEVEL_6</link>)&#32;||&#32;((LEVEL)&#32;==&#32;<link linkend="_group___p_w_r___p_v_d__detection__level_1ga2c5cd8dd26b13bdf0164c1f7596b4bfd">PWR_PVDLEVEL_7</link>))
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__pwr_8h_source_1l00127">127</link> of file <link linkend="_stm32f4xx__hal__pwr_8h_source">stm32f4xx_hal_pwr.h</link>.</para>
</section>
<anchor xml:id="_group___p_w_r___p_v_d__detection__level_1gaddf4616a143ac3481f3043f2a4c21c18"/><section>
    <title>PWR_PVDLEVEL_0</title>
<indexterm><primary>PWR_PVDLEVEL_0</primary><secondary>PWR_PVD_detection_level</secondary></indexterm>
<indexterm><primary>PWR_PVD_detection_level</primary><secondary>PWR_PVDLEVEL_0</secondary></indexterm>
<para><computeroutput>#define PWR_PVDLEVEL_0   <link linkend="_group___peripheral___registers___bits___definition_1gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__pwr_8h_source_1l00119">119</link> of file <link linkend="_stm32f4xx__hal__pwr_8h_source">stm32f4xx_hal_pwr.h</link>.</para>
</section>
<anchor xml:id="_group___p_w_r___p_v_d__detection__level_1ga06e55b20a8777594f1a91ee71fac1f79"/><section>
    <title>PWR_PVDLEVEL_1</title>
<indexterm><primary>PWR_PVDLEVEL_1</primary><secondary>PWR_PVD_detection_level</secondary></indexterm>
<indexterm><primary>PWR_PVD_detection_level</primary><secondary>PWR_PVDLEVEL_1</secondary></indexterm>
<para><computeroutput>#define PWR_PVDLEVEL_1   <link linkend="_group___peripheral___registers___bits___definition_1ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__pwr_8h_source_1l00120">120</link> of file <link linkend="_stm32f4xx__hal__pwr_8h_source">stm32f4xx_hal_pwr.h</link>.</para>
</section>
<anchor xml:id="_group___p_w_r___p_v_d__detection__level_1gab26bb78650bbaef26ac9f9123c791cc7"/><section>
    <title>PWR_PVDLEVEL_2</title>
<indexterm><primary>PWR_PVDLEVEL_2</primary><secondary>PWR_PVD_detection_level</secondary></indexterm>
<indexterm><primary>PWR_PVD_detection_level</primary><secondary>PWR_PVDLEVEL_2</secondary></indexterm>
<para><computeroutput>#define PWR_PVDLEVEL_2   <link linkend="_group___peripheral___registers___bits___definition_1ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__pwr_8h_source_1l00121">121</link> of file <link linkend="_stm32f4xx__hal__pwr_8h_source">stm32f4xx_hal_pwr.h</link>.</para>
</section>
<anchor xml:id="_group___p_w_r___p_v_d__detection__level_1ga7b751743b3e29c237e6a0e1d7bdd0503"/><section>
    <title>PWR_PVDLEVEL_3</title>
<indexterm><primary>PWR_PVDLEVEL_3</primary><secondary>PWR_PVD_detection_level</secondary></indexterm>
<indexterm><primary>PWR_PVD_detection_level</primary><secondary>PWR_PVDLEVEL_3</secondary></indexterm>
<para><computeroutput>#define PWR_PVDLEVEL_3   <link linkend="_group___peripheral___registers___bits___definition_1ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__pwr_8h_source_1l00122">122</link> of file <link linkend="_stm32f4xx__hal__pwr_8h_source">stm32f4xx_hal_pwr.h</link>.</para>
</section>
<anchor xml:id="_group___p_w_r___p_v_d__detection__level_1ga03c0d3ae547deb1a51b8acafac101698"/><section>
    <title>PWR_PVDLEVEL_4</title>
<indexterm><primary>PWR_PVDLEVEL_4</primary><secondary>PWR_PVD_detection_level</secondary></indexterm>
<indexterm><primary>PWR_PVD_detection_level</primary><secondary>PWR_PVDLEVEL_4</secondary></indexterm>
<para><computeroutput>#define PWR_PVDLEVEL_4   <link linkend="_group___peripheral___registers___bits___definition_1ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__pwr_8h_source_1l00123">123</link> of file <link linkend="_stm32f4xx__hal__pwr_8h_source">stm32f4xx_hal_pwr.h</link>.</para>
</section>
<anchor xml:id="_group___p_w_r___p_v_d__detection__level_1ga46a1476440945c2b6426b4973172f24b"/><section>
    <title>PWR_PVDLEVEL_5</title>
<indexterm><primary>PWR_PVDLEVEL_5</primary><secondary>PWR_PVD_detection_level</secondary></indexterm>
<indexterm><primary>PWR_PVD_detection_level</primary><secondary>PWR_PVDLEVEL_5</secondary></indexterm>
<para><computeroutput>#define PWR_PVDLEVEL_5   <link linkend="_group___peripheral___registers___bits___definition_1ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__pwr_8h_source_1l00124">124</link> of file <link linkend="_stm32f4xx__hal__pwr_8h_source">stm32f4xx_hal_pwr.h</link>.</para>
</section>
<anchor xml:id="_group___p_w_r___p_v_d__detection__level_1ga5dda7d0ac3fd3d606666455ca3c8f537"/><section>
    <title>PWR_PVDLEVEL_6</title>
<indexterm><primary>PWR_PVDLEVEL_6</primary><secondary>PWR_PVD_detection_level</secondary></indexterm>
<indexterm><primary>PWR_PVD_detection_level</primary><secondary>PWR_PVDLEVEL_6</secondary></indexterm>
<para><computeroutput>#define PWR_PVDLEVEL_6   <link linkend="_group___peripheral___registers___bits___definition_1gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__pwr_8h_source_1l00125">125</link> of file <link linkend="_stm32f4xx__hal__pwr_8h_source">stm32f4xx_hal_pwr.h</link>.</para>
</section>
<anchor xml:id="_group___p_w_r___p_v_d__detection__level_1ga2c5cd8dd26b13bdf0164c1f7596b4bfd"/><section>
    <title>PWR_PVDLEVEL_7</title>
<indexterm><primary>PWR_PVDLEVEL_7</primary><secondary>PWR_PVD_detection_level</secondary></indexterm>
<indexterm><primary>PWR_PVD_detection_level</primary><secondary>PWR_PVDLEVEL_7</secondary></indexterm>
<para><computeroutput>#define PWR_PVDLEVEL_7   <link linkend="_group___peripheral___registers___bits___definition_1ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__pwr_8h_source_1l00126">126</link> of file <link linkend="_stm32f4xx__hal__pwr_8h_source">stm32f4xx_hal_pwr.h</link>.</para>
</section>
</section>
</section>
