Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.rc
Compiling module xil_defaultlib.transform
Compiling module xil_defaultlib.stateram_inference_default
Compiling module xil_defaultlib.stateram_inference(i=1)
Compiling module xil_defaultlib.stateram_inference(i=2)
Compiling module xil_defaultlib.stateram_inference(i=3)
Compiling module xil_defaultlib.stateram_inference(i=4)
Compiling module xil_defaultlib.stateram_inference(i=5)
Compiling module xil_defaultlib.stateram_inference(i=6)
Compiling module xil_defaultlib.stateram_inference(i=7)
Compiling module xil_defaultlib.stateram_inference(i=8)
Compiling module xil_defaultlib.stateram_inference(i=9)
Compiling module xil_defaultlib.stateram_inference(i=10)
Compiling module xil_defaultlib.stateram_inference(i=11)
Compiling module xil_defaultlib.stateram_inference(i=12)
Compiling module xil_defaultlib.stateram_inference(i=13)
Compiling module xil_defaultlib.stateram_inference(i=14)
Compiling module xil_defaultlib.stateram_inference(i=15)
Compiling module xil_defaultlib.stateram_inference(i=16)
Compiling module xil_defaultlib.stateram_inference(i=17)
Compiling module xil_defaultlib.stateram_inference(i=18)
Compiling module xil_defaultlib.stateram_inference(i=19)
Compiling module xil_defaultlib.stateram_inference(i=20)
Compiling module xil_defaultlib.stateram_inference(i=21)
Compiling module xil_defaultlib.stateram_inference(i=22)
Compiling module xil_defaultlib.stateram_inference(i=23)
Compiling module xil_defaultlib.stateram_inference(i=24)
Compiling module xil_defaultlib.state_ram_default
Compiling module xil_defaultlib.data_path_default
Compiling module xil_defaultlib.keccak_top
Compiling module xil_defaultlib.cshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cshake_tb_behav
