{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593225827104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593225827108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 26 23:43:47 2020 " "Processing started: Fri Jun 26 23:43:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593225827108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225827108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225827108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1593225827503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593225827503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_rom-rtl " "Found design unit 1: single_port_rom-rtl" {  } { { "single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/single_port_rom.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835215 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/single_port_rom.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unity-rtl " "Found design unit 1: control_unity-rtl" {  } { { "control_unity.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/control_unity.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835217 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unity " "Found entity 1: control_unity" {  } { { "control_unity.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/control_unity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_block-rtl " "Found design unit 1: control_block-rtl" {  } { { "control_block.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/control_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835218 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_block " "Found entity 1: control_block" {  } { { "control_block.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/control_block.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_top-rtl " "Found design unit 1: processador_top-rtl" {  } { { "processador_top.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835220 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_top " "Found entity 1: processador_top" {  } { { "processador_top.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_top.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch1 " "Found design unit 1: register_16bit-arch1" {  } { { "register_16bit.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_16bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835221 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_16bit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch_1 " "Found design unit 1: ALU-arch_1" {  } { { "ALU.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/ALU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835223 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-rtl " "Found design unit 1: instruction_register-rtl" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/instruction_register.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835224 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/instruction_register.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-rtl " "Found design unit 1: program_counter-rtl" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/program_counter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835226 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/program_counter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch1 " "Found design unit 1: register_file-arch1" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835227 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x16-arch_1 " "Found design unit 1: demux1x16-arch_1" {  } { { "demux1x16.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/demux1x16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835228 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x16 " "Found entity 1: demux1x16" {  } { { "demux1x16.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/demux1x16.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16x1-arch_1 " "Found design unit 1: mux16x1-arch_1" {  } { { "mux16x1.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/mux16x1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835229 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16x1 " "Found entity 1: mux16x1" {  } { { "mux16x1.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/mux16x1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operational_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operational_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational_block-arch_1 " "Found design unit 1: operational_block-arch_1" {  } { { "operational_block.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/operational_block.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835231 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational_block " "Found entity 1: operational_block" {  } { { "operational_block.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/operational_block.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-RAM_Arch " "Found design unit 1: RAM-RAM_Arch" {  } { { "RAM.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/RAM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835233 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/RAM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memo-data_memo_Arch " "Found design unit 1: data_memo-data_memo_Arch" {  } { { "data_memo.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/data_memo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835234 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memo " "Found entity 1: data_memo" {  } { { "data_memo.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/data_memo.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-rtl " "Found design unit 1: instruction_memory-rtl" {  } { { "instruction_memory.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/instruction_memory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835236 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/instruction_memory.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4x16-rtl " "Found design unit 1: decoder4x16-rtl" {  } { { "decoder4x16.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/decoder4x16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835237 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder4x16 " "Found entity 1: decoder4x16" {  } { { "decoder4x16.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/decoder4x16.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-arch_1 " "Found design unit 1: mux3x1-arch_1" {  } { { "mux3x1.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/mux3x1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835239 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "mux3x1.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/mux3x1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225835239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225835239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_top " "Elaborating entity \"processador_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593225835288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unity control_unity:u_control_unity " "Elaborating entity \"control_unity\" for hierarchy \"control_unity:u_control_unity\"" {  } { { "processador_top.vhd" "u_control_unity" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_top.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter control_unity:u_control_unity\|program_counter:u_program_counter " "Elaborating entity \"program_counter\" for hierarchy \"control_unity:u_control_unity\|program_counter:u_program_counter\"" {  } { { "control_unity.vhd" "u_program_counter" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/control_unity.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register control_unity:u_control_unity\|instruction_register:u_instruction_register " "Elaborating entity \"instruction_register\" for hierarchy \"control_unity:u_control_unity\|instruction_register:u_instruction_register\"" {  } { { "control_unity.vhd" "u_instruction_register" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/control_unity.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_block control_unity:u_control_unity\|control_block:u_CONTROLE " "Elaborating entity \"control_block\" for hierarchy \"control_unity:u_control_unity\|control_block:u_CONTROLE\"" {  } { { "control_unity.vhd" "u_CONTROLE" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/control_unity.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835292 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RF_RP_zero control_block.vhd(115) " "VHDL Process Statement warning at control_block.vhd(115): signal \"i_RF_RP_zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/control_block.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593225835293 "|processador_top|control_unity:u_control_unity|control_block:u_CONTROLE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RP_LT_RQ control_block.vhd(128) " "VHDL Process Statement warning at control_block.vhd(128): signal \"i_RP_LT_RQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/control_block.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593225835293 "|processador_top|control_unity:u_control_unity|control_block:u_CONTROLE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RP_EQ_RQ control_block.vhd(130) " "VHDL Process Statement warning at control_block.vhd(130): signal \"i_RP_EQ_RQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/control_block.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593225835293 "|processador_top|control_unity:u_control_unity|control_block:u_CONTROLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memo data_memo:u_data_memo " "Elaborating entity \"data_memo\" for hierarchy \"data_memo:u_data_memo\"" {  } { { "processador_top.vhd" "u_data_memo" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_top.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM data_memo:u_data_memo\|RAM:u_RAM " "Elaborating entity \"RAM\" for hierarchy \"data_memo:u_data_memo\|RAM:u_RAM\"" {  } { { "data_memo.vhd" "u_RAM" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/data_memo.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operational_block operational_block:u_operational_block " "Elaborating entity \"operational_block\" for hierarchy \"operational_block:u_operational_block\"" {  } { { "processador_top.vhd" "u_operational_block" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_top.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1 operational_block:u_operational_block\|mux3x1:u_MUX " "Elaborating entity \"mux3x1\" for hierarchy \"operational_block:u_operational_block\|mux3x1:u_MUX\"" {  } { { "operational_block.vhd" "u_MUX" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/operational_block.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file operational_block:u_operational_block\|register_file:u_REGISTER_FILE " "Elaborating entity \"register_file\" for hierarchy \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\"" {  } { { "operational_block.vhd" "u_REGISTER_FILE" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/operational_block.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU operational_block:u_operational_block\|ALU:u_ALU " "Elaborating entity \"ALU\" for hierarchy \"operational_block:u_operational_block\|ALU:u_ALU\"" {  } { { "operational_block.vhd" "u_ALU" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/operational_block.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:u_instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:u_instruction_memory\"" {  } { { "processador_top.vhd" "u_instruction_memory" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_top.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_16bit instruction_memory:u_instruction_memory\|register_16bit:u_register_16bit " "Elaborating entity \"register_16bit\" for hierarchy \"instruction_memory:u_instruction_memory\|register_16bit:u_register_16bit\"" {  } { { "instruction_memory.vhd" "u_register_16bit" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/instruction_memory.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom instruction_memory:u_instruction_memory\|single_port_rom:u_single_port_rom " "Elaborating entity \"single_port_rom\" for hierarchy \"instruction_memory:u_instruction_memory\|single_port_rom:u_single_port_rom\"" {  } { { "instruction_memory.vhd" "u_single_port_rom" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/instruction_memory.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225835344 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memo:u_data_memo\|RAM:u_RAM\|ram " "RAM logic \"data_memo:u_data_memo\|RAM:u_RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhd" "ram" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/RAM.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1593225835697 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1593225835697 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[0\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[0\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[1\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[1\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[2\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[2\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[3\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[3\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[4\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[4\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[5\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[5\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[6\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[6\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[7\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[7\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[8\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[8\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[9\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[9\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[10\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[10\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[11\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[11\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[12\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[12\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[13\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[13\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[14\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[14\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[15\] " "Converted tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RQ_DATA\[15\]\" feeding internal logic into a wire" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1593225835699 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1593225835699 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instruction_memory:u_instruction_memory\|single_port_rom:u_single_port_rom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instruction_memory:u_instruction_memory\|single_port_rom:u_single_port_rom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1593225836650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1593225836650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1593225836650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1593225836650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1593225836650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1593225836650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1593225836650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1593225836650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1593225836650 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processador_top.ram0_single_port_rom_ee80a174.hdl.mif " "Parameter INIT_FILE set to db/processador_top.ram0_single_port_rom_ee80a174.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1593225836650 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1593225836650 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1593225836650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:u_instruction_memory\|single_port_rom:u_single_port_rom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"instruction_memory:u_instruction_memory\|single_port_rom:u_single_port_rom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225836699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:u_instruction_memory\|single_port_rom:u_single_port_rom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"instruction_memory:u_instruction_memory\|single_port_rom:u_single_port_rom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593225836699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593225836699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593225836699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593225836699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593225836699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593225836699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593225836699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593225836699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593225836699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processador_top.ram0_single_port_rom_ee80a174.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processador_top.ram0_single_port_rom_ee80a174.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593225836699 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593225836699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p1f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p1f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p1f1 " "Found entity 1: altsyncram_p1f1" {  } { { "db/altsyncram_p1f1.tdf" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/db/altsyncram_p1f1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225836754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225836754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225836800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225836800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593225836841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225836841 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1593225837234 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[0\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[0\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[1\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[1\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[2\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[2\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[3\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[3\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[4\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[4\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[5\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[5\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[6\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[6\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[7\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[7\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[8\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[8\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[9\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[9\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[10\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[10\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[11\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[11\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[12\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[12\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[13\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[13\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[14\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[14\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[15\] operational_block:u_operational_block\|Equal0 " "Converted the fan-out from the tri-state buffer \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\|o_RP_DATA\[15\]\" to the node \"operational_block:u_operational_block\|Equal0\" into an OR gate" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1593225837343 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1593225837343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1593225838638 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1593225839476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1593225839924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593225839924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6596 " "Implemented 6596 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1593225840327 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1593225840327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6450 " "Implemented 6450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1593225840327 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1593225840327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1593225840327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593225840367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 26 23:44:00 2020 " "Processing ended: Fri Jun 26 23:44:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593225840367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593225840367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593225840367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593225840367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593225885910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593225885915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 26 23:44:45 2020 " "Processing started: Fri Jun 26 23:44:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593225885915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1593225885915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp processador -c processador_top --netlist_type=sgate " "Command: quartus_npp processador -c processador_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1593225885915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1593225886090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593225886164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 26 23:44:46 2020 " "Processing ended: Fri Jun 26 23:44:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593225886164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593225886164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593225886164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1593225886164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593225895818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593225895822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 26 23:44:55 2020 " "Processing started: Fri Jun 26 23:44:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593225895822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1593225895822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp processador -c processador_top --netlist_type=sm_process " "Command: quartus_npp processador -c processador_top --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1593225895822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1593225895993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593225896057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 26 23:44:56 2020 " "Processing ended: Fri Jun 26 23:44:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593225896057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593225896057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593225896057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1593225896057 ""}
