<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_pwr.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_e870e4dac26de7990352b1cb7547818f.html">hal</a></li><li class="navelem"><a class="el" href="dir_ae62e3357f614e3cf01ac4a474f749da.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_71989d2b58c1cfc074c8431853356cf8.html">STM32H7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_131dfcce1b254e5e8548c702521e4e82.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32h7xx_hal_pwr.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h7xx__hal__pwr_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h7xx__hal_8h.html">stm32h7xx_hal.h</a>&quot;</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#ifdef HAL_PWR_MODULE_ENABLED</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#if !defined (DUAL_CORE)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define PVD_MODE_IT              (0x00010000U)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define PVD_MODE_EVT             (0x00020000U)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#endif </span><span class="comment">/* !defined (DUAL_CORE) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define PVD_RISING_EDGE          (0x00000001U)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define PVD_FALLING_EDGE         (0x00000002U)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define PVD_RISING_FALLING_EDGE  (0x00000003U)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group1.html#ga7edb99b94a46448c34f0301b0a077ff5">HAL_PWR_DeInit</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>{</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>}</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group1.html#ga3d07cef39bf294db4aed7e06e5dbf9af">HAL_PWR_EnableBkUpAccess</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>{</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <span class="comment">/* Enable access to RTC and backup registers */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>);</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>}</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group1.html#ga1513de5f2e4b72e094fb04bab786fec8">HAL_PWR_DisableBkUpAccess</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>{</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="comment">/* Disable access to RTC and backup registers */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>);</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>}</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#ga87e59191de350b0942847624ddbe6d9d">HAL_PWR_ConfigPVD</a> (<a class="code hl_struct" href="struct_p_w_r___p_v_d_type_def.html">PWR_PVDTypeDef</a> *sConfigPVD)</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>{</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <span class="comment">/* Check the PVD configuration parameter */</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <span class="keywordflow">if</span> (sConfigPVD == <a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  {</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  }</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a> (<a class="code hl_define" href="group___p_w_r___i_s___p_w_r___definitions.html#gabac4485a57abc97aad91eaa0b65ae927">IS_PWR_PVD_LEVEL</a> (sConfigPVD-&gt;<a class="code hl_variable" href="struct_p_w_r___p_v_d_type_def.html#abf0db5c2b84ba24ffeedab5cf06bad31">PVDLevel</a>));</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a> (<a class="code hl_define" href="group___p_w_r___i_s___p_w_r___definitions.html#ga8edfbbba20e58a9281408c23dc6ff7ef">IS_PWR_PVD_MODE</a> (sConfigPVD-&gt;<a class="code hl_variable" href="struct_p_w_r___p_v_d_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a>));</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <span class="comment">/* Set PLS[7:5] bits according to PVDLevel value */</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf8de82702acc1034f6061ed9d70ec67f">PWR_CR1_PLS</a>, sConfigPVD-&gt;<a class="code hl_variable" href="struct_p_w_r___p_v_d_type_def.html#abf0db5c2b84ba24ffeedab5cf06bad31">PVDLevel</a>);</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <span class="comment">/* Clear previous config */</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#if !defined (DUAL_CORE)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <a class="code hl_define" href="group___p_w_r___exported___macro.html#ga8bd379e960497722450c7cea474a7e7a">__HAL_PWR_PVD_EXTI_DISABLE_EVENT</a> ();</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <a class="code hl_define" href="group___p_w_r___exported___macro.html#gad240d7bf8f15191b068497b9aead1f1f">__HAL_PWR_PVD_EXTI_DISABLE_IT</a> ();</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#endif </span><span class="comment">/* !defined (DUAL_CORE) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  <a class="code hl_define" href="group___p_w_r___exported___macro.html#ga1ca8fd7f3286a176f6be540c75a004c6">__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE</a> ();</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  <a class="code hl_define" href="group___p_w_r___exported___macro.html#ga1ca57168205f8cd8d1014e6eb9465f2d">__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE</a> ();</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#if !defined (DUAL_CORE)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <span class="comment">/* Interrupt mode configuration */</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="keywordflow">if</span> ((sConfigPVD-&gt;<a class="code hl_variable" href="struct_p_w_r___p_v_d_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a> &amp; PVD_MODE_IT) == PVD_MODE_IT)</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  {</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    <a class="code hl_define" href="group___p_w_r___exported___macro.html#ga3180f039cf14ef78a64089f387f8f9c2">__HAL_PWR_PVD_EXTI_ENABLE_IT</a> ();</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  }</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <span class="comment">/* Event mode configuration */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="keywordflow">if</span> ((sConfigPVD-&gt;<a class="code hl_variable" href="struct_p_w_r___p_v_d_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a> &amp; PVD_MODE_EVT) == PVD_MODE_EVT)</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  {</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <a class="code hl_define" href="group___p_w_r___exported___macro.html#gae5ba5672fe8cb7c1686c7f2cc211b128">__HAL_PWR_PVD_EXTI_ENABLE_EVENT</a> ();</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  }</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#endif </span><span class="comment">/* !defined (DUAL_CORE) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="comment">/* Rising edge configuration */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  <span class="keywordflow">if</span> ((sConfigPVD-&gt;<a class="code hl_variable" href="struct_p_w_r___p_v_d_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a> &amp; PVD_RISING_EDGE) == PVD_RISING_EDGE)</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  {</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    <a class="code hl_define" href="group___p_w_r___exported___macro.html#ga7bef3f30c9fe267c99d5240fbf3f878c">__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</a> ();</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  }</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <span class="comment">/* Falling edge configuration */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <span class="keywordflow">if</span> ((sConfigPVD-&gt;<a class="code hl_variable" href="struct_p_w_r___p_v_d_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">Mode</a> &amp; PVD_FALLING_EDGE) == PVD_FALLING_EDGE)</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  {</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>    <a class="code hl_define" href="group___p_w_r___exported___macro.html#ga5b971478563a00e1ee1a9d8ca8054e08">__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</a> ();</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  }</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>}</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#ga729c254eac1847073d8a55621384107d">HAL_PWR_EnablePVD</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>{</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  <span class="comment">/* Enable the power voltage detector */</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac8d2a44a38ed8ca33fdf883344065bd2">PWR_CR1_PVDEN</a>);</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>}</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#ga3a843cc2fd1a1bb02c7f2dfa355bf9ec">HAL_PWR_DisablePVD</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>{</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="comment">/* Disable the power voltage detector */</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac8d2a44a38ed8ca33fdf883344065bd2">PWR_CR1_PVDEN</a>);</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>}</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#gab821ac9058a5feb78491bff15d9ae591">HAL_PWR_EnableWakeUpPin</a> (uint32_t WakeUpPinPolarity)</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>{</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a> (<a class="code hl_define" href="group___p_w_r_ex___i_s___p_w_r___definitions.html#gac6fcc59d6ff95b8feda1b228517f9c3f">IS_PWR_WAKEUP_PIN</a> (WakeUpPinPolarity));</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <span class="comment">/*</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">     Enable and Specify the Wake-Up pin polarity and the pull configuration</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">     for the event detection (rising or falling edge).</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">  */</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WKUPEPR, <a class="code hl_define" href="group___p_w_r___e_n_a_b_l_e___w_u_p___mask.html#ga8a0584fff1740c175eb201c2d92afe1a">PWR_EWUP_MASK</a>, WakeUpPinPolarity);</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>}</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#gab12ca816929e23e36f5ed8f4ccdb1472">HAL_PWR_DisableWakeUpPin</a> (uint32_t WakeUpPinx)</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>{</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a> (<a class="code hl_define" href="group___p_w_r_ex___i_s___p_w_r___definitions.html#gac6fcc59d6ff95b8feda1b228517f9c3f">IS_PWR_WAKEUP_PIN</a> (WakeUpPinx));</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <span class="comment">/* Disable the wake up pin selected */</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WKUPEPR, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga51971fa9a6969571e2a0279398f9ba3b">PWR_WKUPEPR_WKUPEN</a> &amp; WakeUpPinx));</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>}</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#ga5c84f4e046525c22d233c8a3443fab5f">HAL_PWR_EnterSLEEPMode</a> (uint32_t Regulator, uint8_t SLEEPEntry)</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>{</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a> (<a class="code hl_define" href="group___p_w_r___i_s___p_w_r___definitions.html#ga03c105070272141c0bab5f2b74469072">IS_PWR_REGULATOR</a> (Regulator));</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a> (<a class="code hl_define" href="group___p_w_r___i_s___p_w_r___definitions.html#ga9b36a9c213a77d36340788b2e7e277ff">IS_PWR_SLEEP_ENTRY</a> (SLEEPEntry));</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  <span class="comment">/* Clear SLEEPDEEP bit of Cortex System Control Register */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a> (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR, <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>);</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <span class="comment">/* Select SLEEP mode entry */</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <span class="keywordflow">if</span> (SLEEPEntry == <a class="code hl_define" href="group___p_w_r___s_l_e_e_p__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45">PWR_SLEEPENTRY_WFI</a>)</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  {</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    <span class="comment">/* Request Wait For Interrupt */</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">__WFI</a> ();</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  }</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  {</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>    <span class="comment">/* Request Wait For Event */</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaac6cc7dd4325d9cb40d3290fa5244b3d">__WFE</a> ();</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  }</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>}</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#gacfca5f1062274423e08317c0a5a225fa">HAL_PWR_EnterSTOPMode</a> (uint32_t Regulator, uint8_t STOPEntry)</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>{</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a> (<a class="code hl_define" href="group___p_w_r___i_s___p_w_r___definitions.html#ga03c105070272141c0bab5f2b74469072">IS_PWR_REGULATOR</a> (Regulator));</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a> (<a class="code hl_define" href="group___p_w_r___i_s___p_w_r___definitions.html#ga4a94eb1f400dec6e486fbc229cbea8a0">IS_PWR_STOP_ENTRY</a> (STOPEntry));</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  <span class="comment">/* Select the regulator state in STOP mode */</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a>, Regulator);</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  <span class="comment">/* Configure the PWR mode for the different Domains */</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#if defined (DUAL_CORE)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  <span class="comment">/* Check CPU ID */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="group___c_o_r_t_e_x___exported___functions___group2.html#ga45f6b3911259c42d3bf93d18259b4818">HAL_GetCurrentCPUID</a> () == <a class="code hl_define" href="group___c_o_r_t_e_x___c_p_u___identifier.html#gaa2b743173fe9c5c1350f8920afca34b8">CM7_CPUID</a>)</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  {</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>    <span class="comment">/* Keep DSTOP mode when Cortex-M7 enters DEEP-SLEEP */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>    <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPUCR, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga49eefe139ecdaf7012ae122292f9f2b2">PWR_CPUCR_PDDS_D1</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7939570e266aa5f257e8314f14154bb7">PWR_CPUCR_PDDS_D3</a>));</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  }</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  {</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>    <span class="comment">/* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>    <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPUCR, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1d847c56f1d197f0f0520b432a90ffb9">PWR_CPUCR_PDDS_D2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7939570e266aa5f257e8314f14154bb7">PWR_CPUCR_PDDS_D3</a>));</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  }</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#else </span><span class="comment">/* Single core devices */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <span class="comment">/* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPUCR, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga49eefe139ecdaf7012ae122292f9f2b2">PWR_CPUCR_PDDS_D1</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7939570e266aa5f257e8314f14154bb7">PWR_CPUCR_PDDS_D3</a>));</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#if defined (PWR_CPUCR_PDDS_D2)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <span class="comment">/* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPUCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1d847c56f1d197f0f0520b432a90ffb9">PWR_CPUCR_PDDS_D2</a>);</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_CPUCR_PDDS_D2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#endif </span><span class="comment">/* defined (DUAL_CORE) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <span class="comment">/* Set SLEEPDEEP bit of Cortex System Control Register */</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a> (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR, <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>);</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <span class="comment">/* Ensure that all instructions are done before entering STOP mode */</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a> ();</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a> ();</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <span class="comment">/* Select STOP mode entry */</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <span class="keywordflow">if</span> (STOPEntry == <a class="code hl_define" href="group___p_w_r___s_t_o_p__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b">PWR_STOPENTRY_WFI</a>)</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  {</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    <span class="comment">/* Request Wait For Interrupt */</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">__WFI</a> ();</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  }</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  {</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>    <span class="comment">/* Request Wait For Event */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaac6cc7dd4325d9cb40d3290fa5244b3d">__WFE</a> ();</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  }</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <span class="comment">/* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a> (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR, <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>);</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>}</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#ga40736f74c169077fcd08f34470559aa2">HAL_PWR_EnterSTANDBYMode</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>{</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="comment">/* Configure the PWR mode for the different Domains */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="preprocessor">#if defined (DUAL_CORE)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  <span class="comment">/* Check CPU ID */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="group___c_o_r_t_e_x___exported___functions___group2.html#ga45f6b3911259c42d3bf93d18259b4818">HAL_GetCurrentCPUID</a> () == <a class="code hl_define" href="group___c_o_r_t_e_x___c_p_u___identifier.html#gaa2b743173fe9c5c1350f8920afca34b8">CM7_CPUID</a>)</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  {</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    <span class="comment">/* Enter DSTANDBY mode when Cortex-M7 enters DEEP-SLEEP */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPUCR, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga49eefe139ecdaf7012ae122292f9f2b2">PWR_CPUCR_PDDS_D1</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7939570e266aa5f257e8314f14154bb7">PWR_CPUCR_PDDS_D3</a>));</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPU2CR, (PWR_CPU2CR_PDDS_D1 | PWR_CPU2CR_PDDS_D3));</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  }</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  {</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>    <span class="comment">/* Enter DSTANDBY mode when Cortex-M4 enters DEEP-SLEEP */</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPUCR, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1d847c56f1d197f0f0520b432a90ffb9">PWR_CPUCR_PDDS_D2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7939570e266aa5f257e8314f14154bb7">PWR_CPUCR_PDDS_D3</a>));</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPU2CR, (PWR_CPU2CR_PDDS_D2 | PWR_CPU2CR_PDDS_D3));</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  }</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#else </span><span class="comment">/* Single core devices */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  <span class="comment">/* Enter DSTANDBY mode when Cortex-M7 enters DEEP-SLEEP */</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPUCR, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga49eefe139ecdaf7012ae122292f9f2b2">PWR_CPUCR_PDDS_D1</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7939570e266aa5f257e8314f14154bb7">PWR_CPUCR_PDDS_D3</a>));</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">#if defined (PWR_CPUCR_PDDS_D2)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <span class="comment">/* Enter DSTANDBY mode when Cortex-M7 enters DEEP-SLEEP */</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a> (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPUCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1d847c56f1d197f0f0520b432a90ffb9">PWR_CPUCR_PDDS_D2</a>);</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">#endif </span><span class="comment">/* PWR_CPUCR_PDDS_D2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">#endif </span><span class="comment">/* defined (DUAL_CORE) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  <span class="comment">/* Set SLEEPDEEP bit of Cortex System Control Register */</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a> (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR, <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>);</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <span class="comment">/* Ensure that all instructions are done before entering STOP mode */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a> ();</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a> ();</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  <span class="comment">/* This option is used to ensure that store operations are completed */</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#if defined (__CC_ARM)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  __force_stores();</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__CC_ARM) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  <span class="comment">/* Request Wait For Interrupt */</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">__WFI</a> ();</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>}</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#ga85d0154c96068b286072a64fca4c7e6a">HAL_PWR_EnableSleepOnExit</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>{</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <span class="comment">/* Set SLEEPONEXIT bit of Cortex-Mx System Control Register */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a> (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR, <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</a>);</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>}</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#ga1da299e8186a3e08a694865bd41c3bb0">HAL_PWR_DisableSleepOnExit</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>{</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  <span class="comment">/* Clear SLEEPONEXIT bit of Cortex-Mx System Control Register */</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a> (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR, <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</a>);</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>}</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#ga6f33b1c8c8cc85129c68ac302a281033">HAL_PWR_EnableSEVOnPend</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>{</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <span class="comment">/* Set SEVONPEND bit of Cortex-Mx System Control Register */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a> (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR, <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</a>);</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>}</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#ga7811014def9b864dd490a63ada4bab68">HAL_PWR_DisableSEVOnPend</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>{</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <span class="comment">/* Clear SEVONPEND bit of Cortex System Control Register */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a> (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR, <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</a>);</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>}</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#gae3403237bde597d72b32f0434932a047">HAL_PWR_PVD_IRQHandler</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>{</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="preprocessor">#if defined (DUAL_CORE)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <span class="comment">/* Check Cortex-Mx ID */</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="group___c_o_r_t_e_x___exported___functions___group2.html#ga45f6b3911259c42d3bf93d18259b4818">HAL_GetCurrentCPUID</a> () == <a class="code hl_define" href="group___c_o_r_t_e_x___c_p_u___identifier.html#gaa2b743173fe9c5c1350f8920afca34b8">CM7_CPUID</a>)</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  {</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    <span class="comment">/* Check PWR EXTI D1 flag */</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___p_w_r___exported___macro.html#ga5e66fa75359b51066e0731ac1e5ae438">__HAL_PWR_PVD_EXTI_GET_FLAG</a> () != 0U)</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>    {</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>      <span class="comment">/* Clear PWR EXTI D1 pending bit */</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>      <a class="code hl_define" href="group___p_w_r___exported___macro.html#gac0fb2218bc050f5d8fdb1a3f28590352">__HAL_PWR_PVD_EXTI_CLEAR_FLAG</a> ();</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>      <span class="comment">/* PWR PVD interrupt user callback */</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>      <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#gaa4843b3eb7989f5b95e1218af4086940">HAL_PWR_PVDCallback</a> ();</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>    }</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  }</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  {</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>    <span class="comment">/* Check PWR EXTI D2 flag */</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>    <span class="keywordflow">if</span> (__HAL_PWR_PVD_EXTID2_GET_FLAG () != 0U)</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    {</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>      <span class="comment">/* Clear PWR EXTI D2 pending bit */</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>      __HAL_PWR_PVD_EXTID2_CLEAR_FLAG ();</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>      <span class="comment">/* PWR PVD interrupt user callback */</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>      <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#gaa4843b3eb7989f5b95e1218af4086940">HAL_PWR_PVDCallback</a> ();</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    }</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  }</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="preprocessor">#else </span><span class="comment">/* Single core devices */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  <span class="comment">/* PVD EXTI line interrupt detected */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___p_w_r___exported___macro.html#ga5e66fa75359b51066e0731ac1e5ae438">__HAL_PWR_PVD_EXTI_GET_FLAG</a> () != 0U)</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  {</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    <span class="comment">/* Clear PWR EXTI pending bit */</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>    <a class="code hl_define" href="group___p_w_r___exported___macro.html#gac0fb2218bc050f5d8fdb1a3f28590352">__HAL_PWR_PVD_EXTI_CLEAR_FLAG</a> ();</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    <span class="comment">/* PWR PVD interrupt user callback */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#gaa4843b3eb7989f5b95e1218af4086940">HAL_PWR_PVDCallback</a> ();</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  }</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">#endif </span><span class="comment">/* defined (DUAL_CORE) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>}</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>__weak <span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___exported___functions___group2.html#gaa4843b3eb7989f5b95e1218af4086940">HAL_PWR_PVDCallback</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>{</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">            the HAL_PWR_PVDCallback can be implemented in the user file</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">  */</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>}</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="preprocessor">#endif </span><span class="comment">/* HAL_PWR_MODULE_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00458">cmsis_armcc.h:458</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaac6cc7dd4325d9cb40d3290fa5244b3d"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaac6cc7dd4325d9cb40d3290fa5244b3d">__WFE</a></div><div class="ttdeci">#define __WFE</div><div class="ttdoc">Wait For Event.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00431">cmsis_armcc.h:431</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaad233022e850a009fc6f7602be1182f6"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00447">cmsis_armcc.h:447</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gad23bf2b78a9a4524157c9de0d30b7448"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">__WFI</a></div><div class="ttdeci">#define __WFI</div><div class="ttdoc">Wait For Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00423">cmsis_armcc.h:423</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga50a243e317b9a70781b02758d45b05ee"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</a></div><div class="ttdeci">#define SCB_SCR_SLEEPONEXIT_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l00651">core_armv81mml.h:651</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga77c06a69c63f4b3f6ec1032e911e18e7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a></div><div class="ttdeci">#define SCB_SCR_SLEEPDEEP_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l00648">core_armv81mml.h:648</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gafb98656644a14342e467505f69a997c9"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</a></div><div class="ttdeci">#define SCB_SCR_SEVONPEND_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l00642">core_armv81mml.h:642</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l02044">core_armv81mml.h:2044</a></div></div>
<div class="ttc" id="agroup___c_o_r_t_e_x___c_p_u___identifier_html_gaa2b743173fe9c5c1350f8920afca34b8"><div class="ttname"><a href="group___c_o_r_t_e_x___c_p_u___identifier.html#gaa2b743173fe9c5c1350f8920afca34b8">CM7_CPUID</a></div><div class="ttdeci">#define CM7_CPUID</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__cortex_8h_source.html#l00275">stm32h7xx_hal_cortex.h:275</a></div></div>
<div class="ttc" id="agroup___c_o_r_t_e_x___exported___functions___group2_html_ga45f6b3911259c42d3bf93d18259b4818"><div class="ttname"><a href="group___c_o_r_t_e_x___exported___functions___group2.html#ga45f6b3911259c42d3bf93d18259b4818">HAL_GetCurrentCPUID</a></div><div class="ttdeci">uint32_t HAL_GetCurrentCPUID(void)</div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00203">stm32h7xx.h:203</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00201">stm32h7xx.h:201</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00213">stm32h7xx.h:213</a></div></div>
<div class="ttc" id="agroup___p_w_r___e_n_a_b_l_e___w_u_p___mask_html_ga8a0584fff1740c175eb201c2d92afe1a"><div class="ttname"><a href="group___p_w_r___e_n_a_b_l_e___w_u_p___mask.html#ga8a0584fff1740c175eb201c2d92afe1a">PWR_EWUP_MASK</a></div><div class="ttdeci">#define PWR_EWUP_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00204">stm32h7xx_hal_pwr.h:204</a></div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group1_html_ga1513de5f2e4b72e094fb04bab786fec8"><div class="ttname"><a href="group___p_w_r___exported___functions___group1.html#ga1513de5f2e4b72e094fb04bab786fec8">HAL_PWR_DisableBkUpAccess</a></div><div class="ttdeci">void HAL_PWR_DisableBkUpAccess(void)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group1_html_ga3d07cef39bf294db4aed7e06e5dbf9af"><div class="ttname"><a href="group___p_w_r___exported___functions___group1.html#ga3d07cef39bf294db4aed7e06e5dbf9af">HAL_PWR_EnableBkUpAccess</a></div><div class="ttdeci">void HAL_PWR_EnableBkUpAccess(void)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group1_html_ga7edb99b94a46448c34f0301b0a077ff5"><div class="ttname"><a href="group___p_w_r___exported___functions___group1.html#ga7edb99b94a46448c34f0301b0a077ff5">HAL_PWR_DeInit</a></div><div class="ttdeci">void HAL_PWR_DeInit(void)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga1da299e8186a3e08a694865bd41c3bb0"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga1da299e8186a3e08a694865bd41c3bb0">HAL_PWR_DisableSleepOnExit</a></div><div class="ttdeci">void HAL_PWR_DisableSleepOnExit(void)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga3a843cc2fd1a1bb02c7f2dfa355bf9ec"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga3a843cc2fd1a1bb02c7f2dfa355bf9ec">HAL_PWR_DisablePVD</a></div><div class="ttdeci">void HAL_PWR_DisablePVD(void)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga40736f74c169077fcd08f34470559aa2"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga40736f74c169077fcd08f34470559aa2">HAL_PWR_EnterSTANDBYMode</a></div><div class="ttdeci">void HAL_PWR_EnterSTANDBYMode(void)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga5c84f4e046525c22d233c8a3443fab5f"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga5c84f4e046525c22d233c8a3443fab5f">HAL_PWR_EnterSLEEPMode</a></div><div class="ttdeci">void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga6f33b1c8c8cc85129c68ac302a281033"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga6f33b1c8c8cc85129c68ac302a281033">HAL_PWR_EnableSEVOnPend</a></div><div class="ttdeci">void HAL_PWR_EnableSEVOnPend(void)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga729c254eac1847073d8a55621384107d"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga729c254eac1847073d8a55621384107d">HAL_PWR_EnablePVD</a></div><div class="ttdeci">void HAL_PWR_EnablePVD(void)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga7811014def9b864dd490a63ada4bab68"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga7811014def9b864dd490a63ada4bab68">HAL_PWR_DisableSEVOnPend</a></div><div class="ttdeci">void HAL_PWR_DisableSEVOnPend(void)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga85d0154c96068b286072a64fca4c7e6a"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga85d0154c96068b286072a64fca4c7e6a">HAL_PWR_EnableSleepOnExit</a></div><div class="ttdeci">void HAL_PWR_EnableSleepOnExit(void)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga87e59191de350b0942847624ddbe6d9d"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga87e59191de350b0942847624ddbe6d9d">HAL_PWR_ConfigPVD</a></div><div class="ttdeci">void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_gaa4843b3eb7989f5b95e1218af4086940"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#gaa4843b3eb7989f5b95e1218af4086940">HAL_PWR_PVDCallback</a></div><div class="ttdeci">void HAL_PWR_PVDCallback(void)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_gab12ca816929e23e36f5ed8f4ccdb1472"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#gab12ca816929e23e36f5ed8f4ccdb1472">HAL_PWR_DisableWakeUpPin</a></div><div class="ttdeci">void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_gab821ac9058a5feb78491bff15d9ae591"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#gab821ac9058a5feb78491bff15d9ae591">HAL_PWR_EnableWakeUpPin</a></div><div class="ttdeci">void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_gacfca5f1062274423e08317c0a5a225fa"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#gacfca5f1062274423e08317c0a5a225fa">HAL_PWR_EnterSTOPMode</a></div><div class="ttdeci">void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_gae3403237bde597d72b32f0434932a047"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#gae3403237bde597d72b32f0434932a047">HAL_PWR_PVD_IRQHandler</a></div><div class="ttdeci">void HAL_PWR_PVD_IRQHandler(void)</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga1ca57168205f8cd8d1014e6eb9465f2d"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga1ca57168205f8cd8d1014e6eb9465f2d">__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE()</div><div class="ttdoc">Disable the PVD Falling Interrupt Trigger.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00613">stm32h7xx_hal_pwr.h:613</a></div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga1ca8fd7f3286a176f6be540c75a004c6"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga1ca8fd7f3286a176f6be540c75a004c6">__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE()</div><div class="ttdoc">Disable the PVD Rising Interrupt Trigger.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00601">stm32h7xx_hal_pwr.h:601</a></div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga3180f039cf14ef78a64089f387f8f9c2"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga3180f039cf14ef78a64089f387f8f9c2">__HAL_PWR_PVD_EXTI_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_ENABLE_IT()</div><div class="ttdoc">Enable the PVD EXTI Line 16.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00539">stm32h7xx_hal_pwr.h:539</a></div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga5b971478563a00e1ee1a9d8ca8054e08"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga5b971478563a00e1ee1a9d8ca8054e08">__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE()</div><div class="ttdoc">Enable the PVD Falling Interrupt Trigger.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00607">stm32h7xx_hal_pwr.h:607</a></div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga5e66fa75359b51066e0731ac1e5ae438"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga5e66fa75359b51066e0731ac1e5ae438">__HAL_PWR_PVD_EXTI_GET_FLAG</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_GET_FLAG()</div><div class="ttdoc">Check whether the specified PVD EXTI interrupt flag is set or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00639">stm32h7xx_hal_pwr.h:639</a></div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga7bef3f30c9fe267c99d5240fbf3f878c"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga7bef3f30c9fe267c99d5240fbf3f878c">__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE()</div><div class="ttdoc">Enable the PVD Rising Interrupt Trigger.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00595">stm32h7xx_hal_pwr.h:595</a></div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga8bd379e960497722450c7cea474a7e7a"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga8bd379e960497722450c7cea474a7e7a">__HAL_PWR_PVD_EXTI_DISABLE_EVENT</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT()</div><div class="ttdoc">Disable event on PVD EXTI Line 16.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00581">stm32h7xx_hal_pwr.h:581</a></div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_gac0fb2218bc050f5d8fdb1a3f28590352"><div class="ttname"><a href="group___p_w_r___exported___macro.html#gac0fb2218bc050f5d8fdb1a3f28590352">__HAL_PWR_PVD_EXTI_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG()</div><div class="ttdoc">Clear the PVD EXTI flag.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00653">stm32h7xx_hal_pwr.h:653</a></div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_gad240d7bf8f15191b068497b9aead1f1f"><div class="ttname"><a href="group___p_w_r___exported___macro.html#gad240d7bf8f15191b068497b9aead1f1f">__HAL_PWR_PVD_EXTI_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_DISABLE_IT()</div><div class="ttdoc">Disable the PVD EXTI Line 16.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00553">stm32h7xx_hal_pwr.h:553</a></div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_gae5ba5672fe8cb7c1686c7f2cc211b128"><div class="ttname"><a href="group___p_w_r___exported___macro.html#gae5ba5672fe8cb7c1686c7f2cc211b128">__HAL_PWR_PVD_EXTI_ENABLE_EVENT</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT()</div><div class="ttdoc">Enable event on PVD EXTI Line 16.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00567">stm32h7xx_hal_pwr.h:567</a></div></div>
<div class="ttc" id="agroup___p_w_r___i_s___p_w_r___definitions_html_ga03c105070272141c0bab5f2b74469072"><div class="ttname"><a href="group___p_w_r___i_s___p_w_r___definitions.html#ga03c105070272141c0bab5f2b74469072">IS_PWR_REGULATOR</a></div><div class="ttdeci">#define IS_PWR_REGULATOR(REGULATOR)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00773">stm32h7xx_hal_pwr.h:773</a></div></div>
<div class="ttc" id="agroup___p_w_r___i_s___p_w_r___definitions_html_ga4a94eb1f400dec6e486fbc229cbea8a0"><div class="ttname"><a href="group___p_w_r___i_s___p_w_r___definitions.html#ga4a94eb1f400dec6e486fbc229cbea8a0">IS_PWR_STOP_ENTRY</a></div><div class="ttdeci">#define IS_PWR_STOP_ENTRY(ENTRY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00781">stm32h7xx_hal_pwr.h:781</a></div></div>
<div class="ttc" id="agroup___p_w_r___i_s___p_w_r___definitions_html_ga8edfbbba20e58a9281408c23dc6ff7ef"><div class="ttname"><a href="group___p_w_r___i_s___p_w_r___definitions.html#ga8edfbbba20e58a9281408c23dc6ff7ef">IS_PWR_PVD_MODE</a></div><div class="ttdeci">#define IS_PWR_PVD_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00764">stm32h7xx_hal_pwr.h:764</a></div></div>
<div class="ttc" id="agroup___p_w_r___i_s___p_w_r___definitions_html_ga9b36a9c213a77d36340788b2e7e277ff"><div class="ttname"><a href="group___p_w_r___i_s___p_w_r___definitions.html#ga9b36a9c213a77d36340788b2e7e277ff">IS_PWR_SLEEP_ENTRY</a></div><div class="ttdeci">#define IS_PWR_SLEEP_ENTRY(ENTRY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00777">stm32h7xx_hal_pwr.h:777</a></div></div>
<div class="ttc" id="agroup___p_w_r___i_s___p_w_r___definitions_html_gabac4485a57abc97aad91eaa0b65ae927"><div class="ttname"><a href="group___p_w_r___i_s___p_w_r___definitions.html#gabac4485a57abc97aad91eaa0b65ae927">IS_PWR_PVD_LEVEL</a></div><div class="ttdeci">#define IS_PWR_PVD_LEVEL(LEVEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00754">stm32h7xx_hal_pwr.h:754</a></div></div>
<div class="ttc" id="agroup___p_w_r___s_l_e_e_p__mode__entry_html_ga4f0f99a3526c57efb3501b016639fa45"><div class="ttname"><a href="group___p_w_r___s_l_e_e_p__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45">PWR_SLEEPENTRY_WFI</a></div><div class="ttdeci">#define PWR_SLEEPENTRY_WFI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00119">stm32h7xx_hal_pwr.h:119</a></div></div>
<div class="ttc" id="agroup___p_w_r___s_t_o_p__mode__entry_html_ga3bdb1a9c9b421b73ab148d45eb90fa9b"><div class="ttname"><a href="group___p_w_r___s_t_o_p__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b">PWR_STOPENTRY_WFI</a></div><div class="ttdeci">#define PWR_STOPENTRY_WFI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00128">stm32h7xx_hal_pwr.h:128</a></div></div>
<div class="ttc" id="agroup___p_w_r_ex___i_s___p_w_r___definitions_html_gac6fcc59d6ff95b8feda1b228517f9c3f"><div class="ttname"><a href="group___p_w_r_ex___i_s___p_w_r___definitions.html#gac6fcc59d6ff95b8feda1b228517f9c3f">IS_PWR_WAKEUP_PIN</a></div><div class="ttdeci">#define IS_PWR_WAKEUP_PIN(PIN)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr__ex_8h_source.html#l00684">stm32h7xx_hal_pwr_ex.h:684</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga09950f76d292eb9d01f72dd825082f1b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a></div><div class="ttdeci">#define PWR_CR1_DBP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14028">stm32h743xx.h:14028</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1d847c56f1d197f0f0520b432a90ffb9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1d847c56f1d197f0f0520b432a90ffb9">PWR_CPUCR_PDDS_D2</a></div><div class="ttdeci">#define PWR_CPUCR_PDDS_D2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14167">stm32h743xx.h:14167</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga49eefe139ecdaf7012ae122292f9f2b2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga49eefe139ecdaf7012ae122292f9f2b2">PWR_CPUCR_PDDS_D1</a></div><div class="ttdeci">#define PWR_CPUCR_PDDS_D1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14170">stm32h743xx.h:14170</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga51971fa9a6969571e2a0279398f9ba3b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga51971fa9a6969571e2a0279398f9ba3b">PWR_WKUPEPR_WKUPEN</a></div><div class="ttdeci">#define PWR_WKUPEPR_WKUPEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14292">stm32h743xx.h:14292</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7939570e266aa5f257e8314f14154bb7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7939570e266aa5f257e8314f14154bb7">PWR_CPUCR_PDDS_D3</a></div><div class="ttdeci">#define PWR_CPUCR_PDDS_D3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14164">stm32h743xx.h:14164</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac8d2a44a38ed8ca33fdf883344065bd2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8d2a44a38ed8ca33fdf883344065bd2">PWR_CR1_PVDEN</a></div><div class="ttdeci">#define PWR_CR1_PVDEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14037">stm32h743xx.h:14037</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacc60f674740c4000a25b0e3e50ede47d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a></div><div class="ttdeci">#define PWR_CR1_LPDS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14042">stm32h743xx.h:14040</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf8de82702acc1034f6061ed9d70ec67f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf8de82702acc1034f6061ed9d70ec67f">PWR_CR1_PLS</a></div><div class="ttdeci">#define PWR_CR1_PLS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14031">stm32h743xx.h:14031</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02459">stm32h743xx.h:2459</a></div></div>
<div class="ttc" id="agroup___u_s_b___d_e_f___exported___defines_html_ga070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="usbd__def_8h_source.html#l00045">usbd_def.h:45</a></div></div>
<div class="ttc" id="astm32h7xx__hal_8h_html"><div class="ttname"><a href="stm32h7xx__hal_8h.html">stm32h7xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="astm32h7xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Uncomment the line below to expanse the &quot;assert_param&quot; macro in the HAL drivers code.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__conf_8h_source.html#l00503">stm32h7xx_hal_conf.h:503</a></div></div>
<div class="ttc" id="astruct_p_w_r___p_v_d_type_def_html"><div class="ttname"><a href="struct_p_w_r___p_v_d_type_def.html">PWR_PVDTypeDef</a></div><div class="ttdoc">PWR PVD configuration structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00048">stm32h7xx_hal_pwr.h:49</a></div></div>
<div class="ttc" id="astruct_p_w_r___p_v_d_type_def_html_a0ffc93ec511ed9cf1663f6939bd3e839"><div class="ttname"><a href="struct_p_w_r___p_v_d_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">PWR_PVDTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00055">stm32h7xx_hal_pwr.h:55</a></div></div>
<div class="ttc" id="astruct_p_w_r___p_v_d_type_def_html_abf0db5c2b84ba24ffeedab5cf06bad31"><div class="ttname"><a href="struct_p_w_r___p_v_d_type_def.html#abf0db5c2b84ba24ffeedab5cf06bad31">PWR_PVDTypeDef::PVDLevel</a></div><div class="ttdeci">uint32_t PVDLevel</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00050">stm32h7xx_hal_pwr.h:50</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
