#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 28 04:28:38 2019
# Process ID: 21100
# Current directory: C:/Users/a710128/Desktop/cpu/nw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17592 C:\Users\a710128\Desktop\cpu\nw\thinpad_top.xpr
# Log file: C:/Users/a710128/Desktop/cpu/nw/vivado.log
# Journal file: C:/Users/a710128/Desktop/cpu/nw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/a710128/Desktop/cpu/nw/thinpad_top.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.Coe_File {c:/Users/a710128/Desktop/cpu/nw/rom_src/rom.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
launch_simulation
source tb.tcl
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
set_property -dict [list CONFIG.Coe_File {c:/Users/a710128/Desktop/cpu/nw/rom_src/rom.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.Coe_File {c:/Users/a710128/Desktop/cpu/nw/rom_src/rom.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
relaunch_sim
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
reset_run synth_1
relaunch_sim
run 10 us
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
relaunch_sim
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
export_ip_user_files -of_objects  [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.sim/tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/a710128/Desktop/cpu/nw/thinpad_top.sim/tb_behav.wcfg
relaunch_sim
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
save_wave_config {C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sim_1/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sim_1/tb_behav.wcfg
set_property xsim.view {C:/Users/a710128/Desktop/cpu/nw/thinpad_top.sim/tb_behav.wcfg C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sim_1/tb_behav.wcfg} [get_filesets sim_1]
close_sim
set_property -dict [list CONFIG.Coe_File {c:/Users/a710128/Desktop/cpu/nw/rom_src/rom.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
catch { [ delete_ip_run [get_ips -all blk_mem_gen_0] ] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sim_1/tb_behav.wcfg
source tb.tcl
update_compile_order -fileset sources_1
run 10 us
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
run all
run all
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
run all
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
relaunch_sim
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run all
save_wave_config {C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sim_1/tb_behav.wcfg}
relaunch_sim
relaunch_sim
run 10 us
relaunch_sim
run all
run all
set_property -dict [list CONFIG.Coe_File {c:/Users/a710128/Desktop/cpu/nw/rom_src/rom.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run all
reset_run impl_1
set_property -dict [list CONFIG.Coe_File {c:/Users/a710128/Desktop/cpu/nw/rom_src/rom.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {c:/Users/a710128/Desktop/cpu/nw/rom_src/rom.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {c:/Users/a710128/Desktop/cpu/nw/rom_src/rom.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run all
relaunch_sim
run 10 us
run all
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run all
reset_run impl_1
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run all
save_wave_config {C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sim_1/tb_behav.wcfg}
set_property -dict [list CONFIG.Coe_File {c:/Users/a710128/Desktop/cpu/nw/rom_src/rom.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
catch { [ delete_ip_run [get_ips -all blk_mem_gen_0] ] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sim_1/tb_behav.wcfg
source tb.tcl
run 10 us
launch_simulation -mode post-synthesis -type timing
relaunch_sim
run all
save_wave_config {C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sim_1/tb_behav.wcfg}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.Coe_File {c:/Users/a710128/Desktop/cpu/nw/rom_src/rom.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
relaunch_sim
run all
relaunch_sim
run all
reset_run synth_1
set_property -dict [list CONFIG.Coe_File {c:/Users/a710128/Desktop/cpu/nw/rom_src/rom.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
relaunch_sim
run all
relaunch_sim
run all
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
relaunch_sim
relaunch_sim
run all
relaunch_sim
run 10 us
restart
run 10 us
relaunch_sim
run 10 us
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
reset_run synth_1
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
run all
run all
run all
relaunch_sim
run all
relaunch_sim
run all
run all
run all
run all
run all
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run all
run all
run all
run all
run all
run all
save_wave_config {C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sim_1/tb_behav.wcfg}
run all
relaunch_sim
relaunch_sim
run 10 us
relaunch_sim
run 10 us
relaunch_sim
relaunch_sim
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
relaunch_sim
run all
run all
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
