<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\proj_gowin\special20k\impl\gwsynthesis\special20k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\proj_gowin\special20k\src\tang20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\proj_gowin\special20k\src\special20k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue May  6 16:32:58 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9093</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6132</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>98</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1396</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>22</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27mhz </td>
</tr>
<tr>
<td>2</td>
<td>clkU12mhz</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>clkU12mhz </td>
</tr>
<tr>
<td>3</td>
<td>clkU32mhz</td>
<td>Base</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td></td>
<td></td>
<td>clkU32mhz </td>
</tr>
<tr>
<td>4</td>
<td>clkB27mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27mhz_d </td>
</tr>
<tr>
<td>5</td>
<td>cpu_div[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cpu_div_3_s0/Q </td>
</tr>
<tr>
<td>6</td>
<td>clkU_sound</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sndclkd/clkd_s0/Q </td>
</tr>
<tr>
<td>7</td>
<td>CSD</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CSD_s1/F </td>
</tr>
<tr>
<td>8</td>
<td>CSC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CSC_s1/F </td>
</tr>
<tr>
<td>9</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>10</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>11</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>12</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>13</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>14</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>4.004</td>
<td>0.000</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>15</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.016</td>
<td>62.438
<td>0.000</td>
<td>8.008</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>16</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.024</td>
<td>41.625
<td>0.000</td>
<td>12.012</td>
<td>clk27mhz_ibuf/O</td>
<td>clkB27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>17</td>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>div5/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clkU12mhz</td>
<td>12.000(MHz)</td>
<td>42.554(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clkU32mhz</td>
<td>32.000(MHz)</td>
<td>119.119(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clkB27mhz</td>
<td>27.000(MHz)</td>
<td>110.960(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cpu_div[3]</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">47.671(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clkU_sound</td>
<td>100.000(MHz)</td>
<td>438.249(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>371.250(MHz)</td>
<td style="color: #FF0000;" class = "error">353.341(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>124.875(MHz)</td>
<td>177.870(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>div5/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>102.090(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27mhz!</h4>
<h4>No timing paths to get frequency of CSD!</h4>
<h4>No timing paths to get frequency of CSC!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU12mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU12mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU32mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU32mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkB27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkB27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_div[3]</td>
<td>Setup</td>
<td>-245.836</td>
<td>82</td>
</tr>
<tr>
<td>cpu_div[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU_sound</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkU_sound</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSD</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSD</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSC</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSC</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-1.455</td>
<td>12</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-15.601</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/Z_5_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>16.422</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-15.200</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/Z_0_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>16.021</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-15.200</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/Z_6_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>16.021</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-15.128</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/Z_2_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-15.128</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/Z_4_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-15.034</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/Z_7_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.855</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-14.951</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/Z_1_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.773</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-14.951</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/Z_3_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.773</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-14.781</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/A_6_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.603</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-14.446</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/A_4_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.267</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-14.353</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/W_7_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-14.319</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/A_1_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.141</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-14.264</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/A_2_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.086</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-14.256</td>
<td>VRAM_inst/dpx9b_inst_0/DOA[6]</td>
<td>cpuA/Z_2_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.078</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-14.237</td>
<td>VRAM_inst/dpx9b_inst_0/DOA[6]</td>
<td>cpuA/Z_1_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-14.217</td>
<td>VRAM_inst/dpx9b_inst_0/DOA[6]</td>
<td>cpuA/M8_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.039</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-14.210</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/W_5_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.032</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-14.210</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/W_2_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.031</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-14.203</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/A_3_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>15.025</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-14.128</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/Z_3_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>14.949</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-14.080</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/M7_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>14.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-14.065</td>
<td>VRAM_inst/dpx9b_inst_0/DOA[6]</td>
<td>cpuA/read_rp_s0/D</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>14.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-14.036</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/W_0_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>14.857</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-14.036</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/W_1_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>14.857</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-14.027</td>
<td>VRAM_inst/dpx9b_inst_1/DOA[1]</td>
<td>cpuA/W_4_s0/CE</td>
<td>clkU32mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>1.250</td>
<td>0.359</td>
<td>14.848</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.885</td>
<td>sndclkd/n132_s0/I2</td>
<td>sndclkd/clkd_s0/D</td>
<td>clkU_sound:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-2.207</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.988</td>
<td>n32_s0/I3</td>
<td>cpu_div_3_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-1.309</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.351</td>
<td>cpuA/odata_0_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_0_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.174</td>
<td>0.867</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.348</td>
<td>cpuA/odata_6_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_6_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.174</td>
<td>0.871</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.337</td>
<td>cpuA/odata_1_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_1_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.174</td>
<td>0.881</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.291</td>
<td>beep_s0/Q</td>
<td>fifosndl[0]_13_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.807</td>
<td>0.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.256</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.586</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.248</td>
<td>cpuA/odata_4_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_4_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.174</td>
<td>0.971</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.236</td>
<td>cpuA/odata_3_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_3_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.174</td>
<td>0.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.229</td>
<td>cpuA/odata_2_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_2_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.174</td>
<td>0.989</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.207</td>
<td>cpuA/odata_5_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_5_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.174</td>
<td>1.012</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.202</td>
<td>cpuA/odata_7_s1/Q</td>
<td>uart_tx_inst/tx_data_latch_7_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-1.174</td>
<td>1.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.172</td>
<td>beep_s0/Q</td>
<td>fifosndr[0]_13_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.807</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.152</td>
<td>beep_s0/Q</td>
<td>fifosndl[0]_12_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.807</td>
<td>0.701</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.105</td>
<td>kbdPS_inst/Func_1_s0/Q</td>
<td>cpu_nRESET_s4/D</td>
<td>clkU32mhz:[R]</td>
<td>clkB27mhz:[R]</td>
<td>-0.001</td>
<td>-0.898</td>
<td>0.838</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.094</td>
<td>beep_s0/Q</td>
<td>fifosndr[0]_12_s0/D</td>
<td>cpu_div[3]:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.807</td>
<td>0.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.081</td>
<td>cpuA/odata_5_s1/Q</td>
<td>ROMRAM/sp_inst_2/DI[1]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.275</td>
<td>0.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.077</td>
<td>cpuA/addr_10_s0/Q</td>
<td>ROMRAM/sp_inst_3/AD[11]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.275</td>
<td>0.351</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.076</td>
<td>cpuA/addr_0_s0/Q</td>
<td>low_mem_inst/sp_inst_9/AD[0]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.275</td>
<td>0.352</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.076</td>
<td>cpuA/addr_13_s0/Q</td>
<td>low_mem_inst/sp_inst_11/AD[13]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.275</td>
<td>0.353</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.034</td>
<td>beep_s0/Q</td>
<td>fifosndl[0]_15_s1/RESET</td>
<td>cpu_div[3]:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.807</td>
<td>0.820</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.021</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.821</td>
</tr>
<tr>
<td>23</td>
<td>0.018</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_9_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_2_G[17]_s0/D</td>
<td>clkU_sound:[R]</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
<td>-0.004</td>
<td>-0.795</td>
<td>0.859</td>
</tr>
<tr>
<td>24</td>
<td>0.028</td>
<td>cpuA/addr_5_s0/Q</td>
<td>ROMRAM/sp_inst_3/AD[6]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.275</td>
<td>0.456</td>
</tr>
<tr>
<td>25</td>
<td>0.039</td>
<td>cpuA/addr_12_s0/Q</td>
<td>low_mem_inst/sp_inst_11/AD[12]</td>
<td>cpu_div[3]:[R]</td>
<td>clkU32mhz:[R]</td>
<td>0.000</td>
<td>-0.275</td>
<td>0.467</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/odata_0_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/odata_2_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/odata_5_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/odata_6_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/odata_7_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/odata_1_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/odata_3_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/odata_4_s1/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/wr_n_s0/PRESET</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/M17_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/rd__s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/jmp_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/halt_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/save_alu_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/save_a_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/save_r_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/save_rp_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/incdec_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/addr_0_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/addr_1_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/addr_2_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/addr_3_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/addr_4_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/addr_5_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.399</td>
<td>cpu_nRESET_s4/Q</td>
<td>cpuA/addr_6_s0/CLEAR</td>
<td>clkB27mhz:[R]</td>
<td>cpu_div[3]:[R]</td>
<td>0.001</td>
<td>1.799</td>
<td>3.532</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.800</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Halt_FF_s5/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.811</td>
</tr>
<tr>
<td>2</td>
<td>0.800</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/F_2_s1/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.811</td>
</tr>
<tr>
<td>3</td>
<td>0.800</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/IORQ_n_i_s1/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.811</td>
</tr>
<tr>
<td>4</td>
<td>0.800</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/WR_n_i_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.811</td>
</tr>
<tr>
<td>5</td>
<td>0.805</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/Req_Inhibit_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.816</td>
</tr>
<tr>
<td>6</td>
<td>0.805</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/IntCycle_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.816</td>
</tr>
<tr>
<td>7</td>
<td>0.805</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/TState_2_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.816</td>
</tr>
<tr>
<td>8</td>
<td>0.805</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/TState_1_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.816</td>
</tr>
<tr>
<td>9</td>
<td>0.805</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/TState_0_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.816</td>
</tr>
<tr>
<td>10</td>
<td>0.805</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/IntE_FF2_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.816</td>
</tr>
<tr>
<td>11</td>
<td>0.805</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/M1_n_s1/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.816</td>
</tr>
<tr>
<td>12</td>
<td>0.805</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/IntE_FF1_s1/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.816</td>
</tr>
<tr>
<td>13</td>
<td>0.834</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/PreserveC_r_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.845</td>
</tr>
<tr>
<td>14</td>
<td>0.922</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Auto_Wait_t1_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.933</td>
</tr>
<tr>
<td>15</td>
<td>0.958</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/FChanged_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.969</td>
</tr>
<tr>
<td>16</td>
<td>0.958</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/XY_State_1_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.969</td>
</tr>
<tr>
<td>17</td>
<td>0.958</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/XY_State_0_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.969</td>
</tr>
<tr>
<td>18</td>
<td>0.958</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Fp_2_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.969</td>
</tr>
<tr>
<td>19</td>
<td>0.958</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Z16_r_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.969</td>
</tr>
<tr>
<td>20</td>
<td>0.958</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/ALU_Op_r_1_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.969</td>
</tr>
<tr>
<td>21</td>
<td>0.958</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/ALU_Op_r_0_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.969</td>
</tr>
<tr>
<td>22</td>
<td>0.958</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/Save_ALU_r_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.969</td>
</tr>
<tr>
<td>23</td>
<td>0.958</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/RFSH_n_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.969</td>
</tr>
<tr>
<td>24</td>
<td>0.958</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/MCycle_1_s0/CLEAR</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.969</td>
</tr>
<tr>
<td>25</td>
<td>0.958</td>
<td>snd/cpu/Reset_s_s0/Q</td>
<td>snd/cpu/u0/MCycle_0_s0/PRESET</td>
<td>clkU12mhz:[R]</td>
<td>clkU12mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.969</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/cdiv_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/clkd_s0</td>
</tr>
<tr>
<td>3</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_15_s0</td>
</tr>
<tr>
<td>4</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/sdiff_14_s0</td>
</tr>
<tr>
<td>5</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/cdiv_2_s1</td>
</tr>
<tr>
<td>6</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>cpuclkd/cdiv_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/cdiv_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/clkd_s0</td>
</tr>
<tr>
<td>9</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/cdiv_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>-0.416</td>
<td>0.584</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clks/cdiv_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.149</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[2][B]</td>
<td>cpuA/Z_7_s12/I1</td>
</tr>
<tr>
<td>233.666</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[2][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s12/F</td>
</tr>
<tr>
<td>234.855</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>cpuA/n3322_s3/I3</td>
</tr>
<tr>
<td>235.410</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s3/F</td>
</tr>
<tr>
<td>236.515</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>cpuA/n3322_s2/I0</td>
</tr>
<tr>
<td>236.977</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3322_s2/F</td>
</tr>
<tr>
<td>236.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" font-weight:bold;">cpuA/Z_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>cpuA/Z_5_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_5_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>cpuA/Z_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.638, 34.332%; route: 8.524, 51.906%; tC2Q: 2.260, 13.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.149</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[2][B]</td>
<td>cpuA/Z_7_s12/I1</td>
</tr>
<tr>
<td>233.666</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[2][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s12/F</td>
</tr>
<tr>
<td>234.855</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.425</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.576</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" font-weight:bold;">cpuA/Z_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td>cpuA/Z_0_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_0_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C41[1][B]</td>
<td>cpuA/Z_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.191, 32.401%; route: 8.570, 53.492%; tC2Q: 2.260, 14.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.149</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[2][B]</td>
<td>cpuA/Z_7_s12/I1</td>
</tr>
<tr>
<td>233.666</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[2][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s12/F</td>
</tr>
<tr>
<td>234.855</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.425</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.576</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" font-weight:bold;">cpuA/Z_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>cpuA/Z_6_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_6_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>cpuA/Z_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.191, 32.401%; route: 8.570, 53.492%; tC2Q: 2.260, 14.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.149</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[2][B]</td>
<td>cpuA/Z_7_s12/I1</td>
</tr>
<tr>
<td>233.666</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[2][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s12/F</td>
</tr>
<tr>
<td>234.855</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.425</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.505</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" font-weight:bold;">cpuA/Z_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>cpuA/Z_2_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_2_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>cpuA/Z_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.191, 32.546%; route: 8.499, 53.285%; tC2Q: 2.260, 14.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.149</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[2][B]</td>
<td>cpuA/Z_7_s12/I1</td>
</tr>
<tr>
<td>233.666</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[2][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s12/F</td>
</tr>
<tr>
<td>234.855</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.425</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.505</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td style=" font-weight:bold;">cpuA/Z_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>cpuA/Z_4_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_4_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[2][B]</td>
<td>cpuA/Z_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.191, 32.546%; route: 8.499, 53.285%; tC2Q: 2.260, 14.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.149</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[2][B]</td>
<td>cpuA/Z_7_s12/I1</td>
</tr>
<tr>
<td>233.666</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[2][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s12/F</td>
</tr>
<tr>
<td>234.855</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.425</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.410</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" font-weight:bold;">cpuA/Z_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>cpuA/Z_7_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_7_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>cpuA/Z_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.191, 32.740%; route: 8.404, 53.007%; tC2Q: 2.260, 14.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.149</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[2][B]</td>
<td>cpuA/Z_7_s12/I1</td>
</tr>
<tr>
<td>233.666</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[2][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s12/F</td>
</tr>
<tr>
<td>234.855</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.425</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.328</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" font-weight:bold;">cpuA/Z_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>cpuA/Z_1_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_1_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>cpuA/Z_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.191, 32.911%; route: 8.322, 52.761%; tC2Q: 2.260, 14.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.149</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[2][B]</td>
<td>cpuA/Z_7_s12/I1</td>
</tr>
<tr>
<td>233.666</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C42[2][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s12/F</td>
</tr>
<tr>
<td>234.855</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td>cpuA/Z_7_s8/I0</td>
</tr>
<tr>
<td>235.425</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">cpuA/Z_7_s8/F</td>
</tr>
<tr>
<td>236.328</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td style=" font-weight:bold;">cpuA/Z_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>cpuA/Z_3_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_3_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>cpuA/Z_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.191, 32.911%; route: 8.322, 52.761%; tC2Q: 2.260, 14.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>236.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.143</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>cpuA/n3384_s12/I3</td>
</tr>
<tr>
<td>233.660</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3384_s12/F</td>
</tr>
<tr>
<td>234.376</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>cpuA/n3385_s4/I1</td>
</tr>
<tr>
<td>234.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s4/F</td>
</tr>
<tr>
<td>235.587</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>cpuA/n3385_s3/I1</td>
</tr>
<tr>
<td>236.157</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3385_s3/F</td>
</tr>
<tr>
<td>236.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td style=" font-weight:bold;">cpuA/A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>cpuA/A_6_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_6_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>cpuA/A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.746, 36.827%; route: 7.597, 48.688%; tC2Q: 2.260, 14.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.143</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>cpuA/n3384_s12/I3</td>
</tr>
<tr>
<td>233.660</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3384_s12/F</td>
</tr>
<tr>
<td>234.596</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td>cpuA/n3387_s4/I1</td>
</tr>
<tr>
<td>235.113</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3387_s4/F</td>
</tr>
<tr>
<td>235.360</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>cpuA/n3387_s3/I1</td>
</tr>
<tr>
<td>235.822</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3387_s3/F</td>
</tr>
<tr>
<td>235.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" font-weight:bold;">cpuA/A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>cpuA/A_4_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_4_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>cpuA/A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.600, 36.680%; route: 7.407, 48.518%; tC2Q: 2.260, 14.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.464</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>cpuA/n1277_s14/I0</td>
</tr>
<tr>
<td>232.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s14/F</td>
</tr>
<tr>
<td>233.347</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>cpuA/n1277_s12/I2</td>
</tr>
<tr>
<td>233.809</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s12/F</td>
</tr>
<tr>
<td>233.986</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>cpuA/W_7_s6/I0</td>
</tr>
<tr>
<td>234.357</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.361</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>cpuA/W_7_s5/I1</td>
</tr>
<tr>
<td>234.823</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C43[1][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s5/F</td>
</tr>
<tr>
<td>235.729</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td style=" font-weight:bold;">cpuA/W_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>cpuA/W_7_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_7_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>cpuA/W_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.335, 35.159%; route: 7.579, 49.948%; tC2Q: 2.260, 14.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.143</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>cpuA/n3384_s12/I3</td>
</tr>
<tr>
<td>233.660</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3384_s12/F</td>
</tr>
<tr>
<td>234.596</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>cpuA/n3390_s4/I1</td>
</tr>
<tr>
<td>235.145</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n3390_s4/F</td>
</tr>
<tr>
<td>235.146</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>cpuA/n3390_s3/I1</td>
</tr>
<tr>
<td>235.695</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3390_s3/F</td>
</tr>
<tr>
<td>235.695</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" font-weight:bold;">cpuA/A_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>cpuA/A_1_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_1_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>cpuA/A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.719, 37.773%; route: 7.162, 47.301%; tC2Q: 2.260, 14.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.143</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>cpuA/n3384_s12/I3</td>
</tr>
<tr>
<td>233.660</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3384_s12/F</td>
</tr>
<tr>
<td>234.376</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>cpuA/n3389_s4/I1</td>
</tr>
<tr>
<td>234.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3389_s4/F</td>
</tr>
<tr>
<td>235.178</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>cpuA/n3389_s3/I1</td>
</tr>
<tr>
<td>235.641</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3389_s3/F</td>
</tr>
<tr>
<td>235.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" font-weight:bold;">cpuA/A_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>cpuA/A_2_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_2_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>cpuA/A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.638, 37.373%; route: 7.188, 47.646%; tC2Q: 2.260, 14.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[0]</td>
<td>VRAM_inst/dpx9b_inst_0/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_0/DOA[6]</td>
</tr>
<tr>
<td>225.068</td>
<td>2.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][B]</td>
<td>VRAM_inst/mux_inst_42/I0</td>
</tr>
<tr>
<td>225.521</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_42/O</td>
</tr>
<tr>
<td>225.691</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[3][A]</td>
<td>VRAM_inst/mux_inst_46/I0</td>
</tr>
<tr>
<td>226.246</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C46[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_46/O</td>
</tr>
<tr>
<td>226.251</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[2][B]</td>
<td>VRAM_inst/mux_inst_48/I0</td>
</tr>
<tr>
<td>226.704</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C46[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>227.538</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>cpuA/n838_s32/I0</td>
</tr>
<tr>
<td>227.991</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s32/F</td>
</tr>
<tr>
<td>228.630</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td>cpuA/n838_s21/I2</td>
</tr>
<tr>
<td>229.147</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s21/F</td>
</tr>
<tr>
<td>229.787</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpuA/n838_s14/I3</td>
</tr>
<tr>
<td>230.158</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s14/F</td>
</tr>
<tr>
<td>230.571</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>cpuA/n838_s10/I0</td>
</tr>
<tr>
<td>231.024</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s10/F</td>
</tr>
<tr>
<td>231.817</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][A]</td>
<td>cpuA/n838_s6/I3</td>
</tr>
<tr>
<td>232.334</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R13C42[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s6/F</td>
</tr>
<tr>
<td>233.537</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>cpuA/n838_s4/I1</td>
</tr>
<tr>
<td>233.908</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C43[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s4/F</td>
</tr>
<tr>
<td>234.407</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>cpuA/n1279_s12/I2</td>
</tr>
<tr>
<td>234.860</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n1279_s12/F</td>
</tr>
<tr>
<td>235.261</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>cpuA/n1279_s11/I1</td>
</tr>
<tr>
<td>235.632</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1279_s11/F</td>
</tr>
<tr>
<td>235.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" font-weight:bold;">cpuA/Z_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>cpuA/Z_2_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_2_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>cpuA/Z_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.967, 32.943%; route: 7.851, 52.068%; tC2Q: 2.260, 14.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[0]</td>
<td>VRAM_inst/dpx9b_inst_0/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_0/DOA[6]</td>
</tr>
<tr>
<td>225.068</td>
<td>2.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][B]</td>
<td>VRAM_inst/mux_inst_42/I0</td>
</tr>
<tr>
<td>225.521</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_42/O</td>
</tr>
<tr>
<td>225.691</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[3][A]</td>
<td>VRAM_inst/mux_inst_46/I0</td>
</tr>
<tr>
<td>226.246</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C46[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_46/O</td>
</tr>
<tr>
<td>226.251</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[2][B]</td>
<td>VRAM_inst/mux_inst_48/I0</td>
</tr>
<tr>
<td>226.704</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C46[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>227.538</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>cpuA/n838_s32/I0</td>
</tr>
<tr>
<td>227.991</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s32/F</td>
</tr>
<tr>
<td>228.630</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td>cpuA/n838_s21/I2</td>
</tr>
<tr>
<td>229.147</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s21/F</td>
</tr>
<tr>
<td>229.787</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpuA/n838_s14/I3</td>
</tr>
<tr>
<td>230.158</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s14/F</td>
</tr>
<tr>
<td>230.571</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>cpuA/n838_s10/I0</td>
</tr>
<tr>
<td>231.024</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s10/F</td>
</tr>
<tr>
<td>231.817</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][A]</td>
<td>cpuA/n838_s6/I3</td>
</tr>
<tr>
<td>232.334</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R13C42[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s6/F</td>
</tr>
<tr>
<td>233.537</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>cpuA/n838_s4/I1</td>
</tr>
<tr>
<td>233.908</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C43[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s4/F</td>
</tr>
<tr>
<td>234.407</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>cpuA/n1279_s12/I2</td>
</tr>
<tr>
<td>234.869</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n1279_s12/F</td>
</tr>
<tr>
<td>235.043</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>cpuA/n1280_s11/I3</td>
</tr>
<tr>
<td>235.613</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1280_s11/F</td>
</tr>
<tr>
<td>235.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" font-weight:bold;">cpuA/Z_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>cpuA/Z_1_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_1_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>cpuA/Z_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.175, 34.367%; route: 7.623, 50.625%; tC2Q: 2.260, 15.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[0]</td>
<td>VRAM_inst/dpx9b_inst_0/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_0/DOA[6]</td>
</tr>
<tr>
<td>225.068</td>
<td>2.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][B]</td>
<td>VRAM_inst/mux_inst_42/I0</td>
</tr>
<tr>
<td>225.521</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_42/O</td>
</tr>
<tr>
<td>225.691</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[3][A]</td>
<td>VRAM_inst/mux_inst_46/I0</td>
</tr>
<tr>
<td>226.246</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C46[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_46/O</td>
</tr>
<tr>
<td>226.251</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[2][B]</td>
<td>VRAM_inst/mux_inst_48/I0</td>
</tr>
<tr>
<td>226.704</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C46[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>227.538</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>cpuA/n838_s32/I0</td>
</tr>
<tr>
<td>227.991</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s32/F</td>
</tr>
<tr>
<td>228.630</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td>cpuA/n838_s21/I2</td>
</tr>
<tr>
<td>229.147</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s21/F</td>
</tr>
<tr>
<td>229.787</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpuA/n838_s14/I3</td>
</tr>
<tr>
<td>230.158</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s14/F</td>
</tr>
<tr>
<td>230.571</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>cpuA/n838_s10/I0</td>
</tr>
<tr>
<td>231.024</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s10/F</td>
</tr>
<tr>
<td>231.817</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>cpuA/n914_s7/I1</td>
</tr>
<tr>
<td>232.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n914_s7/F</td>
</tr>
<tr>
<td>233.061</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][B]</td>
<td>cpuA/n914_s5/I3</td>
</tr>
<tr>
<td>233.616</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C41[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n914_s5/F</td>
</tr>
<tr>
<td>234.110</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>cpuA/n3395_s3/I2</td>
</tr>
<tr>
<td>234.627</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s3/F</td>
</tr>
<tr>
<td>235.044</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>cpuA/n3395_s1/I3</td>
</tr>
<tr>
<td>235.593</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s1/F</td>
</tr>
<tr>
<td>235.593</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" font-weight:bold;">cpuA/M8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>cpuA/M8_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M8_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>cpuA/M8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.431, 36.114%; route: 7.348, 48.858%; tC2Q: 2.260, 15.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.464</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>cpuA/n1277_s14/I0</td>
</tr>
<tr>
<td>232.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s14/F</td>
</tr>
<tr>
<td>233.347</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>cpuA/n1277_s12/I2</td>
</tr>
<tr>
<td>233.809</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s12/F</td>
</tr>
<tr>
<td>233.986</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>cpuA/W_7_s6/I0</td>
</tr>
<tr>
<td>234.357</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.361</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>cpuA/W_7_s5/I1</td>
</tr>
<tr>
<td>234.823</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C43[1][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s5/F</td>
</tr>
<tr>
<td>235.586</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td style=" font-weight:bold;">cpuA/W_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>cpuA/W_5_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_5_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>cpuA/W_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.335, 35.492%; route: 7.437, 49.474%; tC2Q: 2.260, 15.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.464</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>cpuA/n1277_s14/I0</td>
</tr>
<tr>
<td>232.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s14/F</td>
</tr>
<tr>
<td>233.347</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>cpuA/n1277_s12/I2</td>
</tr>
<tr>
<td>233.809</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s12/F</td>
</tr>
<tr>
<td>233.986</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>cpuA/W_7_s6/I0</td>
</tr>
<tr>
<td>234.357</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.361</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>cpuA/W_7_s5/I1</td>
</tr>
<tr>
<td>234.823</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C43[1][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s5/F</td>
</tr>
<tr>
<td>235.586</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">cpuA/W_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>cpuA/W_2_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_2_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>cpuA/W_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.335, 35.493%; route: 7.436, 49.472%; tC2Q: 2.260, 15.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.204</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>cpuA/n3395_s5/I1</td>
</tr>
<tr>
<td>232.721</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n3395_s5/F</td>
</tr>
<tr>
<td>233.143</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>cpuA/n3384_s12/I3</td>
</tr>
<tr>
<td>233.660</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n3384_s12/F</td>
</tr>
<tr>
<td>234.438</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td>cpuA/n3388_s4/I1</td>
</tr>
<tr>
<td>235.008</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n3388_s4/F</td>
</tr>
<tr>
<td>235.010</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>cpuA/n3388_s3/I0</td>
</tr>
<tr>
<td>235.580</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n3388_s3/F</td>
</tr>
<tr>
<td>235.580</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">cpuA/A_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>cpuA/A_3_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/A_3_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>cpuA/A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.761, 38.343%; route: 7.004, 46.615%; tC2Q: 2.260, 15.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/Z_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.464</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>cpuA/n1277_s14/I0</td>
</tr>
<tr>
<td>232.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s14/F</td>
</tr>
<tr>
<td>233.347</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>cpuA/n1277_s12/I2</td>
</tr>
<tr>
<td>233.800</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s12/F</td>
</tr>
<tr>
<td>235.133</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>cpuA/n1278_s11/I2</td>
</tr>
<tr>
<td>235.504</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1278_s11/F</td>
</tr>
<tr>
<td>235.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td style=" font-weight:bold;">cpuA/Z_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>cpuA/Z_3_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/Z_3_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>cpuA/Z_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.864, 32.537%; route: 7.825, 52.345%; tC2Q: 2.260, 15.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.274</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[3][B]</td>
<td>cpuA/n921_s8/I0</td>
</tr>
<tr>
<td>232.844</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C42[3][B]</td>
<td style=" background: #97FFFF;">cpuA/n921_s8/F</td>
</tr>
<tr>
<td>232.848</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>cpuA/M7_s5/I2</td>
</tr>
<tr>
<td>233.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C42[0][B]</td>
<td style=" background: #97FFFF;">cpuA/M7_s5/F</td>
</tr>
<tr>
<td>234.107</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td>cpuA/M7_s4/I0</td>
</tr>
<tr>
<td>234.656</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">cpuA/M7_s4/F</td>
</tr>
<tr>
<td>235.456</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" font-weight:bold;">cpuA/M7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>cpuA/M7_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M7_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>cpuA/M7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.223, 35.052%; route: 7.418, 49.782%; tC2Q: 2.260, 15.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/read_rp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[0]</td>
<td>VRAM_inst/dpx9b_inst_0/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_0/DOA[6]</td>
</tr>
<tr>
<td>225.068</td>
<td>2.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][B]</td>
<td>VRAM_inst/mux_inst_42/I0</td>
</tr>
<tr>
<td>225.521</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_42/O</td>
</tr>
<tr>
<td>225.691</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[3][A]</td>
<td>VRAM_inst/mux_inst_46/I0</td>
</tr>
<tr>
<td>226.246</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C46[3][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_46/O</td>
</tr>
<tr>
<td>226.251</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[2][B]</td>
<td>VRAM_inst/mux_inst_48/I0</td>
</tr>
<tr>
<td>226.704</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C46[2][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_48/O</td>
</tr>
<tr>
<td>227.538</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>cpuA/n838_s32/I0</td>
</tr>
<tr>
<td>227.991</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n838_s32/F</td>
</tr>
<tr>
<td>228.630</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td>cpuA/n838_s21/I2</td>
</tr>
<tr>
<td>229.147</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s21/F</td>
</tr>
<tr>
<td>229.787</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpuA/n838_s14/I3</td>
</tr>
<tr>
<td>230.158</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s14/F</td>
</tr>
<tr>
<td>230.571</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>cpuA/n838_s10/I0</td>
</tr>
<tr>
<td>231.024</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n838_s10/F</td>
</tr>
<tr>
<td>231.817</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>cpuA/n914_s7/I1</td>
</tr>
<tr>
<td>232.372</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n914_s7/F</td>
</tr>
<tr>
<td>232.812</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td>cpuA/n886_s7/I1</td>
</tr>
<tr>
<td>233.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">cpuA/n886_s7/F</td>
</tr>
<tr>
<td>234.026</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td>cpuA/n967_s3/I2</td>
</tr>
<tr>
<td>234.479</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[3][A]</td>
<td style=" background: #97FFFF;">cpuA/n967_s3/F</td>
</tr>
<tr>
<td>234.893</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>cpuA/n967_s0/I2</td>
</tr>
<tr>
<td>235.441</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td style=" background: #97FFFF;">cpuA/n967_s0/F</td>
</tr>
<tr>
<td>235.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td style=" font-weight:bold;">cpuA/read_rp_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>cpuA/read_rp_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/read_rp_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>cpuA/read_rp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.329, 35.797%; route: 7.298, 49.022%; tC2Q: 2.260, 15.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.464</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>cpuA/n1277_s14/I0</td>
</tr>
<tr>
<td>232.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s14/F</td>
</tr>
<tr>
<td>233.347</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>cpuA/n1277_s12/I2</td>
</tr>
<tr>
<td>233.809</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s12/F</td>
</tr>
<tr>
<td>233.986</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>cpuA/W_7_s6/I0</td>
</tr>
<tr>
<td>234.357</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.361</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>cpuA/W_7_s5/I1</td>
</tr>
<tr>
<td>234.823</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C43[1][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s5/F</td>
</tr>
<tr>
<td>235.412</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">cpuA/W_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>cpuA/W_0_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_0_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>cpuA/W_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.335, 35.909%; route: 7.262, 48.879%; tC2Q: 2.260, 15.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.464</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>cpuA/n1277_s14/I0</td>
</tr>
<tr>
<td>232.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s14/F</td>
</tr>
<tr>
<td>233.347</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>cpuA/n1277_s12/I2</td>
</tr>
<tr>
<td>233.809</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s12/F</td>
</tr>
<tr>
<td>233.986</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>cpuA/W_7_s6/I0</td>
</tr>
<tr>
<td>234.357</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.361</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>cpuA/W_7_s5/I1</td>
</tr>
<tr>
<td>234.823</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C43[1][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s5/F</td>
</tr>
<tr>
<td>235.412</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td style=" font-weight:bold;">cpuA/W_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>cpuA/W_1_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_1_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C37[2][A]</td>
<td>cpuA/W_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.335, 35.909%; route: 7.262, 48.879%; tC2Q: 2.260, 15.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>235.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>221.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>VRAM_inst/dpx9b_inst_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/W_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>218.750</td>
<td>218.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>218.750</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>220.555</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R10[0]</td>
<td>VRAM_inst/dpx9b_inst_1/CLKA</td>
</tr>
<tr>
<td>222.815</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">VRAM_inst/dpx9b_inst_1/DOA[1]</td>
</tr>
<tr>
<td>225.047</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>VRAM_inst/mux_inst_7/I1</td>
</tr>
<tr>
<td>225.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_7/O</td>
</tr>
<tr>
<td>225.812</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>VRAM_inst/mux_inst_11/I0</td>
</tr>
<tr>
<td>226.329</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_11/O</td>
</tr>
<tr>
<td>226.333</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>VRAM_inst/mux_inst_13/I0</td>
</tr>
<tr>
<td>226.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" background: #97FFFF;">VRAM_inst/mux_inst_13/O</td>
</tr>
<tr>
<td>227.495</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td>i_cpu_data_1_s11/I0</td>
</tr>
<tr>
<td>227.866</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s11/F</td>
</tr>
<tr>
<td>228.522</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>i_cpu_data_1_s6/I1</td>
</tr>
<tr>
<td>229.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s6/F</td>
</tr>
<tr>
<td>229.324</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>i_cpu_data_1_s1/I2</td>
</tr>
<tr>
<td>229.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s1/F</td>
</tr>
<tr>
<td>230.404</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>i_cpu_data_1_s0/I0</td>
</tr>
<tr>
<td>230.959</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">i_cpu_data_1_s0/F</td>
</tr>
<tr>
<td>232.464</td>
<td>1.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>cpuA/n1277_s14/I0</td>
</tr>
<tr>
<td>232.917</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C42[1][B]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s14/F</td>
</tr>
<tr>
<td>233.347</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>cpuA/n1277_s12/I2</td>
</tr>
<tr>
<td>233.809</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">cpuA/n1277_s12/F</td>
</tr>
<tr>
<td>233.986</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>cpuA/W_7_s6/I0</td>
</tr>
<tr>
<td>234.357</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s6/F</td>
</tr>
<tr>
<td>234.361</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>cpuA/W_7_s5/I1</td>
</tr>
<tr>
<td>234.823</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C43[1][A]</td>
<td style=" background: #97FFFF;">cpuA/W_7_s5/F</td>
</tr>
<tr>
<td>235.403</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">cpuA/W_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>220.000</td>
<td>220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>221.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>cpuA/W_4_s0/CLK</td>
</tr>
<tr>
<td>221.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/W_4_s0</td>
</tr>
<tr>
<td>221.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>cpuA/W_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.335, 35.931%; route: 7.253, 48.849%; tC2Q: 2.260, 15.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>sndclkd/n132_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sndclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">sndclkd/n132_s0/I2</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">sndclkd/n132_s0/F</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">sndclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.206</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1002.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sndclkd/clkd_s0</td>
</tr>
<tr>
<td>1002.252</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.207</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.207, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.355</td>
</tr>
<tr>
<td class="label">From</td>
<td>n32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_div_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>250.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[1][B]</td>
<td style=" font-weight:bold;">n32_s0/I3</td>
</tr>
<tr>
<td>250.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C43[1][B]</td>
<td style=" background: #97FFFF;">n32_s0/F</td>
</tr>
<tr>
<td>250.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[1][B]</td>
<td style=" font-weight:bold;">cpu_div_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.309</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/CLK</td>
</tr>
<tr>
<td>251.344</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_div_3_s0</td>
</tr>
<tr>
<td>251.355</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>cpuA/odata_0_s1/CLK</td>
</tr>
<tr>
<td>1001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R15C36[0][B]</td>
<td style=" font-weight:bold;">cpuA/odata_0_s1/Q</td>
</tr>
<tr>
<td>1001.901</td>
<td>0.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.206</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>uart_tx_inst/tx_data_latch_0_s0/CLK</td>
</tr>
<tr>
<td>1002.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td>1002.252</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.665, 76.709%; tC2Q: 0.202, 23.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.207, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>cpuA/odata_6_s1/CLK</td>
</tr>
<tr>
<td>1001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R13C36[0][B]</td>
<td style=" font-weight:bold;">cpuA/odata_6_s1/Q</td>
</tr>
<tr>
<td>1001.904</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.206</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>uart_tx_inst/tx_data_latch_6_s0/CLK</td>
</tr>
<tr>
<td>1002.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td>1002.252</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 76.802%; tC2Q: 0.202, 23.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.207, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td>cpuA/odata_1_s1/CLK</td>
</tr>
<tr>
<td>1001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R13C47[1][B]</td>
<td style=" font-weight:bold;">cpuA/odata_1_s1/Q</td>
</tr>
<tr>
<td>1001.915</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.206</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>uart_tx_inst/tx_data_latch_1_s0/CLK</td>
</tr>
<tr>
<td>1002.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
<tr>
<td>1002.252</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.679, 77.077%; tC2Q: 0.202, 22.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.207, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>beep_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifosndl[0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>4001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td>beep_s0/CLK</td>
</tr>
<tr>
<td>4001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C44[1][A]</td>
<td style=" font-weight:bold;">beep_s0/Q</td>
</tr>
<tr>
<td>4001.364</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>n950_s4/I2</td>
</tr>
<tr>
<td>4001.596</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" background: #97FFFF;">n950_s4/F</td>
</tr>
<tr>
<td>4001.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" font-weight:bold;">fifosndl[0]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>fifosndl[0]_13_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifosndl[0]_13_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>fifosndl[0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.807</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.232%; route: 0.129, 22.867%; tC2Q: 0.202, 35.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C36[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>4001.248</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C36[0][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>4001.631</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C35[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>cpuA/odata_4_s1/CLK</td>
</tr>
<tr>
<td>1001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R11C46[2][B]</td>
<td style=" font-weight:bold;">cpuA/odata_4_s1/Q</td>
</tr>
<tr>
<td>1002.004</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.206</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>uart_tx_inst/tx_data_latch_4_s0/CLK</td>
</tr>
<tr>
<td>1002.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td>1002.252</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.769, 79.186%; tC2Q: 0.202, 20.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.207, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>cpuA/odata_3_s1/CLK</td>
</tr>
<tr>
<td>1001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_3_s1/Q</td>
</tr>
<tr>
<td>1002.016</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.206</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>uart_tx_inst/tx_data_latch_3_s0/CLK</td>
</tr>
<tr>
<td>1002.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
<tr>
<td>1002.252</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 79.430%; tC2Q: 0.202, 20.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.207, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>cpuA/odata_2_s1/CLK</td>
</tr>
<tr>
<td>1001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R15C46[0][B]</td>
<td style=" font-weight:bold;">cpuA/odata_2_s1/Q</td>
</tr>
<tr>
<td>1002.023</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.206</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td>uart_tx_inst/tx_data_latch_2_s0/CLK</td>
</tr>
<tr>
<td>1002.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td>1002.252</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[0][A]</td>
<td>uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.787, 79.581%; tC2Q: 0.202, 20.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.207, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>cpuA/odata_5_s1/CLK</td>
</tr>
<tr>
<td>1001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">cpuA/odata_5_s1/Q</td>
</tr>
<tr>
<td>1002.045</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.206</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>uart_tx_inst/tx_data_latch_5_s0/CLK</td>
</tr>
<tr>
<td>1002.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
<tr>
<td>1002.252</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 80.034%; tC2Q: 0.202, 19.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.207, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>cpuA/odata_7_s1/CLK</td>
</tr>
<tr>
<td>1001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">cpuA/odata_7_s1/Q</td>
</tr>
<tr>
<td>1002.050</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_data_latch_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.206</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>uart_tx_inst/tx_data_latch_7_s0/CLK</td>
</tr>
<tr>
<td>1002.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
<tr>
<td>1002.252</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 80.124%; tC2Q: 0.202, 19.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.207, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>beep_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifosndr[0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>4001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td>beep_s0/CLK</td>
</tr>
<tr>
<td>4001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C44[1][A]</td>
<td style=" font-weight:bold;">beep_s0/Q</td>
</tr>
<tr>
<td>4001.483</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>n956_s4/I2</td>
</tr>
<tr>
<td>4001.715</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" background: #97FFFF;">n956_s4/F</td>
</tr>
<tr>
<td>4001.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" font-weight:bold;">fifosndr[0]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>fifosndr[0]_13_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifosndr[0]_13_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>fifosndr[0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.807</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 34.034%; route: 0.248, 36.333%; tC2Q: 0.202, 29.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>beep_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifosndl[0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>4001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td>beep_s0/CLK</td>
</tr>
<tr>
<td>4001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C44[1][A]</td>
<td style=" font-weight:bold;">beep_s0/Q</td>
</tr>
<tr>
<td>4001.502</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>n951_s5/I2</td>
</tr>
<tr>
<td>4001.734</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" background: #97FFFF;">n951_s5/F</td>
</tr>
<tr>
<td>4001.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">fifosndl[0]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>fifosndl[0]_12_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifosndl[0]_12_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>fifosndl[0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.807</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.096%; route: 0.267, 38.088%; tC2Q: 0.202, 28.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>kbdPS_inst/Func_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1001.309</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][A]</td>
<td>kbdPS_inst/Func_1_s0/CLK</td>
</tr>
<tr>
<td>1001.511</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][A]</td>
<td style=" font-weight:bold;">kbdPS_inst/Func_1_s0/Q</td>
</tr>
<tr>
<td>1001.783</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>n12_s4/I2</td>
</tr>
<tr>
<td>1002.147</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n12_s4/F</td>
</tr>
<tr>
<td>1002.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1002.206</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1002.241</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td>1002.252</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 43.412%; route: 0.272, 32.497%; tC2Q: 0.202, 24.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.207, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>beep_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifosndr[0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>4001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td>beep_s0/CLK</td>
</tr>
<tr>
<td>4001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C44[1][A]</td>
<td style=" font-weight:bold;">beep_s0/Q</td>
</tr>
<tr>
<td>4001.502</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>n957_s4/I2</td>
</tr>
<tr>
<td>4001.792</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" background: #97FFFF;">n957_s4/F</td>
</tr>
<tr>
<td>4001.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td style=" font-weight:bold;">fifosndr[0]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>fifosndr[0]_12_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifosndr[0]_12_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>fifosndr[0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.807</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 38.208%; route: 0.267, 35.178%; tC2Q: 0.202, 26.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/odata_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROMRAM/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>cpuA/odata_5_s1/CLK</td>
</tr>
<tr>
<td>251.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">cpuA/odata_5_s1/Q</td>
</tr>
<tr>
<td>251.512</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">ROMRAM/sp_inst_2/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.309</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>ROMRAM/sp_inst_2/CLK</td>
</tr>
<tr>
<td>251.344</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ROMRAM/sp_inst_2</td>
</tr>
<tr>
<td>251.593</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>ROMRAM/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.760%; tC2Q: 0.202, 42.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROMRAM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>cpuA/addr_10_s0/CLK</td>
</tr>
<tr>
<td>251.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_10_s0/Q</td>
</tr>
<tr>
<td>251.385</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">ROMRAM/sp_inst_3/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.309</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>ROMRAM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>251.344</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ROMRAM/sp_inst_3</td>
</tr>
<tr>
<td>251.462</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>ROMRAM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.149, 42.487%; tC2Q: 0.202, 57.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>cpuA/addr_0_s0/CLK</td>
</tr>
<tr>
<td>251.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R11C42[2][A]</td>
<td style=" font-weight:bold;">cpuA/addr_0_s0/Q</td>
</tr>
<tr>
<td>251.386</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_9/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.309</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>low_mem_inst/sp_inst_9/CLK</td>
</tr>
<tr>
<td>251.344</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
<tr>
<td>251.462</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>low_mem_inst/sp_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 42.686%; tC2Q: 0.202, 57.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][B]</td>
<td>cpuA/addr_13_s0/CLK</td>
</tr>
<tr>
<td>251.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R11C45[0][B]</td>
<td style=" font-weight:bold;">cpuA/addr_13_s0/Q</td>
</tr>
<tr>
<td>251.386</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_11/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.309</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>low_mem_inst/sp_inst_11/CLK</td>
</tr>
<tr>
<td>251.344</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_11</td>
</tr>
<tr>
<td>251.462</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>low_mem_inst/sp_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 42.695%; tC2Q: 0.202, 57.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>beep_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifosndl[0]_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>4001.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td>beep_s0/CLK</td>
</tr>
<tr>
<td>4001.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C44[1][A]</td>
<td style=" font-weight:bold;">beep_s0/Q</td>
</tr>
<tr>
<td>4001.364</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[3][A]</td>
<td>fifosndl[0]_15_s4/I3</td>
</tr>
<tr>
<td>4001.599</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C42[3][A]</td>
<td style=" background: #97FFFF;">fifosndl[0]_15_s4/F</td>
</tr>
<tr>
<td>4001.853</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" font-weight:bold;">fifosndl[0]_15_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>fifosndl[0]_15_s1/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifosndl[0]_15_s1</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>fifosndl[0]_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.807</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.663%; route: 0.383, 46.699%; tC2Q: 0.202, 24.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C39[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>4001.866</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C38[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C38[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_synchronizer_chain_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.620, 75.513%; tC2Q: 0.201, 24.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_2_G[17]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU_sound:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU_sound</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>41</td>
<td>R9C11[0][B]</td>
<td>sndclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>4001.046</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_9_s0/CLK</td>
</tr>
<tr>
<td>4001.247</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C39[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer[0]_9_s0/Q</td>
</tr>
<tr>
<td>4001.368</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_9_s1/I0</td>
</tr>
<tr>
<td>4001.658</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C40[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_mux[0]_9_s1/F</td>
</tr>
<tr>
<td>4001.905</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C40[0][B]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_2_G[17]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4000.325</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>730</td>
<td>BOTTOMSIDE[0]</td>
<td>div5/CLKOUT</td>
</tr>
<tr>
<td>4001.836</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_2_G[17]_s0/CLK</td>
</tr>
<tr>
<td>4001.871</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_2_G[17]_s0</td>
</tr>
<tr>
<td>4001.882</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C40[0][B]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_buffer_audio_sample_word_buffer_RAMREG_2_G[17]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.046, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 33.763%; route: 0.368, 42.835%; tC2Q: 0.201, 23.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ROMRAM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>cpuA/addr_5_s0/CLK</td>
</tr>
<tr>
<td>251.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R11C38[0][B]</td>
<td style=" font-weight:bold;">cpuA/addr_5_s0/Q</td>
</tr>
<tr>
<td>251.490</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">ROMRAM/sp_inst_3/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.309</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>ROMRAM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>251.344</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ROMRAM/sp_inst_3</td>
</tr>
<tr>
<td>251.462</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>ROMRAM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.710%; tC2Q: 0.202, 44.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuA/addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>low_mem_inst/sp_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU32mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>251.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>cpuA/addr_12_s0/CLK</td>
</tr>
<tr>
<td>251.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">cpuA/addr_12_s0/Q</td>
</tr>
<tr>
<td>251.501</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">low_mem_inst/sp_inst_11/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU32mhz</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>R8C7[0][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>251.309</td>
<td>1.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>low_mem_inst/sp_inst_11/CLK</td>
</tr>
<tr>
<td>251.344</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>low_mem_inst/sp_inst_11</td>
</tr>
<tr>
<td>251.462</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>low_mem_inst/sp_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.766%; tC2Q: 0.202, 43.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" font-weight:bold;">cpuA/odata_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>cpuA/odata_0_s1/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_0_s1</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>cpuA/odata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" font-weight:bold;">cpuA/odata_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>cpuA/odata_2_s1/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_2_s1</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>cpuA/odata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">cpuA/odata_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>cpuA/odata_5_s1/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_5_s1</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>cpuA/odata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" font-weight:bold;">cpuA/odata_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>cpuA/odata_6_s1/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_6_s1</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>cpuA/odata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">cpuA/odata_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>cpuA/odata_7_s1/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_7_s1</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>cpuA/odata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" font-weight:bold;">cpuA/odata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td>cpuA/odata_1_s1/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_1_s1</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[1][B]</td>
<td>cpuA/odata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">cpuA/odata_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>cpuA/odata_3_s1/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_3_s1</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>cpuA/odata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/odata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td style=" font-weight:bold;">cpuA/odata_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>cpuA/odata_4_s1/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/odata_4_s1</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>cpuA/odata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/wr_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" font-weight:bold;">cpuA/wr_n_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>cpuA/wr_n_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/wr_n_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[1][B]</td>
<td>cpuA/wr_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/M17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" font-weight:bold;">cpuA/M17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>cpuA/M17_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/M17_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>cpuA/M17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/rd__s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[2][A]</td>
<td style=" font-weight:bold;">cpuA/rd__s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[2][A]</td>
<td>cpuA/rd__s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/rd__s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[2][A]</td>
<td>cpuA/rd__s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/jmp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" font-weight:bold;">cpuA/jmp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>cpuA/jmp_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/jmp_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>cpuA/jmp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/halt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td style=" font-weight:bold;">cpuA/halt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>cpuA/halt_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/halt_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>cpuA/halt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_alu_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td style=" font-weight:bold;">cpuA/save_alu_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td>cpuA/save_alu_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_alu_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C43[1][B]</td>
<td>cpuA/save_alu_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_a_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td style=" font-weight:bold;">cpuA/save_a_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>cpuA/save_a_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_a_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>cpuA/save_a_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">cpuA/save_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>cpuA/save_r_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_r_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>cpuA/save_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/save_rp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">cpuA/save_rp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>cpuA/save_rp_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/save_rp_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>cpuA/save_rp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/incdec_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" font-weight:bold;">cpuA/incdec_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>cpuA/incdec_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/incdec_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>cpuA/incdec_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" font-weight:bold;">cpuA/addr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>cpuA/addr_0_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_0_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>cpuA/addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td style=" font-weight:bold;">cpuA/addr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>cpuA/addr_1_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_1_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>cpuA/addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>cpuA/addr_2_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_2_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>cpuA/addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[2][B]</td>
<td style=" font-weight:bold;">cpuA/addr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][B]</td>
<td>cpuA/addr_3_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_3_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C46[2][B]</td>
<td>cpuA/addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td style=" font-weight:bold;">cpuA/addr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>cpuA/addr_4_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_4_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>cpuA/addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td style=" font-weight:bold;">cpuA/addr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>cpuA/addr_5_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_5_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>cpuA/addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_nRESET_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuA/addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkB27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_div[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkB27mhz</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>IOL7[A]</td>
<td>clk27mhz_ibuf/O</td>
</tr>
<tr>
<td>1003.244</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>cpu_nRESET_s4/CLK</td>
</tr>
<tr>
<td>1003.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">cpu_nRESET_s4/Q</td>
</tr>
<tr>
<td>1004.621</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>1005.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>216</td>
<td>R27C44[1][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>1006.776</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" font-weight:bold;">cpuA/addr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_div[3]</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>246</td>
<td>R32C43[1][B]</td>
<td>cpu_div_3_s0/Q</td>
</tr>
<tr>
<td>1001.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td>cpuA/addr_6_s0/CLK</td>
</tr>
<tr>
<td>1001.411</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuA/addr_6_s0</td>
</tr>
<tr>
<td>1001.376</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C48[0][B]</td>
<td>cpuA/addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.799</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.715%; route: 2.745, 77.717%; tC2Q: 0.232, 6.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Halt_FF_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.893</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Halt_FF_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][B]</td>
<td>snd/cpu/u0/Halt_FF_s5/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C12[0][B]</td>
<td>snd/cpu/u0/Halt_FF_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.609, 75.091%; tC2Q: 0.202, 24.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/F_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.893</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/F_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[0][A]</td>
<td>snd/cpu/u0/F_2_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C10[0][A]</td>
<td>snd/cpu/u0/F_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.609, 75.091%; tC2Q: 0.202, 24.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/IORQ_n_i_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.893</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/IORQ_n_i_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[0][A]</td>
<td>snd/cpu/IORQ_n_i_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C9[0][A]</td>
<td>snd/cpu/IORQ_n_i_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.609, 75.091%; tC2Q: 0.202, 24.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.893</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C9[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/WR_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C9[0][A]</td>
<td>snd/cpu/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C9[0][A]</td>
<td>snd/cpu/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.609, 75.091%; tC2Q: 0.202, 24.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/Req_Inhibit_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][B]</td>
<td>snd/cpu/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C10[1][B]</td>
<td>snd/cpu/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.614, 75.243%; tC2Q: 0.202, 24.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/IntCycle_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/IntCycle_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>snd/cpu/u0/IntCycle_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>snd/cpu/u0/IntCycle_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.614, 75.243%; tC2Q: 0.202, 24.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/TState_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/TState_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>snd/cpu/u0/TState_2_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[0][A]</td>
<td>snd/cpu/u0/TState_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.614, 75.243%; tC2Q: 0.202, 24.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/TState_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/TState_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>snd/cpu/u0/TState_1_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>snd/cpu/u0/TState_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.614, 75.243%; tC2Q: 0.202, 24.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/TState_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/TState_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>snd/cpu/u0/TState_0_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>snd/cpu/u0/TState_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.614, 75.243%; tC2Q: 0.202, 24.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/IntE_FF2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/IntE_FF2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>snd/cpu/u0/IntE_FF2_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>snd/cpu/u0/IntE_FF2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.614, 75.243%; tC2Q: 0.202, 24.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/M1_n_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/M1_n_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>snd/cpu/u0/M1_n_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>snd/cpu/u0/M1_n_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.614, 75.243%; tC2Q: 0.202, 24.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/IntE_FF1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/IntE_FF1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>snd/cpu/u0/IntE_FF1_s1/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>snd/cpu/u0/IntE_FF1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.614, 75.243%; tC2Q: 0.202, 24.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/PreserveC_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.927</td>
<td>0.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/PreserveC_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>snd/cpu/u0/PreserveC_r_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>snd/cpu/u0/PreserveC_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.643, 76.094%; tC2Q: 0.202, 23.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Auto_Wait_t1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.015</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Auto_Wait_t1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>snd/cpu/u0/Auto_Wait_t1_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>snd/cpu/u0/Auto_Wait_t1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 78.348%; tC2Q: 0.202, 21.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/FChanged_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.051</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/FChanged_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>snd/cpu/u0/FChanged_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>snd/cpu/u0/FChanged_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 79.158%; tC2Q: 0.202, 20.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/XY_State_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.051</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/XY_State_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>snd/cpu/u0/XY_State_1_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>snd/cpu/u0/XY_State_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 79.158%; tC2Q: 0.202, 20.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/XY_State_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.051</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/XY_State_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>snd/cpu/u0/XY_State_0_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>snd/cpu/u0/XY_State_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 79.158%; tC2Q: 0.202, 20.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Fp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.051</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Fp_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>snd/cpu/u0/Fp_2_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>snd/cpu/u0/Fp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 79.158%; tC2Q: 0.202, 20.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Z16_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.051</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Z16_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>snd/cpu/u0/Z16_r_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>snd/cpu/u0/Z16_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 79.158%; tC2Q: 0.202, 20.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/ALU_Op_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.051</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/ALU_Op_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>snd/cpu/u0/ALU_Op_r_1_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>snd/cpu/u0/ALU_Op_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 79.158%; tC2Q: 0.202, 20.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/ALU_Op_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.051</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/ALU_Op_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][B]</td>
<td>snd/cpu/u0/ALU_Op_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C19[0][B]</td>
<td>snd/cpu/u0/ALU_Op_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 79.158%; tC2Q: 0.202, 20.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/Save_ALU_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.051</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/Save_ALU_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][A]</td>
<td>snd/cpu/u0/Save_ALU_r_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C19[0][A]</td>
<td>snd/cpu/u0/Save_ALU_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 79.158%; tC2Q: 0.202, 20.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/RFSH_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.051</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[2][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/RFSH_n_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[2][B]</td>
<td>snd/cpu/u0/RFSH_n_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C20[2][B]</td>
<td>snd/cpu/u0/RFSH_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 79.158%; tC2Q: 0.202, 20.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/MCycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.051</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">snd/cpu/u0/MCycle_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>snd/cpu/u0/MCycle_1_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>snd/cpu/u0/MCycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 79.158%; tC2Q: 0.202, 20.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkU12mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>snd/cpu/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>2.284</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>284</td>
<td>R25C8[1][A]</td>
<td style=" font-weight:bold;">snd/cpu/Reset_s_s0/Q</td>
</tr>
<tr>
<td>3.051</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" font-weight:bold;">snd/cpu/u0/MCycle_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkU12mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>663</td>
<td>R11C9[2][A]</td>
<td>clks/clkd_s0/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>snd/cpu/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>2.093</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>snd/cpu/u0/MCycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 79.158%; tC2Q: 0.202, 20.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/cdiv_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/cdiv_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/cdiv_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/clkd_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/clkd_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/clkd_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_15_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/sdiff_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/sdiff_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/sdiff_14_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/cdiv_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/cdiv_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/cdiv_2_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpuclkd/cdiv_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cpuclkd/cdiv_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cpuclkd/cdiv_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/cdiv_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/cdiv_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/cdiv_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/clkd_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/clkd_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/clkd_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/cdiv_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/cdiv_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/cdiv_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.416</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clks/cdiv_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.274</td>
<td>2.927</td>
<td>tCL</td>
<td>FF</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.548</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>clks/cdiv_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.620</td>
<td>2.927</td>
<td>tCL</td>
<td>RR</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.132</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>clks/cdiv_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>730</td>
<td>clkU_pixel</td>
<td>-3.293</td>
<td>2.442</td>
</tr>
<tr>
<td>663</td>
<td>clkU12mhz</td>
<td>-9.465</td>
<td>3.332</td>
</tr>
<tr>
<td>406</td>
<td>clkU32mhz</td>
<td>-15.601</td>
<td>2.051</td>
</tr>
<tr>
<td>284</td>
<td>Reset_s</td>
<td>31.775</td>
<td>4.428</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current</td>
<td>9.067</td>
<td>1.879</td>
</tr>
<tr>
<td>246</td>
<td>cpu_div[3]</td>
<td>-6.838</td>
<td>2.151</td>
</tr>
<tr>
<td>216</td>
<td>n435_6</td>
<td>-5.399</td>
<td>1.599</td>
</tr>
<tr>
<td>155</td>
<td>IR[2]</td>
<td>33.010</td>
<td>2.091</td>
</tr>
<tr>
<td>149</td>
<td>IR[1]</td>
<td>32.554</td>
<td>2.156</td>
</tr>
<tr>
<td>136</td>
<td>IR[0]</td>
<td>33.159</td>
<td>2.977</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C40</td>
<td>95.83%</td>
</tr>
<tr>
<td>R40C41</td>
<td>94.44%</td>
</tr>
<tr>
<td>R20C43</td>
<td>91.67%</td>
</tr>
<tr>
<td>R23C20</td>
<td>90.28%</td>
</tr>
<tr>
<td>R11C26</td>
<td>88.89%</td>
</tr>
<tr>
<td>R25C36</td>
<td>87.50%</td>
</tr>
<tr>
<td>R42C13</td>
<td>87.50%</td>
</tr>
<tr>
<td>R18C19</td>
<td>87.50%</td>
</tr>
<tr>
<td>R32C15</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C35</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27mhz -period 37.037 -waveform {0 18.518} [get_ports {clk27mhz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkU12mhz -period 83.333 -waveform {0 41.666} [get_nets {clkU12mhz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkU32mhz -period 31.25 -waveform {0 15.625} [get_nets {clkU32mhz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkB27mhz -period 37.037 -waveform {0 18.518} [get_nets {clkB27mhz}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
