<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>计算机组成原理——单周期 CPU 设计与实现—单指令 CPU | Cassie's Blog</title><meta name="author" content="冬贰"><meta name="copyright" content="冬贰"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="🍀设计要求通过设计并实现支持一条指令的 CPU，理解和掌握 CPU 设计的基本原理和过程。 🍀方案设计设计和实现一个支持加法指令的单周期 CPU。要求该加法指令（表示为 add r1，r2，r3）格式约定如下：  采用寄存器寻址，r1，r2，r3 为寄存器编号，r1 和 r2 存放两个源操作数，r3为目标寄存器，其功能为[r1] + [r2] -&gt; r3； 指令字长 16 位，操作码和地">
<meta property="og:type" content="article">
<meta property="og:title" content="计算机组成原理——单周期 CPU 设计与实现—单指令 CPU">
<meta property="og:url" content="http://example.com/2022/06/20/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%8E%9F%E7%90%86%E2%80%94%E2%80%94%E5%8D%95%E5%91%A8%E6%9C%9F-CPU-%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0%E2%80%94%E5%8D%95%E6%8C%87%E4%BB%A4-CPU/index.html">
<meta property="og:site_name" content="Cassie&#39;s Blog">
<meta property="og:description" content="🍀设计要求通过设计并实现支持一条指令的 CPU，理解和掌握 CPU 设计的基本原理和过程。 🍀方案设计设计和实现一个支持加法指令的单周期 CPU。要求该加法指令（表示为 add r1，r2，r3）格式约定如下：  采用寄存器寻址，r1，r2，r3 为寄存器编号，r1 和 r2 存放两个源操作数，r3为目标寄存器，其功能为[r1] + [r2] -&gt; r3； 指令字长 16 位，操作码和地">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/back7.jpg">
<meta property="article:published_time" content="2022-06-20T09:32:20.000Z">
<meta property="article:modified_time" content="2023-05-27T07:58:44.083Z">
<meta property="article:author" content="冬贰">
<meta property="article:tag" content="课程作业">
<meta property="article:tag" content="Veliog">
<meta property="article:tag" content="计算机组成原理">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/back7.jpg"><link rel="shortcut icon" href="/img/imgweb.png"><link rel="canonical" href="http://example.com/2022/06/20/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%8E%9F%E7%90%86%E2%80%94%E2%80%94%E5%8D%95%E5%91%A8%E6%9C%9F-CPU-%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0%E2%80%94%E5%8D%95%E6%8C%87%E4%BB%A4-CPU/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":"falselocal_","languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":false,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  }
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '计算机组成原理——单周期 CPU 设计与实现—单指令 CPU',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-05-27 15:58:44'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
    win.getCSS = (url,id = false) => new Promise((resolve, reject) => {
      const link = document.createElement('link')
      link.rel = 'stylesheet'
      link.href = url
      if (id) link.id = id
      link.onerror = reject
      link.onload = link.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        link.onload = link.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(link)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/css/background.css"><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/webimg.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">17</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">16</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">19</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fa fa-graduation-cap"></i><span> 博文</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/categories/"><i class="fa-fw fa fa-archive"></i><span> 分类</span></a></li><li><a class="site-page child" href="/tags/"><i class="fa-fw fa fa-tags"></i><span> 标签</span></a></li><li><a class="site-page child" href="/archives/"><i class="fa-fw fa fa-folder-open"></i><span> 归档</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/shuoshuo/"><i class="fa-fw fa fa-comments-o"></i><span> 分享</span></a></li><li><a class="site-page child" href="/photos/"><i class="fa-fw fa fa-camera-retro"></i><span> 相册</span></a></li><li><a class="site-page child" href="/music/"><i class="fa-fw fa fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> 影视</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/links/"><i class="fa-fw fa fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/comment/"><i class="fa-fw fa fa-paper-plane"></i><span> 留言板</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于笔者</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/back7.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="Cassie's Blog"><span class="site-name">Cassie's Blog</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fa fa-graduation-cap"></i><span> 博文</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/categories/"><i class="fa-fw fa fa-archive"></i><span> 分类</span></a></li><li><a class="site-page child" href="/tags/"><i class="fa-fw fa fa-tags"></i><span> 标签</span></a></li><li><a class="site-page child" href="/archives/"><i class="fa-fw fa fa-folder-open"></i><span> 归档</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/shuoshuo/"><i class="fa-fw fa fa-comments-o"></i><span> 分享</span></a></li><li><a class="site-page child" href="/photos/"><i class="fa-fw fa fa-camera-retro"></i><span> 相册</span></a></li><li><a class="site-page child" href="/music/"><i class="fa-fw fa fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> 影视</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/links/"><i class="fa-fw fa fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/comment/"><i class="fa-fw fa fa-paper-plane"></i><span> 留言板</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于笔者</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">计算机组成原理——单周期 CPU 设计与实现—单指令 CPU</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-06-20T09:32:20.000Z" title="发表于 2022-06-20 17:32:20">2022-06-20</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-05-27T07:58:44.083Z" title="更新于 2023-05-27 15:58:44">2023-05-27</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/Veliog/">Veliog</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/Veliog/%E8%AF%BE%E7%A8%8B%E4%BD%9C%E4%B8%9A/">课程作业</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/Veliog/%E8%AF%BE%E7%A8%8B%E4%BD%9C%E4%B8%9A/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%8E%9F%E7%90%86/">计算机组成原理</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">2.8k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>9分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="计算机组成原理——单周期 CPU 设计与实现—单指令 CPU"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="🍀设计要求"><a href="#🍀设计要求" class="headerlink" title="🍀设计要求"></a>🍀设计要求</h1><p>通过设计并实现支持一条指令的 CPU，理解和掌握 CPU 设计的基本原理和过程。</p>
<h1 id="🍀方案设计"><a href="#🍀方案设计" class="headerlink" title="🍀方案设计"></a>🍀方案设计</h1><p>设计和实现一个支持加法指令的单周期 CPU。要求该加法指令（表示为 add r1，r2，r3）格式约定如下：</p>
<ul>
<li>采用寄存器寻址，r1，r2，r3 为寄存器编号，r1 和 r2 存放两个源操作数，r3为目标寄存器，其功能为[r1] + [r2] -&gt; r3；</li>
<li>指令字长 16 位，操作码和地址码字段分配如下所示：</li>
</ul>
<p><img src="https://s2.loli.net/2023/05/25/mS3bMvoN9H2jeOq.jpg#height=82&id=OImn5&originHeight=163&originWidth=977&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=489"></p>
<h2 id="🌵方案原理"><a href="#🌵方案原理" class="headerlink" title="🌵方案原理"></a>🌵方案原理</h2><p>单周期 CPU 是指所有指令均在一个时钟周期内完成的 CPU。CPU 由数据通路及其控制部件两部分构成，因而要完成一个支持若干条指令 CPU 的设计，需要依次完成以下两件事：</p>
<ul>
<li>根据指令功能和格式设计 CPU 的数据通路；</li>
<li>根据指令功能和数据通路设计控制部件。</li>
</ul>
<h2 id="🌵根据功能和格式完成CPU的数据通路设计"><a href="#🌵根据功能和格式完成CPU的数据通路设计" class="headerlink" title="🌵根据功能和格式完成CPU的数据通路设计"></a>🌵根据功能和格式完成CPU的数据通路设计</h2><p>实验需要设计的 CPU 只需要支持一条加法指令，而该指令的功能是在一个时钟周期内从寄存器组中 r1 和 r2 中取出两个操作数，然后送到 ALU 进行加法运算，最后把计算结果保存到 r1 寄存器中。下图给出了改加法指令的数据通路图。<br>此外，还需要确定各个部件的位数，为了简单起见，我们假设目标 CPU 的机器字长、存储字长和指令字长相等均为 16 位，存储单元个数假设为 256，按字寻址，并取 PC 位数为 8。<br><img src="https://s2.loli.net/2023/05/25/r5mwPOS6ACGZs8I.png#height=124&id=YW8mH&originHeight=248&originWidth=491&originalType=binary&ratio=1&rotation=0&showTitle=true&status=done&style=none&title=%E5%8A%A0%E6%B3%95%E6%8C%87%E4%BB%A4%20add%20r1%2Cr2%2Cr3%20%E6%95%B0%E6%8D%AE%E9%80%9A%E8%B7%AF&width=246" alt="加法指令 add r1,r2,r3 数据通路" title="加法指令 add r1,r2,r3 数据通路"></p>
<h2 id="🌵根据指令功能、数据通路完成控制单元的设计"><a href="#🌵根据指令功能、数据通路完成控制单元的设计" class="headerlink" title="🌵根据指令功能、数据通路完成控制单元的设计"></a>🌵根据指令功能、数据通路完成控制单元的设计</h2><p>控制单元的功能是为当前要执行的指令产生微操作命令从而完成该指令的执行。为了能够完成加法指令的执行，结合上图，控制单元需要在取出指令后根据指令操作码（本例中是加法指令），控制 ALU（参考实验二）做加法（通过给 alu_op 信号线相应赋值），并把结果写回寄存器组（参考实验三）中（通过给 wr_en 赋值为 true）。下图给出了整合控制单元后目标 CPU 的原理图，系统时钟信号也已标注。<br><img src="https://s2.loli.net/2023/05/25/6XjMvkQCg2cLxtr.png#height=218&id=Vzg2O&originHeight=435&originWidth=538&originalType=binary&ratio=1&rotation=0&showTitle=true&status=done&style=none&title=%E5%8D%95%E6%8C%87%E4%BB%A4%20CPU%20%E5%8E%9F%E7%90%86%E5%9B%BE&width=269" alt="单指令 CPU 原理图" title="单指令 CPU 原理图"></p>
<h1 id="🍀编程步骤"><a href="#🍀编程步骤" class="headerlink" title="🍀编程步骤"></a>🍀编程步骤</h1><p>在第三部分通过对该 CPU 实现细节的分析、设计，并得到该 CPU 的原理图后，就可以依次实现各个模块，并进行仿真验证了。</p>
<h2 id="🌵CPU各模块Verilog实现"><a href="#🌵CPU各模块Verilog实现" class="headerlink" title="🌵CPU各模块Verilog实现"></a>🌵CPU各模块Verilog实现</h2><p>在前面实验中，已经分别设计和实现了 PC、指令存储器、寄存器组和ALU，这里只给出各个模块的功能描述及其接口定义，具体实现可以直接使用或者调整前面试验的实现代码。</p>
<h3 id="🌾PC模块"><a href="#🌾PC模块" class="headerlink" title="🌾PC模块"></a>🌾PC模块</h3><p>PC 模块功能描述如下：</p>
<table>
<thead>
<tr>
<th><strong>输入</strong></th>
<th>时钟信号 clk、重置信号 rst</th>
</tr>
</thead>
<tbody><tr>
<td><strong>输出</strong></td>
<td>指令地址 pc（8 位）</td>
</tr>
<tr>
<td><strong>功能</strong></td>
<td>每个时钟上升沿 PC 的值自动加 1，并输出</td>
</tr>
</tbody></table>
<p>Verilog关键代码：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> Pc(</span><br><span class="line">  <span class="comment">//输入的两个信号input c1k，input rst,</span></span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] pc</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (rst == <span class="number">1</span>)</span><br><span class="line">      pc = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">      pc = pc + <span class="number">1</span>;</span><br><span class="line">  <span class="keyword">end</span><span class="comment">//时钟上升沿触发</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="🌾指令存储模块"><a href="#🌾指令存储模块" class="headerlink" title="🌾指令存储模块"></a>🌾指令存储模块</h3><p>指令存储器模块功能描述如下：</p>
<table>
<thead>
<tr>
<th><strong>输入</strong></th>
<th>8 位指令地址 Addr</th>
</tr>
</thead>
<tbody><tr>
<td><strong>输出</strong></td>
<td>16 位指令 Ins</td>
</tr>
<tr>
<td><strong>功能</strong></td>
<td>存放待执行的指令（初始化），并根据地址输出指令</td>
</tr>
</tbody></table>
<p>Verilog关键代码：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> ins_unit(</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] Ins,</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] Addr</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">integer</span> i,j;</span><br><span class="line">  <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] unit[<span class="number">255</span>:<span class="number">0</span>];<span class="comment">//256个16位存储单元</span></span><br><span class="line">  initia1 <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt; <span class="number">256</span>; i = i + <span class="number">1</span>)</span><br><span class="line">      <span class="keyword">begin</span></span><br><span class="line">      j= i % <span class="number">6</span>;</span><br><span class="line">      unit[i][<span class="number">2</span>:<span class="number">0</span>] = j;</span><br><span class="line">      unit[i][<span class="number">5</span>:<span class="number">3</span>] = j + <span class="number">1</span>;</span><br><span class="line">      unit[i][<span class="number">8</span>:<span class="number">6</span>] = j + <span class="number">2</span>;</span><br><span class="line">      unit[i][<span class="number">15</span>:<span class="number">9</span>] = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">always</span>@* <span class="keyword">begin</span> <span class="comment">//任何时钟改变均会进入</span></span><br><span class="line">    Ins = unit[Addr] ;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="🌾寄存器堆"><a href="#🌾寄存器堆" class="headerlink" title="🌾寄存器堆"></a>🌾寄存器堆</h3><p>寄存器堆模块功能描述如下：</p>
<table>
<thead>
<tr>
<th><strong>输入</strong></th>
<th>时钟信号 clk、读写控制线 wr_en、读寄存器编号 read_reg1 和read_reg2、写寄存器编号write_reg、写入数据 write_data</th>
</tr>
</thead>
<tbody><tr>
<td><strong>输出</strong></td>
<td>对应两个读寄存器编号的寄存器值 reg1 和 reg2</td>
</tr>
<tr>
<td><strong>功能</strong></td>
<td>根据读寄存器编号给出对应寄存器的值；在写允许情况下，把写入端的数据在 clk 下降沿写到写寄存器编号对应的寄存器</td>
</tr>
</tbody></table>
<p>Verilog关键代码：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> reg_stk(</span><br><span class="line">  <span class="keyword">input</span> clk，wr_en,<span class="comment">//wr_en读写信号为1时写入(上升沿有效）为0时，读数据input [15:o] write_data,</span></span><br><span class="line">  <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] read_reg1,read_reg2,write_reg,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] reg1,reg2</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] unit[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">  <span class="keyword">integer</span> i;</span><br><span class="line">  <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">for</span>(i = o;i &lt; <span class="number">8</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">      unit[i] = i;</span><br><span class="line">  	<span class="keyword">end</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line">  </span><br><span class="line">  <span class="keyword">always</span>@* <span class="keyword">begin</span> (/任何时钟改变均会进入</span><br><span class="line">    reg1 = unit[read_reg1];</span><br><span class="line">    reg2 = unit[read_reg2];</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">always</span>@(<span class="keyword">negedge</span> clk) <span class="keyword">begin</span> <span class="comment">//时钟下降沿触发</span></span><br><span class="line">    <span class="keyword">if</span>(wr_en == <span class="number">1</span>)</span><br><span class="line">      unit[write_reg] = write_data;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="🌾ALU"><a href="#🌾ALU" class="headerlink" title="🌾ALU"></a>🌾ALU</h3><p>ALU模块功能描述如下：</p>
<table>
<thead>
<tr>
<th><strong>输入</strong></th>
<th>指令（操作码）</th>
</tr>
</thead>
<tbody><tr>
<td><strong>输出</strong></td>
<td>寄存器堆的读写控制线 wr_en、ALU 的操作选择信号alu_op</td>
</tr>
<tr>
<td><strong>功能</strong></td>
<td>根据当前指令功能对 wr_en 和 alu_op 赋值</td>
</tr>
</tbody></table>
<p>Verilog关键代码：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> alu(</span><br><span class="line">  <span class="keyword">input</span>[<span class="number">15</span>:<span class="number">0</span>] in1,in2,inputalu_op,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] result</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">always</span>@* <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(alu_op==<span class="number">0</span>)</span><br><span class="line">      result = in1+in2 ;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="🌾CU"><a href="#🌾CU" class="headerlink" title="🌾CU"></a>🌾CU</h3><p>CU模块功能描述如下：</p>
<table>
<thead>
<tr>
<th><strong>输入</strong></th>
<th>操作数 in1 和 in2、操作选择信号 alu_op</th>
</tr>
</thead>
<tbody><tr>
<td><strong>输出</strong></td>
<td>ALU 运算结果 Z</td>
</tr>
<tr>
<td><strong>功能</strong></td>
<td>根据操作选择信号计算 in1 和 in2 的运算结果 Z</td>
</tr>
</tbody></table>
<p>Verilog关键代码：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> cu(</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">6</span>:<span class="number">0</span>] Ins_op,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> wr_en,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> alu_op</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">always</span>@* <span class="keyword">begin</span>/任何时钟信号都引起</span><br><span class="line">    <span class="keyword">if</span>(Ins_op == <span class="number">0</span>)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">      wr_en = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">      alu_op = <span class="number">0</span>;<span class="comment">//设置ALu的操作码对应为加</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="🌵CPU顶层文件封装实现"><a href="#🌵CPU顶层文件封装实现" class="headerlink" title="🌵CPU顶层文件封装实现"></a>🌵CPU顶层文件封装实现</h2><p>通过根据单指令CPU原理图将以上定义的模块进行连接、封装就得到了目标 CPU，该 CPU 的输入为系统时钟信号 clk 和重置信号 reset。<br>Verilog关键代码：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line">modu1e cpu(</span><br><span class="line">  <span class="keyword">input</span> c1k，rst,</span><br><span class="line">  <span class="keyword">output</span> test</span><br><span class="line">);</span><br><span class="line">	<span class="keyword">wire</span> wr;</span><br><span class="line">	<span class="keyword">wire</span> alu_op;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] addr;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] result, ins,r1,r2;</span><br><span class="line"></span><br><span class="line">pc pc(</span><br><span class="line">  <span class="variable">.c1k</span>(c1k),<span class="variable">.rst</span>(rst),<span class="variable">.pc</span>(addr)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">ins_unit ins_unit(</span><br><span class="line">  <span class="variable">.Addr</span>(addr)，<span class="variable">.Ins</span>(ins)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">cu cu(</span><br><span class="line">  <span class="variable">.Ins_op</span>(ins[<span class="number">15</span>:<span class="number">9</span>])，</span><br><span class="line">  <span class="variable">.wr_en</span>(wr),<span class="variable">.alu_op</span>(alu_op)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">reg_sta reg_sta(</span><br><span class="line">  <span class="variable">.clk</span>(clk),<span class="variable">.wr_en</span>(wr) ,</span><br><span class="line">  <span class="variable">.read_reg1</span>(ins[<span class="number">8</span>:<span class="number">6</span>]),<span class="variable">.read_reg2</span>(ins[<span class="number">5</span>:<span class="number">3</span>]),<span class="variable">.write_reg</span>(ins[<span class="number">2</span>:<span class="number">0</span>]),<span class="variable">.write_data</span>(result),<span class="variable">.reg1</span>(r1),<span class="variable">.reg2</span>(r2)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">alu alu(</span><br><span class="line">  <span class="variable">.in1</span>(r1),<span class="variable">.in2</span>(r2),</span><br><span class="line">  <span class="variable">.alu_op</span>(alu_op),<span class="variable">.result</span>(result)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="🌵CPU模拟仿真"><a href="#🌵CPU模拟仿真" class="headerlink" title="🌵CPU模拟仿真"></a>🌵CPU模拟仿真</h2><p>为了仿真验证所实现的 CPU，需要定义测试文件并在测试文件中对指令存储器和寄存器堆中的相应寄存器的值进行初始化，并通过仿真波形图查看是否指令得到了正确执行。</p>
<h3 id="🌾TestBench关键代码"><a href="#🌾TestBench关键代码" class="headerlink" title="🌾TestBench关键代码"></a>🌾TestBench关键代码</h3><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> cpu_sim;</span><br><span class="line">  <span class="keyword">reg</span> c1lk，rst;</span><br><span class="line">	<span class="keyword">always</span> #<span class="number">1</span> c1k = ~c1k ;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    clk = <span class="number">1</span>;</span><br><span class="line">    rst = <span class="number">1</span>;</span><br><span class="line">    #<span class="number">10</span> rst = <span class="number">0</span>;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line">  </span><br><span class="line">  cpu uut(</span><br><span class="line">    <span class="variable">.c1k</span>(c1k)，<span class="variable">.rst</span>(rst)</span><br><span class="line">  );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h1 id="🍀实验步骤"><a href="#🍀实验步骤" class="headerlink" title="🍀实验步骤"></a>🍀实验步骤</h1><h2 id="🌵建立ModelSim工程"><a href="#🌵建立ModelSim工程" class="headerlink" title="🌵建立ModelSim工程"></a>🌵建立ModelSim工程</h2><p>打开 ModelSim，选择 File-&gt;New-&gt;Project，出现 Create Project 对话框，填写工程名（Project Name）， 选择保存目录（Project Location），注意保存目录中不要有中文，如下图所示：<br><img src="https://s2.loli.net/2023/05/25/Ag9NqwOsMbUyveP.png#height=122&id=lsuZX&originHeight=244&originWidth=272&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=136"><br>单击OK按钮后，会出现下图界面：<br><img src="https://s2.loli.net/2023/05/25/zq9JlKshfkynAUr.png#height=212&id=jRVPz&originHeight=424&originWidth=491&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=246"><br>现在可以选 Create New File（新建文件）或者 Add Existing File（添加已存在文件）。这里我们选择 Add Existing File，也就是添加上述所描述的 Verilog 代码，会出现下图界面：<br><img src="https://s2.loli.net/2023/05/25/WpmyjrFGzvcaOl1.png#height=138&id=K9S4c&originHeight=276&originWidth=605&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=303"><br>点击 Browse 按钮，添加上述描述的文件，会出现下图界面：<br><img src="https://s2.loli.net/2023/05/25/4MeYIKGqHls9orh.png#height=275&id=sghiU&originHeight=550&originWidth=1399&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=700"><br>选择要添加的文件后，单击“打开”按钮，即添加完成，会出现类似下图界面，在其中选择 copy to project directory，这样就会将 cu.v等文件复制到新的工程目录下，单击OK 按钮。<br><img src="https://s2.loli.net/2023/05/25/iyPUB2VqsRDj4ZJ.png#height=138&id=E5K4X&originHeight=275&originWidth=605&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=303"><br>文件添加完成后，ModelSim 主界面会显示所有文件的状态。选中任意一个文件，右键单击，选择 Compile-&gt;Compile All，即开始编辑所有文件，会出现下图界面。没有出错，文件状态应该都是绿色的对号，否则点击屏幕下方的 Transcript，查看出错信息，直至无误。<br><img src="https://s2.loli.net/2023/05/25/rCcAokGsZYxbdRO.png#height=161&id=PpKDL&originHeight=321&originWidth=802&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=401"></p>
<h2 id="🌵开始仿真"><a href="#🌵开始仿真" class="headerlink" title="🌵开始仿真"></a>🌵开始仿真</h2><p>切换到 Library，然后展开 work 目录，在 spu_sim.v 文件上单击右键，在弹出菜单中选择 Simulate （without Optimization），如下图界面：<br><img src="https://s2.loli.net/2023/05/25/fSAB6ElCK19xbcn.png#height=148&id=a96gc&originHeight=296&originWidth=843&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=422"><br>此时会出现一个名为 sim 的界面，展开其中的spu_sim 节点，选择 uut，会在 Objects 窗口显示所有信号，如下图所示：（若没有出现 Objects 窗口，可以通过菜单 View-&gt;Objects调出该窗口）<br><img src="https://s2.loli.net/2023/05/25/4F85vkuCVOoZ6Wx.png#height=161&id=Eyki1&originHeight=321&originWidth=1235&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=618"><br>选择 Objects 窗口的所有信号（Ctrl+A），然后单击右键，在弹出菜单中选择 Add to-&gt;Wave-&gt;Selected Signals，如下图所示：<br><img src="https://s2.loli.net/2023/05/25/dZtkp7JqmXR18Os.png#height=246&id=mTXtd&originHeight=492&originWidth=1232&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=616"><br>单击工具栏中的 Run-All 按钮，便开始仿真，如下图所示：<br><img src="https://s2.loli.net/2023/05/25/VR3hZtT8QeDrz7l.png#height=50&id=pAF7j&originHeight=100&originWidth=237&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=119"><br>仿真效果图，如下图所示：<br><img src="https://s2.loli.net/2023/05/25/l7N8pT4KiLkomHD.png#height=358&id=cv0zA&originHeight=716&originWidth=2019&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=1010"><br>结束后，请在 Transcript 中输入 quit –sim 命令退出，如下图所示：<br><img src="https://s2.loli.net/2023/05/25/1EDCicwyG7bT24B.png#height=84&id=tLdJA&originHeight=167&originWidth=831&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=416"></p>
<h1 id="🍀故障与调试"><a href="#🍀故障与调试" class="headerlink" title="🍀故障与调试"></a>🍀故障与调试</h1><h2 id="🌵安装故障1"><a href="#🌵安装故障1" class="headerlink" title="🌵安装故障1"></a>🌵安装故障1</h2><p><strong>故障现象：</strong><br><img src="https://s2.loli.net/2023/05/25/Qd3Mxi75NYj96Fg.png#height=104&id=fzCJu&originHeight=207&originWidth=452&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=226"><br><strong>原因分析：</strong></p>
<ol>
<li>在安装过程中一定要通过命令窗口运行该文件，不然下载出的modelsim会无法运行</li>
</ol>
<p><img src="https://s2.loli.net/2023/05/25/eRsqCzUuoTbLGWE.png#height=242&id=phkWx&originHeight=484&originWidth=890&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=445"><br>右键打开命令窗口，运行patch_dll.bat文件</p>
<ol start="2">
<li>安装地址一定不能出现中文字符和空格，不然也会出错</li>
</ol>
<p><img src="https://s2.loli.net/2023/05/25/xeTlpDYoBiU8vX2.png#height=72&id=i1B04&originHeight=144&originWidth=558&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=279"></p>
<ol start="3">
<li>还有一种可能：是因为MAC地址不对。在运patch64_dll.bat之前需要将此文件用文件编辑器打开，添加正确的MAC地址。更改License文件中的网卡Mac地址</li>
</ol>
<p><img src="https://s2.loli.net/2023/05/25/eGySOVZsPK92XWr.png#height=342&id=Gb74s&originHeight=684&originWidth=1062&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=531"><br><img src="https://s2.loli.net/2023/05/25/7uNyVdKjGB4faOo.png#height=357&id=pv8bi&originHeight=713&originWidth=751&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=376"><br><strong>解决方案：</strong><br>上述方法都尝试过后还是不行，就觉得可能是安装包本身出现问题，于是重新找了一个安装包进行安装，最终解决。</p>
<h2 id="🌵实验故障2"><a href="#🌵实验故障2" class="headerlink" title="🌵实验故障2"></a>🌵实验故障2</h2><p><strong>故障现象：</strong><br><img src="https://s2.loli.net/2023/05/25/ZzPk2gSWslfjtTy.png#height=193&id=OkPOo&originHeight=386&originWidth=1200&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=600"><br><strong>原因分析：</strong><br>illegal reference to net “***”. 多半是因为没理解Wire 和Reg 的区别，如果用always语句块变量的声明就要用Reg 而不能用Wire，组合逻辑电路可以用Wire。</p>
<h2 id="🌵实验故障3"><a href="#🌵实验故障3" class="headerlink" title="🌵实验故障3"></a>🌵实验故障3</h2><p><strong>故障现象：</strong><br><img src="https://s2.loli.net/2023/05/25/KOewRT6WUQvxgXC.png#height=10&id=PXLMz&originHeight=20&originWidth=385&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=193"><br><strong>原因分析：</strong><br>括号打成中文下的括号</p>
<h2 id="🌵实验故障4"><a href="#🌵实验故障4" class="headerlink" title="🌵实验故障4"></a>🌵实验故障4</h2><p><strong>故障现象：</strong><br><img src="https://s2.loli.net/2023/05/25/mXPE1cUanMHdR8x.png#height=66&id=ItJ8P&originHeight=131&originWidth=1176&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=588"><br><strong>原因分析：</strong><br>不能使用i++，只能是i&#x3D;i+1</p>
<h2 id="🌵实验故障5"><a href="#🌵实验故障5" class="headerlink" title="🌵实验故障5"></a>🌵实验故障5</h2><p><strong>故障现象：</strong><br><img src="https://s1.ax1x.com/2023/05/25/p9HRjY9.png#height=179&id=pJNKs&originHeight=357&originWidth=1128&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=564"><br><strong>原因分析：</strong><br>需要在端口中，对信号进行先声明，把端口外的声明去掉</p>
<h2 id="🌵实验故障6"><a href="#🌵实验故障6" class="headerlink" title="🌵实验故障6"></a>🌵实验故障6</h2><p><strong>故障现象：</strong><br><img src="https://s2.loli.net/2023/05/25/rLbdRqQn3y8VkoJ.png#height=412&id=TnPVA&originHeight=823&originWidth=1265&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=633"><br><img src="https://s2.loli.net/2023/05/25/KxseAZSWLE4VFpn.png#height=277&id=CvxF6&originHeight=553&originWidth=1129&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=565"><strong>原因分析：</strong><br>原因是.v文件格式是utf-8编码，modelsim支持ANSI，UTF-8空白字符不是空白的，当把.v转换为ANSI编码可以看到下图所示，空白字符原来不是空白。删除这些异常空白字符就可以。<br>就在modelsim里编写代码，还是不要再其他地方编写再导入了</p>
<h2 id="🌵实验故障7"><a href="#🌵实验故障7" class="headerlink" title="🌵实验故障7"></a>🌵实验故障7</h2><p><strong>故障现象：</strong><br><img src="https://s2.loli.net/2023/05/25/iTemV92RzvPlHut.png#height=251&id=WYJQ2&originHeight=502&originWidth=1195&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=598"><br><img src="https://s2.loli.net/2023/05/25/G5BOou3iZsLrhPE.png#height=194&id=kzddx&originHeight=388&originWidth=906&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=453"><br><strong>原因分析：</strong><br>仿真时信号出现高阻态和仿真出现问题等，可能是逻辑设计出现了错误，或者是某个文件中模块拼写问题等等</p>
<h1 id="🍀仿真及分析"><a href="#🍀仿真及分析" class="headerlink" title="🍀仿真及分析"></a>🍀仿真及分析</h1><p><img src="https://s1.ax1x.com/2023/05/25/p9HRvWR.png#height=358&id=Id5za&originHeight=716&originWidth=2019&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=1010"><br>测试输出数据表如下：</p>
<table>
<thead>
<tr>
<th>clk</th>
<th>时钟周期</th>
</tr>
</thead>
<tbody><tr>
<td>rst</td>
<td>重置信号</td>
</tr>
<tr>
<td>addr</td>
<td>指令地址</td>
</tr>
<tr>
<td>result</td>
<td>计算结果</td>
</tr>
<tr>
<td>ins</td>
<td>指令字长 16 位地址</td>
</tr>
<tr>
<td>r1</td>
<td>操作数r1</td>
</tr>
<tr>
<td>r2</td>
<td>操作数r2</td>
</tr>
</tbody></table>
<p><img src="https://s2.loli.net/2023/05/25/7YOf1cxDU6ulHq2.png#height=329&id=Thh1R&originHeight=657&originWidth=941&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=471"><br><strong>分析：</strong>根据上图，此时重置信号为1，则当前各周期下的CPU不进行加法运算<br><img src="https://s2.loli.net/2023/05/25/vLJmVECqGMpxgQu.png#height=351&id=T1k7E&originHeight=702&originWidth=2268&originalType=binary&ratio=1&rotation=0&showTitle=false&status=done&style=none&title=&width=1134"><br><strong>分析：</strong>根据上图，此时重置信号为0，当前各周期下CPU进行加法指令操作，可知r1+r2&#x3D;result，alu根据所指定的加法周期计算出了正确的结果，实验成功。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://example.com">冬贰</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2022/06/20/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%8E%9F%E7%90%86%E2%80%94%E2%80%94%E5%8D%95%E5%91%A8%E6%9C%9F-CPU-%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0%E2%80%94%E5%8D%95%E6%8C%87%E4%BB%A4-CPU/">http://example.com/2022/06/20/计算机组成原理——单周期-CPU-设计与实现—单指令-CPU/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">Cassie's Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E8%AF%BE%E7%A8%8B%E4%BD%9C%E4%B8%9A/">课程作业</a><a class="post-meta__tags" href="/tags/Veliog/">Veliog</a><a class="post-meta__tags" href="/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%8E%9F%E7%90%86/">计算机组成原理</a></div><div class="post_share"><div class="social-share" data-image="/img/back7.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/06/26/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%8E%9F%E7%90%86%E2%80%94%E2%80%94%E5%8D%95%E5%91%A8%E6%9C%9F-CPU-%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0%E2%80%94%E5%8D%81%E6%9D%A1%E6%8C%87%E4%BB%A4-CPU/" title="计算机组成原理——单周期 CPU 设计与实现—十条指令 CPU"><img class="cover" src="/img/back8.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">计算机组成原理——单周期 CPU 设计与实现—十条指令 CPU</div></div></a></div><div class="next-post pull-right"><a href="/2021/07/13/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E8%AF%BE%E7%A8%8B%E8%AE%BE%E8%AE%A1%E2%80%94%E2%80%94%E5%8F%8C%E7%AB%AF%E9%98%9F%E5%88%97/" title="数据结构课程设计——应用小大根交替堆实现双端优先队列"><img class="cover" src="/img/roll.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">数据结构课程设计——应用小大根交替堆实现双端优先队列</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/06/26/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%8E%9F%E7%90%86%E2%80%94%E2%80%94%E5%8D%95%E5%91%A8%E6%9C%9F-CPU-%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0%E2%80%94%E5%8D%81%E6%9D%A1%E6%8C%87%E4%BB%A4-CPU/" title="计算机组成原理——单周期 CPU 设计与实现—十条指令 CPU"><img class="cover" src="/img/back8.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-06-26</div><div class="title">计算机组成原理——单周期 CPU 设计与实现—十条指令 CPU</div></div></a></div><div><a href="/2023/05/12/%E4%BF%A1%E6%81%AF%E5%AE%89%E5%85%A8%E6%8A%80%E6%9C%AF%E2%80%94%E2%80%94DES%E5%92%8CRSA%E5%8A%A0%E5%AF%86%E8%A7%A3%E5%AF%86%E7%A8%8B%E5%BA%8F/" title="信息安全技术——DES和RSA加密解密程序"><img class="cover" src="/img/back4.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-05-12</div><div class="title">信息安全技术——DES和RSA加密解密程序</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/webimg.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">冬贰</div><div class="author-info__description">This is my Blog</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">17</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">16</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">19</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="tencent://AddContact/?fromId=45&amp;fromSubId=1&amp;subcmd=all&amp;uin=1725030706&amp;website=www.oicqzone.com" target="_blank" title="QQ"><i class="fab fa-qq"></i></a><a class="social-icon" href="mailto:xiayi0409@163.com" target="_blank" title="Email"><i class="fas fa-envelope-open-text"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%F0%9F%8D%80%E8%AE%BE%E8%AE%A1%E8%A6%81%E6%B1%82"><span class="toc-text">🍀设计要求</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%F0%9F%8D%80%E6%96%B9%E6%A1%88%E8%AE%BE%E8%AE%A1"><span class="toc-text">🍀方案设计</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5%E6%96%B9%E6%A1%88%E5%8E%9F%E7%90%86"><span class="toc-text">🌵方案原理</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5%E6%A0%B9%E6%8D%AE%E5%8A%9F%E8%83%BD%E5%92%8C%E6%A0%BC%E5%BC%8F%E5%AE%8C%E6%88%90CPU%E7%9A%84%E6%95%B0%E6%8D%AE%E9%80%9A%E8%B7%AF%E8%AE%BE%E8%AE%A1"><span class="toc-text">🌵根据功能和格式完成CPU的数据通路设计</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5%E6%A0%B9%E6%8D%AE%E6%8C%87%E4%BB%A4%E5%8A%9F%E8%83%BD%E3%80%81%E6%95%B0%E6%8D%AE%E9%80%9A%E8%B7%AF%E5%AE%8C%E6%88%90%E6%8E%A7%E5%88%B6%E5%8D%95%E5%85%83%E7%9A%84%E8%AE%BE%E8%AE%A1"><span class="toc-text">🌵根据指令功能、数据通路完成控制单元的设计</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%F0%9F%8D%80%E7%BC%96%E7%A8%8B%E6%AD%A5%E9%AA%A4"><span class="toc-text">🍀编程步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5CPU%E5%90%84%E6%A8%A1%E5%9D%97Verilog%E5%AE%9E%E7%8E%B0"><span class="toc-text">🌵CPU各模块Verilog实现</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%F0%9F%8C%BEPC%E6%A8%A1%E5%9D%97"><span class="toc-text">🌾PC模块</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%F0%9F%8C%BE%E6%8C%87%E4%BB%A4%E5%AD%98%E5%82%A8%E6%A8%A1%E5%9D%97"><span class="toc-text">🌾指令存储模块</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%F0%9F%8C%BE%E5%AF%84%E5%AD%98%E5%99%A8%E5%A0%86"><span class="toc-text">🌾寄存器堆</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%F0%9F%8C%BEALU"><span class="toc-text">🌾ALU</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%F0%9F%8C%BECU"><span class="toc-text">🌾CU</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5CPU%E9%A1%B6%E5%B1%82%E6%96%87%E4%BB%B6%E5%B0%81%E8%A3%85%E5%AE%9E%E7%8E%B0"><span class="toc-text">🌵CPU顶层文件封装实现</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5CPU%E6%A8%A1%E6%8B%9F%E4%BB%BF%E7%9C%9F"><span class="toc-text">🌵CPU模拟仿真</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%F0%9F%8C%BETestBench%E5%85%B3%E9%94%AE%E4%BB%A3%E7%A0%81"><span class="toc-text">🌾TestBench关键代码</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%F0%9F%8D%80%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4"><span class="toc-text">🍀实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5%E5%BB%BA%E7%AB%8BModelSim%E5%B7%A5%E7%A8%8B"><span class="toc-text">🌵建立ModelSim工程</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5%E5%BC%80%E5%A7%8B%E4%BB%BF%E7%9C%9F"><span class="toc-text">🌵开始仿真</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%F0%9F%8D%80%E6%95%85%E9%9A%9C%E4%B8%8E%E8%B0%83%E8%AF%95"><span class="toc-text">🍀故障与调试</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5%E5%AE%89%E8%A3%85%E6%95%85%E9%9A%9C1"><span class="toc-text">🌵安装故障1</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5%E5%AE%9E%E9%AA%8C%E6%95%85%E9%9A%9C2"><span class="toc-text">🌵实验故障2</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5%E5%AE%9E%E9%AA%8C%E6%95%85%E9%9A%9C3"><span class="toc-text">🌵实验故障3</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5%E5%AE%9E%E9%AA%8C%E6%95%85%E9%9A%9C4"><span class="toc-text">🌵实验故障4</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5%E5%AE%9E%E9%AA%8C%E6%95%85%E9%9A%9C5"><span class="toc-text">🌵实验故障5</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5%E5%AE%9E%E9%AA%8C%E6%95%85%E9%9A%9C6"><span class="toc-text">🌵实验故障6</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%F0%9F%8C%B5%E5%AE%9E%E9%AA%8C%E6%95%85%E9%9A%9C7"><span class="toc-text">🌵实验故障7</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%F0%9F%8D%80%E4%BB%BF%E7%9C%9F%E5%8F%8A%E5%88%86%E6%9E%90"><span class="toc-text">🍀仿真及分析</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2023/06/15/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E2%80%94%E2%80%94%E6%9F%A5%E6%89%BE/" title="数据结构——查找"><img src="/img/shu6.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="数据结构——查找"/></a><div class="content"><a class="title" href="/2023/06/15/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E2%80%94%E2%80%94%E6%9F%A5%E6%89%BE/" title="数据结构——查找">数据结构——查找</a><time datetime="2023-06-15T03:47:57.000Z" title="发表于 2023-06-15 11:47:57">2023-06-15</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/06/11/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C%E2%80%94%E2%80%94%E7%BB%AA%E8%AE%BA/" title="计算机网络——绪论"><img src="/img/wang1.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="计算机网络——绪论"/></a><div class="content"><a class="title" href="/2023/06/11/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C%E2%80%94%E2%80%94%E7%BB%AA%E8%AE%BA/" title="计算机网络——绪论">计算机网络——绪论</a><time datetime="2023-06-11T10:24:09.000Z" title="发表于 2023-06-11 18:24:09">2023-06-11</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/06/08/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E2%80%94%E2%80%94%E5%9B%BE/" title="数据结构——图"><img src="/img/shu5.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="数据结构——图"/></a><div class="content"><a class="title" href="/2023/06/08/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E2%80%94%E2%80%94%E5%9B%BE/" title="数据结构——图">数据结构——图</a><time datetime="2023-06-08T07:23:00.000Z" title="发表于 2023-06-08 15:23:00">2023-06-08</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/06/01/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E2%80%94%E2%80%94%E6%A0%91%E5%92%8C%E4%BA%8C%E5%8F%89%E6%A0%91/" title="数据结构——树和二叉树"><img src="/img/shu4.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="数据结构——树和二叉树"/></a><div class="content"><a class="title" href="/2023/06/01/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E2%80%94%E2%80%94%E6%A0%91%E5%92%8C%E4%BA%8C%E5%8F%89%E6%A0%91/" title="数据结构——树和二叉树">数据结构——树和二叉树</a><time datetime="2023-06-01T14:03:47.000Z" title="发表于 2023-06-01 22:03:47">2023-06-01</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/05/25/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E2%80%94%E2%80%94%E6%A0%88%E5%92%8C%E9%98%9F%E5%88%97/" title="数据结构——栈和队列"><img src="/img/shu3.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="数据结构——栈和队列"/></a><div class="content"><a class="title" href="/2023/05/25/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E2%80%94%E2%80%94%E6%A0%88%E5%92%8C%E9%98%9F%E5%88%97/" title="数据结构——栈和队列">数据结构——栈和队列</a><time datetime="2023-05-25T15:03:47.000Z" title="发表于 2023-05-25 23:03:47">2023-05-25</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/img/back7.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By 冬贰</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    chtml: {
      scale: 1.1
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        insertScript: [200, () => {
          document.querySelectorAll('mjx-container').forEach(node => {
            if (node.hasAttribute('display')) {
              btf.wrap(node, 'div', { class: 'mathjax-overflow' })
            } else {
              btf.wrap(node, 'span', { class: 'mathjax-overflow' })
            }
          });
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typesetPromise()
}</script></div><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/activate-power-mode.min.js"></script><script>POWERMODE.colorful = true;
POWERMODE.shake = true;
POWERMODE.mobile = false;
document.body.addEventListener('input', POWERMODE);
</script><script id="click-heart" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-heart.min.js" async="async" mobile="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div class="no-result" id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>