 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Sep 21 06:38:12 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      9
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      4

Cells                                                              22
    Cells do not drive (LINT-1)                                    20
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'RST_SYNC', cell 'C37' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C154' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C157' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C162' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C169' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_PTR_WD4', cell 'C178' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_PTR_WD4', cell 'C177' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C115' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_RX_FSM', output port 'edge_cnt_en' is connected directly to output port 'data_samp_en'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'TX_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'RX_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Sep 21 06:55:51 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       5
    Constant outputs (LINT-52)                                      4

Cells                                                              22
    Cells do not drive (LINT-1)                                    20
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'RST_SYNC', cell 'C37' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C154' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C157' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C162' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C169' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_PTR_WD4', cell 'C178' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_PTR_WD4', cell 'C177' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C115' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'SYS_CTRL', output port 'ALU_EN' is connected directly to output port 'CLKGATE_EN'. (LINT-31)
Warning: In design 'UART_RX_FSM', output port 'edge_cnt_en' is connected directly to output port 'data_samp_en'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'TX_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'RX_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Sep 21 06:57:27 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      9
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       4
    Constant outputs (LINT-52)                                      4

Cells                                                              22
    Cells do not drive (LINT-1)                                    20
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'RST_SYNC', cell 'C37' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C154' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C157' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C162' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C169' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_PTR_WD4', cell 'C178' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_PTR_WD4', cell 'C177' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C115' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_RX_FSM', output port 'edge_cnt_en' is connected directly to output port 'data_samp_en'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'TX_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'RX_ClkDiv' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
1
