#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Nov 26 17:37:32 2019
# Process ID: 18680
# Log file: D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/planAhead_run_2/planAhead.log
# Journal file: D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/uni/2019-2020/CTH/Digital_project_laboratory/project/vhdl/interface_lcd/top_display/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin E3 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
save_constraints
