{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707815049001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2023  Intel Corporation. All rights reserved. " "Copyright (C) 2023  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 10:04:08 2024 " "Processing started: Tue Feb 13 10:04:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707815049001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815049001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --family=\"Cyclone IV E\" or1420SingleCore " "Command: quartus_map --family=\"Cyclone IV E\" or1420SingleCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815049001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707815049083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707815049083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/bios/verilog/bios1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/bios/verilog/bios1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 biosRom " "Found entity 1: biosRom" {  } { { "../../../modules/bios/verilog/bios1_rom.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/bios/verilog/bios1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/bios/verilog/bios.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/bios/verilog/bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 bios " "Found entity 1: bios" {  } { { "../../../modules/bios/verilog/bios.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/bios/verilog/bios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 busArbiter " "Found entity 1: busArbiter" {  } { { "../../../modules/bus_arbiter/verilog/busArbiter.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 queueMemory " "Found entity 1: queueMemory" {  } { { "../../../modules/bus_arbiter/verilog/queueMemory.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 charRom " "Found entity 1: charRom" {  } { { "../../../modules/hdmi_720p/font/ami386__8x8.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphicsController " "Found entity 1: graphicsController" {  } { { "../../../modules/hdmi_720p/verilog/graphicsController.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "activePixel ACTIVEPIXEL hdmi_720p.v(17) " "Verilog HDL Declaration information at hdmi_720p.v(17): object \"activePixel\" differs only in case from object \"ACTIVEPIXEL\" in the same scope" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707815053053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_720p " "Found entity 1: hdmi_720p" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualPortRam2k " "Found entity 1: dualPortRam2k" {  } { { "../../../modules/hdmi_720p/verilog/ram2kdp.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualPortRam4k " "Found entity 1: dualPortRam4k" {  } { { "../../../modules/hdmi_720p/verilog/ram4kdp.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/textController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/textController.v" { { "Info" "ISGN_ENTITY_NAME" "1 textController " "Found entity 1: textController" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmdsEncoder " "Found entity 1: tmdsEncoder" {  } { { "../../../modules/hdmi_720p/verilog/tmds_encoder.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/screens.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/screens.v" { { "Info" "ISGN_ENTITY_NAME" "1 screens " "Found entity 1: screens" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiShiftSingle.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiShiftSingle.v" { { "Info" "ISGN_ENTITY_NAME" "1 spiShiftSingle " "Found entity 1: spiShiftSingle" {  } { { "../../../modules/spi/verilog/spiShiftSingle.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiShiftSingle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiShiftQuad.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiShiftQuad.v" { { "Info" "ISGN_ENTITY_NAME" "1 spiShiftQuad " "Found entity 1: spiShiftQuad" {  } { { "../../../modules/spi/verilog/spiShiftQuad.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiShiftQuad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiBus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiBus.v" { { "Info" "ISGN_ENTITY_NAME" "1 spiBus " "Found entity 1: spiBus" {  } { { "../../../modules/spi/verilog/spiBus.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/i2c/verilog/i2cMaster.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/i2c/verilog/i2cMaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cMaster " "Found entity 1: i2cMaster" {  } { { "../../../modules/i2c/verilog/i2cMaster.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/i2c/verilog/i2cMaster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cCustomInstr " "Found entity 1: i2cCustomInstr" {  } { { "../../../modules/i2c/verilog/i2cCustomInstr.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/camera/verilog/camera.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/camera/verilog/camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "../../../modules/camera/verilog/camera.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/camera/verilog/camera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/delay/verilog/delayIse.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/delay/verilog/delayIse.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayIse " "Found entity 1: delayIse" {  } { { "../../../modules/delay/verilog/delayIse.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/delay/verilog/delayIse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v" { { "Info" "ISGN_ENTITY_NAME" "1 swapByte " "Found entity 1: swapByte" {  } { { "../../../modules/swapbyteIse/verilog/swapByteIse.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/baudGenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/baudGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudGenerator " "Found entity 1: baudGenerator" {  } { { "../../../modules/uart/verilog/baudGenerator.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/baudGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartFifoMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartFifoMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartFifoMemory " "Found entity 1: uartFifoMemory" {  } { { "../../../modules/uart/verilog/uartFifoMemory.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartFifoMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartRx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartRx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartRx " "Found entity 1: uartRx" {  } { { "../../../modules/uart/verilog/uartRx.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartRx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartTx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartTx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartTx " "Found entity 1: uartTx" {  } { { "../../../modules/uart/verilog/uartTx.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartTx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartRxFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartRxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartRxFifo " "Found entity 1: uartRxFifo" {  } { { "../../../modules/uart/verilog/uartRxFifo.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartRxFifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartTxFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartTxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartTxFifo " "Found entity 1: uartTxFifo" {  } { { "../../../modules/uart/verilog/uartTxFifo.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartTxFifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartBus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartBus.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartBus " "Found entity 1: uartBus" {  } { { "../../../modules/uart/verilog/uartBus.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../../modules/or1420/verilog/adder.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/dCacheSpm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/dCacheSpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCacheSpm " "Found entity 1: dCacheSpm" {  } { { "../../../modules/or1420/verilog/dCacheSpm.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/dCacheSpm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/dCache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/dCache.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCache " "Found entity 1: dCache" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/dCache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/decodeStage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/decodeStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeStage " "Found entity 1: decodeStage" {  } { { "../../../modules/or1420/verilog/decodeStage.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/decodeStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/executeStage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/executeStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 executeStage " "Found entity 1: executeStage" {  } { { "../../../modules/or1420/verilog/executeStage.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/executeStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053070 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetchStage.v(110) " "Verilog HDL information at fetchStage.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/fetchStage.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707815053070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/fetchStage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/fetchStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchStage " "Found entity 1: fetchStage" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/fetchStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/logicUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/logicUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 logicUnit " "Found entity 1: logicUnit" {  } { { "../../../modules/or1420/verilog/logicUnit.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/logicUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lutRam32x1 " "Found entity 1: lutRam32x1" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/memoryStage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/memoryStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryStage " "Found entity 1: memoryStage" {  } { { "../../../modules/or1420/verilog/memoryStage.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/memoryStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../../../modules/or1420/verilog/multiplier.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/or1420Top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/or1420Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1420Top " "Found entity 1: or1420Top" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/or1420Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/regiserFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/regiserFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../../../modules/or1420/verilog/regiserFile.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/regiserFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../../../modules/or1420/verilog/shifter.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/sprUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/sprUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprUnit " "Found entity 1: sprUnit" {  } { { "../../../modules/or1420/verilog/sprUnit.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/sprUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdramFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdramFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdramFifo " "Found entity 1: sdramFifo" {  } { { "../../../modules/sdram/verilog/sdramFifo.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdramFifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053073 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram.v(145) " "Verilog HDL information at sdram.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdram.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707815053074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdramController " "Found entity 1: sdramController" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/decimalCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/decimalCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimalCounter " "Found entity 1: decimalCounter" {  } { { "../../../modules/support/verilog/decimalCounter.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/decimalCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/processorId.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/processorId.v" { { "Info" "ISGN_ENTITY_NAME" "1 processorId " "Found entity 1: processorId" {  } { { "../../../modules/support/verilog/processorId.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/processorId.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/synchroFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/synchroFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchroFlop " "Found entity 1: synchroFlop" {  } { { "../../../modules/support/verilog/synchroFlop.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/synchroFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram16x32DpAr " "Found entity 1: sram16x32DpAr" {  } { { "../../../modules/support/verilog/sram_16x32_dp_ar.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram32x32DpAr " "Found entity 1: sram32x32DpAr" {  } { { "../../../modules/support/verilog/sram_32x32_dp_ar.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_512x32_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_512x32_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram512X32Dp " "Found entity 1: sram512X32Dp" {  } { { "../../../modules/support/verilog/sram_512x32_dp.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_512x32_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_512x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_512x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram512X32 " "Found entity 1: sram512X32" {  } { { "../../../modules/support/verilog/sram_512x32.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_512x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram1024X16Dp " "Found entity 1: sram1024X16Dp" {  } { { "../../../modules/support/verilog/sram_1024x16_dp.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram2048x8Dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram2048x8Dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram2048X8Dp " "Found entity 1: sram2048X8Dp" {  } { { "../../../modules/support/verilog/sram2048x8Dp.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram2048x8Dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1420SingleCore " "Found entity 1: or1420SingleCore" {  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "or1420SingleCore " "Elaborating entity \"or1420SingleCore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707815053120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "29 28 or1420SingleCore.v(611) " "Verilog HDL assignment warning at or1420SingleCore.v(611): truncated value with size 29 to match size of target (28)" {  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707815053125 "|or1420SingleCore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll:altpll_component\"" {  } { { "../verilog/or1420SingleCore.v" "altpll_component" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:altpll_component " "Elaborated megafunction instantiation \"altpll:altpll_component\"" {  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:altpll_component " "Instantiated megafunction \"altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 16 " "Parameter \"clk0_divide_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 99 " "Parameter \"clk0_multiply_by\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 8 " "Parameter \"clk1_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 99 " "Parameter \"clk1_multiply_by\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 16 " "Parameter \"clk2_divide_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 99 " "Parameter \"clk2_multiply_by\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 8 " "Parameter \"clk3_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 99 " "Parameter \"clk3_multiply_by\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815053160 ""}  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707815053160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_altpll " "Found entity 1: test_altpll" {  } { { "db/test_altpll.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815053180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815053180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_altpll altpll:altpll_component\|test_altpll:auto_generated " "Elaborating entity \"test_altpll\" for hierarchy \"altpll:altpll_component\|test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartBus uartBus:uart1 " "Elaborating entity \"uartBus\" for hierarchy \"uartBus:uart1\"" {  } { { "../verilog/or1420SingleCore.v" "uart1" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053184 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uartBus.v(61) " "Verilog HDL Case Statement information at uartBus.v(61): all case item expressions in this case statement are onehot" {  } { { "../../../modules/uart/verilog/uartBus.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartBus.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053185 "|or1420SingleCore|uartBus:uart1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudGenerator uartBus:uart1\|baudGenerator:bdg " "Elaborating entity \"baudGenerator\" for hierarchy \"uartBus:uart1\|baudGenerator:bdg\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "bdg" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartBus.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartTxFifo uartBus:uart1\|uartTxFifo:TXF " "Elaborating entity \"uartTxFifo\" for hierarchy \"uartBus:uart1\|uartTxFifo:TXF\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "TXF" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartBus.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartFifoMemory uartBus:uart1\|uartTxFifo:TXF\|uartFifoMemory:fifoMem " "Elaborating entity \"uartFifoMemory\" for hierarchy \"uartBus:uart1\|uartTxFifo:TXF\|uartFifoMemory:fifoMem\"" {  } { { "../../../modules/uart/verilog/uartTxFifo.v" "fifoMem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartTxFifo.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartTx uartBus:uart1\|uartTx:TXC " "Elaborating entity \"uartTx\" for hierarchy \"uartBus:uart1\|uartTx:TXC\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "TXC" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartBus.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartRxFifo uartBus:uart1\|uartRxFifo:RXF " "Elaborating entity \"uartRxFifo\" for hierarchy \"uartBus:uart1\|uartRxFifo:RXF\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "RXF" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartBus.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartRx uartBus:uart1\|uartRx:RXC " "Elaborating entity \"uartRx\" for hierarchy \"uartBus:uart1\|uartRx:RXC\"" {  } { { "../../../modules/uart/verilog/uartBus.v" "RXC" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartBus.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053217 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uartRx.v(94) " "Verilog HDL Case Statement information at uartRx.v(94): all case item expressions in this case statement are onehot" {  } { { "../../../modules/uart/verilog/uartRx.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartRx.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053218 "|or1420SingleCore|uartBus:uart1|uartRx:RXC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramController sdramController:sdram " "Elaborating entity \"sdramController\" for hierarchy \"sdramController:sdram\"" {  } { { "../verilog/or1420SingleCore.v" "sdram" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sdram.v(44) " "Verilog HDL assignment warning at sdram.v(44): truncated value with size 32 to match size of target (14)" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdram.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707815053222 "|or1420SingleCore|sdramController:sdram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sdram.v(46) " "Verilog HDL assignment warning at sdram.v(46): truncated value with size 32 to match size of target (14)" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdram.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707815053222 "|or1420SingleCore|sdramController:sdram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sdram.v(47) " "Verilog HDL assignment warning at sdram.v(47): truncated value with size 32 to match size of target (14)" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdram.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707815053222 "|or1420SingleCore|sdramController:sdram"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram.v(195) " "Verilog HDL Case Statement information at sdram.v(195): all case item expressions in this case statement are onehot" {  } { { "../../../modules/sdram/verilog/sdram.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdram.v" 195 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053225 "|or1420SingleCore|sdramController:sdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramFifo sdramController:sdram\|sdramFifo:buffer " "Elaborating entity \"sdramFifo\" for hierarchy \"sdramController:sdram\|sdramFifo:buffer\"" {  } { { "../../../modules/sdram/verilog/sdram.v" "buffer" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdram.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram512X32Dp sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem " "Elaborating entity \"sram512X32Dp\" for hierarchy \"sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\"" {  } { { "../../../modules/sdram/verilog/sdramFifo.v" "readMem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/sdram/verilog/sdramFifo.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1420Top or1420Top:cpu1 " "Elaborating entity \"or1420Top\" for hierarchy \"or1420Top:cpu1\"" {  } { { "../verilog/or1420SingleCore.v" "cpu1" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchStage or1420Top:cpu1\|fetchStage:fetch " "Elaborating entity \"fetchStage\" for hierarchy \"or1420Top:cpu1\|fetchStage:fetch\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "fetch" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/or1420Top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053279 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fetchStage.v(164) " "Verilog HDL Case Statement information at fetchStage.v(164): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/fetchStage.v" 164 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053284 "|or1420SingleCore|or1420Top:cpu1|fetchStage:fetch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fetchStage.v(191) " "Verilog HDL Case Statement information at fetchStage.v(191): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/fetchStage.v" 191 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053285 "|or1420SingleCore|or1420Top:cpu1|fetchStage:fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeStage or1420Top:cpu1\|decodeStage:decode " "Elaborating entity \"decodeStage\" for hierarchy \"or1420Top:cpu1\|decodeStage:decode\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "decode" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/or1420Top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executeStage or1420Top:cpu1\|executeStage:exe " "Elaborating entity \"executeStage\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "exe" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/or1420Top.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053326 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "executeStage.v(132) " "Verilog HDL Case Statement information at executeStage.v(132): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/executeStage.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/executeStage.v" 132 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053327 "|or1420SingleCore|or1420Top:cpu1|executeStage:exe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder or1420Top:cpu1\|executeStage:exe\|adder:addSub " "Elaborating entity \"adder\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\|adder:addSub\"" {  } { { "../../../modules/or1420/verilog/executeStage.v" "addSub" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/executeStage.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicUnit or1420Top:cpu1\|executeStage:exe\|logicUnit:logicU " "Elaborating entity \"logicUnit\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\|logicUnit:logicU\"" {  } { { "../../../modules/or1420/verilog/executeStage.v" "logicU" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/executeStage.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier or1420Top:cpu1\|executeStage:exe\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\"" {  } { { "../../../modules/or1420/verilog/executeStage.v" "mul" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/executeStage.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter or1420Top:cpu1\|executeStage:exe\|shifter:shift " "Elaborating entity \"shifter\" for hierarchy \"or1420Top:cpu1\|executeStage:exe\|shifter:shift\"" {  } { { "../../../modules/or1420/verilog/executeStage.v" "shift" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/executeStage.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprUnit or1420Top:cpu1\|sprUnit:sprs " "Elaborating entity \"sprUnit\" for hierarchy \"or1420Top:cpu1\|sprUnit:sprs\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "sprs" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/or1420Top.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryStage or1420Top:cpu1\|memoryStage:mem " "Elaborating entity \"memoryStage\" for hierarchy \"or1420Top:cpu1\|memoryStage:mem\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/or1420Top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile or1420Top:cpu1\|registerFile:regs " "Elaborating entity \"registerFile\" for hierarchy \"or1420Top:cpu1\|registerFile:regs\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "regs" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/or1420Top.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lutRam32x1 or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram1 " "Elaborating entity \"lutRam32x1\" for hierarchy \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram1\"" {  } { { "../../../modules/or1420/verilog/regiserFile.v" "makeregs\[0\].ram1" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/regiserFile.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCache or1420Top:cpu1\|dCache:loadStore " "Elaborating entity \"dCache\" for hierarchy \"or1420Top:cpu1\|dCache:loadStore\"" {  } { { "../../../modules/or1420/verilog/or1420Top.v" "loadStore" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/or1420Top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053388 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(100) " "Verilog HDL Case Statement information at dCache.v(100): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/dCache.v" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053389 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(130) " "Verilog HDL Case Statement information at dCache.v(130): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/dCache.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053389 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(162) " "Verilog HDL Case Statement information at dCache.v(162): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/dCache.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053390 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(182) " "Verilog HDL Case Statement information at dCache.v(182): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/dCache.v" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053390 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dCache.v(209) " "Verilog HDL Case Statement information at dCache.v(209): all case item expressions in this case statement are onehot" {  } { { "../../../modules/or1420/verilog/dCache.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/dCache.v" 209 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053391 "|or1420SingleCore|or1420Top:cpu1|dCache:loadStore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCacheSpm or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm " "Elaborating entity \"dCacheSpm\" for hierarchy \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\"" {  } { { "../../../modules/or1420/verilog/dCache.v" "spm" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/dCache.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processorId processorId:cpuFreq " "Elaborating entity \"processorId\" for hierarchy \"processorId:cpuFreq\"" {  } { { "../verilog/or1420SingleCore.v" "cpuFreq" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 processorId.v(28) " "Verilog HDL assignment warning at processorId.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../../../modules/support/verilog/processorId.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/processorId.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707815053430 "|or1420SingleCore|processorId:cpuFreq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchroFlop processorId:cpuFreq\|synchroFlop:msync " "Elaborating entity \"synchroFlop\" for hierarchy \"processorId:cpuFreq\|synchroFlop:msync\"" {  } { { "../../../modules/support/verilog/processorId.v" "msync" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/processorId.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimalCounter processorId:cpuFreq\|decimalCounter:cnt\[0\].dcount " "Elaborating entity \"decimalCounter\" for hierarchy \"processorId:cpuFreq\|decimalCounter:cnt\[0\].dcount\"" {  } { { "../../../modules/support/verilog/processorId.v" "cnt\[0\].dcount" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/processorId.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swapByte swapByte:ise1 " "Elaborating entity \"swapByte\" for hierarchy \"swapByte:ise1\"" {  } { { "../verilog/or1420SingleCore.v" "ise1" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2cCustomInstr i2cCustomInstr:i2cm " "Elaborating entity \"i2cCustomInstr\" for hierarchy \"i2cCustomInstr:i2cm\"" {  } { { "../verilog/or1420SingleCore.v" "i2cm" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2cMaster i2cCustomInstr:i2cm\|i2cMaster:master " "Elaborating entity \"i2cMaster\" for hierarchy \"i2cCustomInstr:i2cm\|i2cMaster:master\"" {  } { { "../../../modules/i2c/verilog/i2cCustomInstr.v" "master" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2cMaster.v(92) " "Verilog HDL assignment warning at i2cMaster.v(92): truncated value with size 32 to match size of target (6)" {  } { { "../../../modules/i2c/verilog/i2cMaster.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/i2c/verilog/i2cMaster.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707815053443 "|or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2cMaster.v(113) " "Verilog HDL Case Statement information at i2cMaster.v(113): all case item expressions in this case statement are onehot" {  } { { "../../../modules/i2c/verilog/i2cMaster.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/i2c/verilog/i2cMaster.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053444 "|or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2cMaster.v(170) " "Verilog HDL Case Statement information at i2cMaster.v(170): all case item expressions in this case statement are onehot" {  } { { "../../../modules/i2c/verilog/i2cMaster.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/i2c/verilog/i2cMaster.v" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053444 "|or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayIse delayIse:delayMicro " "Elaborating entity \"delayIse\" for hierarchy \"delayIse:delayMicro\"" {  } { { "../verilog/or1420SingleCore.v" "delayMicro" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 delayIse.v(49) " "Verilog HDL assignment warning at delayIse.v(49): truncated value with size 32 to match size of target (4)" {  } { { "../../../modules/delay/verilog/delayIse.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/delay/verilog/delayIse.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707815053452 "|or1420SingleCore|delayIse:delayMicro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera camera:camIf " "Elaborating entity \"camera\" for hierarchy \"camera:camIf\"" {  } { { "../verilog/or1420SingleCore.v" "camIf" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 camera.v(75) " "Verilog HDL assignment warning at camera.v(75): truncated value with size 32 to match size of target (17)" {  } { { "../../../modules/camera/verilog/camera.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/camera/verilog/camera.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707815053458 "|or1420SingleCore|camera:camIf"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "camera.v(208) " "Verilog HDL Case Statement information at camera.v(208): all case item expressions in this case statement are onehot" {  } { { "../../../modules/camera/verilog/camera.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/camera/verilog/camera.v" 208 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053459 "|or1420SingleCore|camera:camIf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualPortRam2k camera:camIf\|dualPortRam2k:lineBuffer " "Elaborating entity \"dualPortRam2k\" for hierarchy \"camera:camIf\|dualPortRam2k:lineBuffer\"" {  } { { "../../../modules/camera/verilog/camera.v" "lineBuffer" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/camera/verilog/camera.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screens screens:hdmi " "Elaborating entity \"screens\" for hierarchy \"screens:hdmi\"" {  } { { "../verilog/or1420SingleCore.v" "hdmi" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screens.v(306) " "Verilog HDL assignment warning at screens.v(306): truncated value with size 32 to match size of target (8)" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707815053486 "|or1420SingleCore|screens:hdmi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_720p screens:hdmi\|hdmi_720p:generator " "Elaborating entity \"hdmi_720p\" for hierarchy \"screens:hdmi\|hdmi_720p:generator\"" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "generator" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053497 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hdmi_720p.v(113) " "Verilog HDL Case Statement information at hdmi_720p.v(113): all case item expressions in this case statement are onehot" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053498 "|or1420SingleCore|screens:hdmi|hdmi_720p:generator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hdmi_720p.v(123) " "Verilog HDL Case Statement information at hdmi_720p.v(123): all case item expressions in this case statement are onehot" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053498 "|or1420SingleCore|screens:hdmi|hdmi_720p:generator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hdmi_720p.v(155) " "Verilog HDL Case Statement information at hdmi_720p.v(155): all case item expressions in this case statement are onehot" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053499 "|or1420SingleCore|screens:hdmi|hdmi_720p:generator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hdmi_720p.v(165) " "Verilog HDL Case Statement information at hdmi_720p.v(165): all case item expressions in this case statement are onehot" {  } { { "../../../modules/hdmi_720p/verilog/hdmi_720p.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v" 165 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053499 "|or1420SingleCore|screens:hdmi|hdmi_720p:generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textController screens:hdmi\|textController:textC1 " "Elaborating entity \"textController\" for hierarchy \"screens:hdmi\|textController:textC1\"" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "textC1" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textController screens:hdmi\|textController:textC2 " "Elaborating entity \"textController\" for hierarchy \"screens:hdmi\|textController:textC2\"" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "textC2" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualPortRam4k screens:hdmi\|dualPortRam4k:asciiRam1 " "Elaborating entity \"dualPortRam4k\" for hierarchy \"screens:hdmi\|dualPortRam4k:asciiRam1\"" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "asciiRam1" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charRom screens:hdmi\|charRom:asciiRom " "Elaborating entity \"charRom\" for hierarchy \"screens:hdmi\|charRom:asciiRom\"" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "asciiRom" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphicsController screens:hdmi\|graphicsController:graphics " "Elaborating entity \"graphicsController\" for hierarchy \"screens:hdmi\|graphicsController:graphics\"" {  } { { "../../../modules/hdmi_720p/verilog/screens.v" "graphics" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/screens.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053547 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "graphicsController.v(148) " "Verilog HDL Case Statement information at graphicsController.v(148): all case item expressions in this case statement are onehot" {  } { { "../../../modules/hdmi_720p/verilog/graphicsController.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053549 "|or1420SingleCore|screens:hdmi|graphicsController:graphics"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spiBus spiBus:flash " "Elaborating entity \"spiBus\" for hierarchy \"spiBus:flash\"" {  } { { "../verilog/or1420SingleCore.v" "flash" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spiShiftQuad spiBus:flash\|spiShiftQuad:quad " "Elaborating entity \"spiShiftQuad\" for hierarchy \"spiBus:flash\|spiShiftQuad:quad\"" {  } { { "../../../modules/spi/verilog/spiBus.v" "quad" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiBus.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spiShiftSingle spiBus:flash\|spiShiftSingle:single " "Elaborating entity \"spiShiftSingle\" for hierarchy \"spiBus:flash\|spiShiftSingle:single\"" {  } { { "../../../modules/spi/verilog/spiBus.v" "single" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiBus.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053587 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spiShiftSingle.v(190) " "Verilog HDL Case Statement information at spiShiftSingle.v(190): all case item expressions in this case statement are onehot" {  } { { "../../../modules/spi/verilog/spiShiftSingle.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiShiftSingle.v" 190 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053591 "|or1420SingleCore|spiBus:flash|spiShiftSingle:single"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spiShiftSingle.v(244) " "Verilog HDL Case Statement information at spiShiftSingle.v(244): all case item expressions in this case statement are onehot" {  } { { "../../../modules/spi/verilog/spiShiftSingle.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiShiftSingle.v" 244 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053591 "|or1420SingleCore|spiBus:flash|spiShiftSingle:single"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spiShiftSingle.v(243) " "Verilog HDL Case Statement information at spiShiftSingle.v(243): all case item expressions in this case statement are onehot" {  } { { "../../../modules/spi/verilog/spiShiftSingle.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/spi/verilog/spiShiftSingle.v" 243 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053591 "|or1420SingleCore|spiBus:flash|spiShiftSingle:single"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bios bios:start " "Elaborating entity \"bios\" for hierarchy \"bios:start\"" {  } { { "../verilog/or1420SingleCore.v" "start" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053627 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bios.v(78) " "Verilog HDL Case Statement information at bios.v(78): all case item expressions in this case statement are onehot" {  } { { "../../../modules/bios/verilog/bios.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/bios/verilog/bios.v" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053628 "|or1420SingleCore|bios:start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "biosRom bios:start\|biosRom:rom " "Elaborating entity \"biosRom\" for hierarchy \"bios:start\|biosRom:rom\"" {  } { { "../../../modules/bios/verilog/bios.v" "rom" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/bios/verilog/bios.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busArbiter busArbiter:arbiter " "Elaborating entity \"busArbiter\" for hierarchy \"busArbiter:arbiter\"" {  } { { "../verilog/or1420SingleCore.v" "arbiter" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053651 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "busArbiter.v(40) " "Verilog HDL Case Statement information at busArbiter.v(40): all case item expressions in this case statement are onehot" {  } { { "../../../modules/bus_arbiter/verilog/busArbiter.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707815053652 "|or1420SingleCore|busArbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queueMemory busArbiter:arbiter\|queueMemory:queue " "Elaborating entity \"queueMemory\" for hierarchy \"busArbiter:arbiter\|queueMemory:queue\"" {  } { { "../../../modules/bus_arbiter/verilog/busArbiter.v" "queue" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815053663 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "screens:hdmi\|dualPortRam2k:LineBuffer2\|memory_rtl_0 " "Inferred dual-clock RAM node \"screens:hdmi\|dualPortRam2k:LineBuffer2\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1707815055080 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "screens:hdmi\|dualPortRam2k:LineBuffer1\|memory_rtl_0 " "Inferred dual-clock RAM node \"screens:hdmi\|dualPortRam2k:LineBuffer1\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1707815055080 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "camera:camIf\|dualPortRam2k:lineBuffer\|memory_rtl_0 " "Inferred dual-clock RAM node \"camera:camIf\|dualPortRam2k:lineBuffer\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1707815055080 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|memory_rtl_0 " "Inferred dual-clock RAM node \"sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1707815055080 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "screens:hdmi\|dualPortRam4k:asciiRam1\|memory_rtl_0 " "Inferred dual-clock RAM node \"screens:hdmi\|dualPortRam4k:asciiRam1\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1707815055081 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "screens:hdmi\|dualPortRam4k:asciiRam2\|memory_rtl_0 " "Inferred dual-clock RAM node \"screens:hdmi\|dualPortRam4k:asciiRam2\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1707815055081 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "68 " "Found 68 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[3\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[3\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[2\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[2\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[1\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[1\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "uartBus:uart1\|uartRxFifo:RXF\|uartFifoMemory:fifoMem\|s_memory " "RAM logic \"uartBus:uart1\|uartRxFifo:RXF\|uartFifoMemory:fifoMem\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "../../../modules/uart/verilog/uartFifoMemory.v" "s_memory" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartFifoMemory.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[3\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[3\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[2\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[2\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[1\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[1\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[0\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[24\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[24\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "or1420Top:cpu1\|fetchStage:fetch\|s_tagMemory " "RAM logic \"or1420Top:cpu1\|fetchStage:fetch\|s_tagMemory\" is uninferred due to asynchronous read logic" {  } { { "../../../modules/or1420/verilog/fetchStage.v" "s_tagMemory" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/fetchStage.v" 83 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[31\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[31\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[30\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[30\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[29\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[29\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[28\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[28\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[27\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[27\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[26\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[26\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[25\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[25\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[23\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[23\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[22\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[22\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[21\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[21\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[20\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[20\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[19\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[19\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[18\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[18\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[17\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[17\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[16\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[16\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[15\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[15\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[14\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[14\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[13\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[13\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[12\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[12\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[11\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[11\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[10\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[10\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[9\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[9\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[8\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[8\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[7\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[7\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[6\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[6\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[5\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[5\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[4\].ram1\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[4\].ram1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[31\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[31\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[30\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[30\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[29\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[29\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[28\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[28\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[27\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[27\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[26\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[26\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[25\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[25\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[24\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[24\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[23\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[23\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[22\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[22\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[21\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[21\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[20\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[20\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[19\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[19\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[18\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[18\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[17\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[17\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[16\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[16\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[15\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[15\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[14\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[14\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[13\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[13\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[12\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[12\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[11\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[11\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[10\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[10\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[9\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[9\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[8\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[8\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[7\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[7\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[6\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[6\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[5\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[5\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[4\].ram2\|mem " "RAM logic \"or1420Top:cpu1\|registerFile:regs\|lutRam32x1:makeregs\[4\].ram2\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../../modules/or1420/verilog/lutram_32x1.v" "mem" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/lutram_32x1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "uartBus:uart1\|uartTxFifo:TXF\|uartFifoMemory:fifoMem\|s_memory " "RAM logic \"uartBus:uart1\|uartTxFifo:TXF\|uartFifoMemory:fifoMem\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "../../../modules/uart/verilog/uartFifoMemory.v" "s_memory" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/uart/verilog/uartFifoMemory.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1707815055081 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|memory " "RAM logic \"sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|memory\" is uninferred due to asynchronous read logic" {  } { { "../../../modules/support/verilog/sram_512x32_dp.v" "memory" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/support/verilog/sram_512x32_dp.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1707815055081 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1707815055081 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "busArbiter:arbiter\|queueMemory:queue\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"busArbiter:arbiter\|queueMemory:queue\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1420Top:cpu1\|fetchStage:fetch\|s_dataMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1420Top:cpu1\|fetchStage:fetch\|s_dataMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|byteRam0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "screens:hdmi\|charRom:asciiRom\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"screens:hdmi\|charRom:asciiRom\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif " "Parameter INIT_FILE set to db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "screens:hdmi\|dualPortRam2k:LineBuffer2\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"screens:hdmi\|dualPortRam2k:LineBuffer2\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "screens:hdmi\|dualPortRam2k:LineBuffer1\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"screens:hdmi\|dualPortRam2k:LineBuffer1\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "camera:camIf\|dualPortRam2k:lineBuffer\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"camera:camIf\|dualPortRam2k:lineBuffer\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bios:start\|biosRom:rom\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bios:start\|biosRom:rom\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif " "Parameter INIT_FILE set to db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sdramController:sdram\|sdramFifo:buffer\|sram512X32Dp:readMem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "screens:hdmi\|dualPortRam4k:asciiRam1\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"screens:hdmi\|dualPortRam4k:asciiRam1\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "screens:hdmi\|dualPortRam4k:asciiRam2\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"screens:hdmi\|dualPortRam4k:asciiRam2\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1707815057118 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1707815057118 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|Mult0\"" {  } { { "../../../modules/or1420/verilog/multiplier.v" "Mult0" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/multiplier.v" 5 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707815057121 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "screens:hdmi\|textController:textC1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"screens:hdmi\|textController:textC1\|Mult0\"" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "Mult0" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707815057121 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "screens:hdmi\|textController:textC1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"screens:hdmi\|textController:textC1\|Mult2\"" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "Mult2" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707815057121 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "screens:hdmi\|textController:textC1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"screens:hdmi\|textController:textC1\|Mult1\"" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "Mult1" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1707815057121 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1707815057121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "busArbiter:arbiter\|queueMemory:queue\|altsyncram:s_memory_rtl_0 " "Elaborated megafunction instantiation \"busArbiter:arbiter\|queueMemory:queue\|altsyncram:s_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815057159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "busArbiter:arbiter\|queueMemory:queue\|altsyncram:s_memory_rtl_0 " "Instantiated megafunction \"busArbiter:arbiter\|queueMemory:queue\|altsyncram:s_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057159 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707815057159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpg1 " "Found entity 1: altsyncram_cpg1" {  } { { "db/altsyncram_cpg1.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_cpg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815057182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815057182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1420Top:cpu1\|fetchStage:fetch\|altsyncram:s_dataMemory_rtl_0 " "Elaborated megafunction instantiation \"or1420Top:cpu1\|fetchStage:fetch\|altsyncram:s_dataMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815057200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1420Top:cpu1\|fetchStage:fetch\|altsyncram:s_dataMemory_rtl_0 " "Instantiated megafunction \"or1420Top:cpu1\|fetchStage:fetch\|altsyncram:s_dataMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057200 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707815057200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nd81 " "Found entity 1: altsyncram_nd81" {  } { { "db/altsyncram_nd81.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_nd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815057222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815057222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|altsyncram:byteRam3_rtl_0 " "Elaborated megafunction instantiation \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|altsyncram:byteRam3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815057238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|altsyncram:byteRam3_rtl_0 " "Instantiated megafunction \"or1420Top:cpu1\|dCache:loadStore\|dCacheSpm:spm\|altsyncram:byteRam3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057238 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707815057238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f81 " "Found entity 1: altsyncram_9f81" {  } { { "db/altsyncram_9f81.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_9f81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815057258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815057258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screens:hdmi\|charRom:asciiRom\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"screens:hdmi\|charRom:asciiRom\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815057278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screens:hdmi\|charRom:asciiRom\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"screens:hdmi\|charRom:asciiRom\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif " "Parameter \"INIT_FILE\" = \"db/or1420SingleCore.rom0_charRom_f2739670.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057278 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707815057278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ul71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ul71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ul71 " "Found entity 1: altsyncram_ul71" {  } { { "db/altsyncram_ul71.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_ul71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815057298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815057298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screens:hdmi\|dualPortRam2k:LineBuffer2\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"screens:hdmi\|dualPortRam2k:LineBuffer2\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815057320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screens:hdmi\|dualPortRam2k:LineBuffer2\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"screens:hdmi\|dualPortRam2k:LineBuffer2\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 28 " "Parameter \"WIDTH_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057320 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707815057320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3d1 " "Found entity 1: altsyncram_c3d1" {  } { { "db/altsyncram_c3d1.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_c3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815057342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815057342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera:camIf\|dualPortRam2k:lineBuffer\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"camera:camIf\|dualPortRam2k:lineBuffer\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815057369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera:camIf\|dualPortRam2k:lineBuffer\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"camera:camIf\|dualPortRam2k:lineBuffer\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057369 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707815057369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23d1 " "Found entity 1: altsyncram_23d1" {  } { { "db/altsyncram_23d1.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_23d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815057391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815057391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bios:start\|biosRom:rom\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"bios:start\|biosRom:rom\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815057414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bios:start\|biosRom:rom\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"bios:start\|biosRom:rom\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif " "Parameter \"INIT_FILE\" = \"db/or1420SingleCore.rom0_biosRom_87d6bb95.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057414 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707815057414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5r71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5r71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5r71 " "Found entity 1: altsyncram_5r71" {  } { { "db/altsyncram_5r71.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_5r71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815057436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815057436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screens:hdmi\|dualPortRam4k:asciiRam1\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"screens:hdmi\|dualPortRam4k:asciiRam1\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815057491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screens:hdmi\|dualPortRam4k:asciiRam1\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"screens:hdmi\|dualPortRam4k:asciiRam1\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057491 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707815057491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6d1 " "Found entity 1: altsyncram_g6d1" {  } { { "db/altsyncram_g6d1.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/altsyncram_g6d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815057511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815057511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0\"" {  } { { "../../../modules/or1420/verilog/multiplier.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/multiplier.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815057530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0 " "Instantiated megafunction \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057530 ""}  } { { "../../../modules/or1420/verilog/multiplier.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/multiplier.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707815057530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815057553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815057553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screens:hdmi\|textController:textC1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"screens:hdmi\|textController:textC1\|lpm_mult:Mult0\"" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815057561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screens:hdmi\|textController:textC1\|lpm_mult:Mult0 " "Instantiated megafunction \"screens:hdmi\|textController:textC1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057561 ""}  } { { "../../../modules/hdmi_720p/verilog/textController.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707815057561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6at " "Found entity 1: mult_6at" {  } { { "db/mult_6at.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/mult_6at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815057579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815057579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screens:hdmi\|textController:textC1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"screens:hdmi\|textController:textC1\|lpm_mult:Mult2\"" {  } { { "../../../modules/hdmi_720p/verilog/textController.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815057584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screens:hdmi\|textController:textC1\|lpm_mult:Mult2 " "Instantiated megafunction \"screens:hdmi\|textController:textC1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707815057584 ""}  } { { "../../../modules/hdmi_720p/verilog/textController.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/hdmi_720p/verilog/textController.v" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707815057584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4at " "Found entity 1: mult_4at" {  } { { "db/mult_4at.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/mult_4at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707815057602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815057602 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../../modules/or1420/verilog/multiplier.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/multiplier.v" 5 -1 0 } } { "../../../modules/or1420/verilog/executeStage.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/executeStage.v" 191 0 0 } } { "../../../modules/or1420/verilog/or1420Top.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/or1420Top.v" 212 0 0 } } { "../verilog/or1420SingleCore.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707815057690 "|or1420SingleCore|or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"or1420Top:cpu1\|executeStage:exe\|multiplier:mul\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../../modules/or1420/verilog/multiplier.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/multiplier.v" 5 -1 0 } } { "../../../modules/or1420/verilog/executeStage.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/executeStage.v" 191 0 0 } } { "../../../modules/or1420/verilog/or1420Top.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/modules/or1420/verilog/or1420Top.v" 212 0 0 } } { "../verilog/or1420SingleCore.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 364 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707815057690 "|or1420SingleCore|or1420Top:cpu1|executeStage:exe|multiplier:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1707815057690 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1707815057690 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1707815058250 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1707815058250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707815062031 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "150 " "150 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707815070465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.map.smsg " "Generated suppressed messages file /home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815070682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707815071112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707815071112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14914 " "Implemented 14914 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707815071703 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707815071703 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "21 " "Implemented 21 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1707815071703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14581 " "Implemented 14581 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707815071703 ""} { "Info" "ICUT_CUT_TM_RAMS" "242 " "Implemented 242 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1707815071703 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1707815071703 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1707815071703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707815071703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707815071732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 13 10:04:31 2024 " "Processing ended: Tue Feb 13 10:04:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707815071732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707815071732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707815071732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707815071732 ""}
