## MIPS_Processor_in_Verilog
## Implemented Instructions
* add,sub,and,or,lw,sw,or,beq,j,slt,bne,bgtz,blez,bltz,bgez,jr,nor,addi,andi,ori,jal

## General info
This project is simple processor that works for instructions that are mentioned above.
	
## Technologies
Project is created with:
* ModelSim
